

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Fri Apr 19 20:11:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.010 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                           |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_OP_AL_32I_fu_234  |OP_AL_32I  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     506|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|    1692|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     116|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|    2314|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------+---------+----+---+------+-----+
    |          Instance         |   Module  | BRAM_18K| DSP| FF|  LUT | URAM|
    +---------------------------+-----------+---------+----+---+------+-----+
    |call_ret_OP_AL_32I_fu_234  |OP_AL_32I  |        0|   0|  0|  1692|    0|
    +---------------------------+-----------+---------+----+---+------+-----+
    |Total                      |           |        0|   0|  0|  1692|    0|
    +---------------------------+-----------+---------+----+---+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln30_fu_435_p2   |         +|   0|  0|   39|          32|           4|
    |add_ln34_fu_418_p2   |         +|   0|  0|   39|          32|          32|
    |grp_fu_246_p2        |         +|   0|  0|   39|          32|           3|
    |grp_fu_254_p2        |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln10_fu_561_p2  |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln11_fu_542_p2  |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln12_fu_517_p2  |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln32_fu_397_p2  |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln9_fu_580_p2   |      icmp|   0|  0|   39|          32|          32|
    |mdf_1_fu_567_p3      |    select|   0|  0|   13|           1|          13|
    |mdf_2_fu_548_p3      |    select|   0|  0|   13|           1|          13|
    |mdf_3_fu_529_p3      |    select|   0|  0|   13|           1|          13|
    |mdf_4_fu_504_p3      |    select|   0|  0|   14|           1|          14|
    |mdf_5_fu_477_p3      |    select|   0|  0|   14|           1|          14|
    |mdf_fu_586_p3        |    select|   0|  0|   13|           1|          13|
    |shl_ln30_fu_441_p2   |       shl|   0|  0|  100|          32|          32|
    |xor_ln12_fu_523_p2   |       xor|   0|  0|    2|           1|           2|
    |xor_ln14_fu_457_p2   |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  506|         299|         316|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_agg_result_next_pc_0_phi_fu_165_p24  |  59|         11|   32|        352|
    |ap_phi_mux_agg_result_result_0_phi_fu_129_p24   |  31|          6|   32|        192|
    |ap_phi_mux_agg_result_valid_0_phi_fu_198_p24    |  26|          5|    1|          5|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 116|         22|   65|        549|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|ap_return_2  |  out|    1|  ap_ctrl_hs|          hart|  return value|
|inst_val     |   in|   32|     ap_none|      inst_val|        scalar|
|pc_val       |   in|   32|     ap_none|        pc_val|        scalar|
|op1_val      |   in|   32|     ap_none|       op1_val|        scalar|
|op2_val      |   in|   32|     ap_none|       op2_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%op2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2_val" [hart.cpp:17]   --->   Operation 2 'read' 'op2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%op1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op1_val" [hart.cpp:17]   --->   Operation 3 'read' 'op1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pc_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pc_val" [hart.cpp:17]   --->   Operation 4 'read' 'pc_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%inst_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst_val" [hart.cpp:17]   --->   Operation 5 'read' 'inst_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %inst_val_read" [hart.cpp:17]   --->   Operation 6 'trunc' 'opcode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %inst_val_read, i32 12, i32 14" [hart.cpp:18]   --->   Operation 7 'partselect' 'func3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %inst_val_read, i32 25, i32 31" [hart.cpp:19]   --->   Operation 8 'partselect' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%imm_31_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_val_read, i32 12, i32 31" [hart.cpp:21]   --->   Operation 9 'partselect' 'imm_31_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i20 %imm_31_12" [hart.cpp:21]   --->   Operation 10 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_val_read, i32 31" [hart.cpp:22]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_val_read, i32 7" [hart.cpp:22]   --->   Operation 12 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %inst_val_read, i32 25, i32 30" [hart.cpp:22]   --->   Operation 13 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_val_read, i32 8, i32 11" [hart.cpp:22]   --->   Operation 14 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%imm = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp, i1 %tmp_1, i6 %tmp_s, i4 %tmp_2, i1 0" [hart.cpp:22]   --->   Operation 15 'bitconcatenate' 'imm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inst_val_read, i32 12, i32 19" [hart.cpp:23]   --->   Operation 16 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_val_read, i32 20" [hart.cpp:23]   --->   Operation 17 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %inst_val_read, i32 21, i32 30" [hart.cpp:23]   --->   Operation 18 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1, i1 %tmp, i8 %tmp_3, i1 %tmp_4, i10 %tmp_5, i1 0" [hart.cpp:23]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i21 %shl_ln" [hart.cpp:27]   --->   Operation 20 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%switch_ln27 = switch i7 %opcode, void %sw.default, i7 99, void %sw.bb, i7 55, void %sw.bb41, i7 23, void %sw.bb45, i7 111, void %sw.bb55, i7 103, void %sw.bb62" [hart.cpp:27]   --->   Operation 21 'switch' 'switch_ln27' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 22 [1/1] (0.61ns)   --->   "%icmp_ln32 = icmp_eq  i3 %func3, i3 0" [hart.cpp:32]   --->   Operation 22 'icmp' 'icmp_ln32' <Predicate = (opcode == 103)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.95ns)   --->   "%add_ln33 = add i32 %pc_val_read, i32 4" [hart.cpp:33]   --->   Operation 23 'add' 'add_ln33' <Predicate = (opcode == 103)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_val_read, i32 20, i32 31" [hart.cpp:34]   --->   Operation 24 'partselect' 'tmp_6' <Predicate = (opcode == 103)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i12 %tmp_6" [hart.cpp:34]   --->   Operation 25 'zext' 'zext_ln34' <Predicate = (opcode == 103)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%add_ln34 = add i32 %zext_ln34, i32 %op1_val_read" [hart.cpp:34]   --->   Operation 26 'add' 'add_ln34' <Predicate = (opcode == 103)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_7 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %add_ln34, i32 0, i1 0" [hart.cpp:35]   --->   Operation 27 'bitset' 'tmp_7' <Predicate = (opcode == 103)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%br_ln36 = br void %sw.epilog" [hart.cpp:36]   --->   Operation 28 'br' 'br_ln36' <Predicate = (opcode == 103)> <Delay = 0.71>
ST_1 : Operation 29 [1/1] (0.95ns)   --->   "%add_ln31 = add i32 %pc_val_read, i32 4" [hart.cpp:31]   --->   Operation 29 'add' 'add_ln31' <Predicate = (opcode == 111)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%br_ln31 = br void %sw.epilog" [hart.cpp:31]   --->   Operation 30 'br' 'br_ln31' <Predicate = (opcode == 111)> <Delay = 0.71>
ST_1 : Operation 31 [1/1] (0.95ns)   --->   "%add_ln30 = add i32 %pc_val_read, i32 12" [hart.cpp:30]   --->   Operation 31 'add' 'add_ln30' <Predicate = (opcode == 23)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.18ns)   --->   "%shl_ln30 = shl i32 %sext_ln21, i32 %add_ln30" [hart.cpp:30]   --->   Operation 32 'shl' 'shl_ln30' <Predicate = (opcode == 23)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.71ns)   --->   "%br_ln30 = br void %sw.epilog" [hart.cpp:30]   --->   Operation 33 'br' 'br_ln30' <Predicate = (opcode == 23)> <Delay = 0.71>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %imm_31_12, i12 0" [hart.cpp:29]   --->   Operation 34 'bitconcatenate' 'shl_ln1' <Predicate = (opcode == 55)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.71ns)   --->   "%br_ln29 = br void %sw.epilog" [hart.cpp:29]   --->   Operation 35 'br' 'br_ln29' <Predicate = (opcode == 55)> <Delay = 0.71>
ST_1 : Operation 36 [1/1] (0.71ns)   --->   "%switch_ln8 = switch i3 %func3, void %sw.epilog, i3 0, void %sw.bb.i, i3 1, void %sw.bb2.i, i3 4, void %sw.bb8.i, i3 5, void %sw.bb14.i, i3 6, void %sw.bb20.i, i3 7, void %sw.bb28.i" [OP_AL_B.cpp:8->hart.cpp:28]   --->   Operation 36 'switch' 'switch_ln8' <Predicate = (opcode == 99)> <Delay = 0.71>
ST_1 : Operation 37 [1/1] (0.95ns)   --->   "%icmp_ln14 = icmp_ult  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_B.cpp:14->hart.cpp:28]   --->   Operation 37 'icmp' 'icmp_ln14' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node mdf_5)   --->   "%xor_ln14 = xor i1 %icmp_ln14, i1 1" [OP_AL_B.cpp:14->hart.cpp:28]   --->   Operation 38 'xor' 'xor_ln14' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node mdf_5)   --->   "%shl_ln3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i1.i6.i4.i2, i1 %tmp, i1 %tmp_1, i6 %tmp_s, i4 %tmp_2, i2 0" [OP_AL_B.cpp:14->hart.cpp:28]   --->   Operation 39 'bitconcatenate' 'shl_ln3' <Predicate = (opcode == 99 & func3 == 7 & xor_ln14)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns) (out node of the LUT)   --->   "%mdf_5 = select i1 %xor_ln14, i14 %shl_ln3, i14 4" [OP_AL_B.cpp:14->hart.cpp:28]   --->   Operation 40 'select' 'mdf_5' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln5_5 = sext i14 %mdf_5" [OP_AL_B.cpp:5->hart.cpp:28]   --->   Operation 41 'sext' 'sext_ln5_5' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.71ns)   --->   "%br_ln14 = br void %sw.epilog" [OP_AL_B.cpp:14->hart.cpp:28]   --->   Operation 42 'br' 'br_ln14' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.71>
ST_1 : Operation 43 [1/1] (0.95ns)   --->   "%icmp_ln13 = icmp_ult  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_B.cpp:13->hart.cpp:28]   --->   Operation 43 'icmp' 'icmp_ln13' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i1.i6.i4.i2, i1 %tmp, i1 %tmp_1, i6 %tmp_s, i4 %tmp_2, i2 0" [OP_AL_B.cpp:13->hart.cpp:28]   --->   Operation 44 'bitconcatenate' 'shl_ln2' <Predicate = (opcode == 99 & func3 == 6 & icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%mdf_4 = select i1 %icmp_ln13, i14 %shl_ln2, i14 4" [OP_AL_B.cpp:13->hart.cpp:28]   --->   Operation 45 'select' 'mdf_4' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln5_4 = sext i14 %mdf_4" [OP_AL_B.cpp:5->hart.cpp:28]   --->   Operation 46 'sext' 'sext_ln5_4' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.71ns)   --->   "%br_ln13 = br void %sw.epilog" [OP_AL_B.cpp:13->hart.cpp:28]   --->   Operation 47 'br' 'br_ln13' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 0.71>
ST_1 : Operation 48 [1/1] (0.95ns)   --->   "%icmp_ln12 = icmp_slt  i32 %op2_val_read, i32 %op1_val_read" [OP_AL_B.cpp:12->hart.cpp:28]   --->   Operation 48 'icmp' 'icmp_ln12' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node mdf_3)   --->   "%xor_ln12 = xor i1 %icmp_ln12, i1 1" [OP_AL_B.cpp:12->hart.cpp:28]   --->   Operation 49 'xor' 'xor_ln12' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns) (out node of the LUT)   --->   "%mdf_3 = select i1 %xor_ln12, i13 %imm, i13 4" [OP_AL_B.cpp:12->hart.cpp:28]   --->   Operation 50 'select' 'mdf_3' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln5_3 = sext i13 %mdf_3" [OP_AL_B.cpp:5->hart.cpp:28]   --->   Operation 51 'sext' 'sext_ln5_3' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.71ns)   --->   "%br_ln12 = br void %sw.epilog" [OP_AL_B.cpp:12->hart.cpp:28]   --->   Operation 52 'br' 'br_ln12' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.71>
ST_1 : Operation 53 [1/1] (0.95ns)   --->   "%icmp_ln11 = icmp_slt  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_B.cpp:11->hart.cpp:28]   --->   Operation 53 'icmp' 'icmp_ln11' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%mdf_2 = select i1 %icmp_ln11, i13 %imm, i13 4" [OP_AL_B.cpp:11->hart.cpp:28]   --->   Operation 54 'select' 'mdf_2' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln5_2 = sext i13 %mdf_2" [OP_AL_B.cpp:5->hart.cpp:28]   --->   Operation 55 'sext' 'sext_ln5_2' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.71ns)   --->   "%br_ln11 = br void %sw.epilog" [OP_AL_B.cpp:11->hart.cpp:28]   --->   Operation 56 'br' 'br_ln11' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 0.71>
ST_1 : Operation 57 [1/1] (0.95ns)   --->   "%icmp_ln10 = icmp_ne  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_B.cpp:10->hart.cpp:28]   --->   Operation 57 'icmp' 'icmp_ln10' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%mdf_1 = select i1 %icmp_ln10, i13 %imm, i13 4" [OP_AL_B.cpp:10->hart.cpp:28]   --->   Operation 58 'select' 'mdf_1' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i13 %mdf_1" [OP_AL_B.cpp:5->hart.cpp:28]   --->   Operation 59 'sext' 'sext_ln5_1' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.71ns)   --->   "%br_ln10 = br void %sw.epilog" [OP_AL_B.cpp:10->hart.cpp:28]   --->   Operation 60 'br' 'br_ln10' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 0.71>
ST_1 : Operation 61 [1/1] (0.95ns)   --->   "%icmp_ln9 = icmp_eq  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_B.cpp:9->hart.cpp:28]   --->   Operation 61 'icmp' 'icmp_ln9' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%mdf = select i1 %icmp_ln9, i13 %imm, i13 4" [OP_AL_B.cpp:9->hart.cpp:28]   --->   Operation 62 'select' 'mdf' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i13 %mdf" [OP_AL_B.cpp:5->hart.cpp:28]   --->   Operation 63 'sext' 'sext_ln5' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.71ns)   --->   "%br_ln9 = br void %sw.epilog" [OP_AL_B.cpp:9->hart.cpp:28]   --->   Operation 64 'br' 'br_ln9' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 0.71>
ST_1 : Operation 65 [1/1] (3.59ns)   --->   "%call_ret = call i33 @OP_AL_32I, i32 %inst_val_read, i7 %tmp2, i3 %func3, i32 %op1_val_read, i32 %op2_val_read" [hart.cpp:38]   --->   Operation 65 'call' 'call_ret' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 3.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%newret = extractvalue i33 %call_ret" [hart.cpp:38]   --->   Operation 66 'extractvalue' 'newret' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%newret1 = extractvalue i33 %call_ret" [hart.cpp:38]   --->   Operation 67 'extractvalue' 'newret1' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.71ns)   --->   "%br_ln38 = br void %sw.epilog" [hart.cpp:38]   --->   Operation 68 'br' 'br_ln38' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 0.71>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%agg_result_result_0 = phi i32 %newret, void %sw.default, i32 %add_ln33, void %sw.bb62, i32 %add_ln31, void %sw.bb55, i32 %shl_ln30, void %sw.bb45, i32 %shl_ln1, void %sw.bb41, i32 0, void %sw.bb, i32 0, void %sw.bb28.i, i32 0, void %sw.bb20.i, i32 0, void %sw.bb14.i, i32 0, void %sw.bb8.i, i32 0, void %sw.bb2.i, i32 0, void %sw.bb.i" [hart.cpp:38]   --->   Operation 69 'phi' 'agg_result_result_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%agg_result_next_pc_0 = phi i32 4, void %sw.default, i32 %tmp_7, void %sw.bb62, i32 %sext_ln27, void %sw.bb55, i32 4, void %sw.bb45, i32 4, void %sw.bb41, i32 0, void %sw.bb, i32 %sext_ln5_5, void %sw.bb28.i, i32 %sext_ln5_4, void %sw.bb20.i, i32 %sext_ln5_3, void %sw.bb14.i, i32 %sext_ln5_2, void %sw.bb8.i, i32 %sext_ln5_1, void %sw.bb2.i, i32 %sext_ln5, void %sw.bb.i" [hart.cpp:35]   --->   Operation 70 'phi' 'agg_result_next_pc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%agg_result_valid_0 = phi i1 %newret1, void %sw.default, i1 %icmp_ln32, void %sw.bb62, i1 1, void %sw.bb55, i1 1, void %sw.bb45, i1 1, void %sw.bb41, i1 0, void %sw.bb, i1 1, void %sw.bb28.i, i1 1, void %sw.bb20.i, i1 1, void %sw.bb14.i, i1 1, void %sw.bb8.i, i1 1, void %sw.bb2.i, i1 1, void %sw.bb.i" [hart.cpp:38]   --->   Operation 71 'phi' 'agg_result_valid_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mrv = insertvalue i65 <undef>, i32 %agg_result_result_0" [hart.cpp:42]   --->   Operation 72 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i65 %mrv, i32 %agg_result_next_pc_0" [hart.cpp:42]   --->   Operation 73 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i65 %mrv_1, i1 %agg_result_valid_0" [hart.cpp:42]   --->   Operation 74 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln42 = ret i65 %mrv_2" [hart.cpp:42]   --->   Operation 75 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inst_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pc_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op2_val_read         (read          ) [ 00]
op1_val_read         (read          ) [ 00]
pc_val_read          (read          ) [ 00]
inst_val_read        (read          ) [ 00]
opcode               (trunc         ) [ 01]
func3                (partselect    ) [ 01]
tmp2                 (partselect    ) [ 00]
imm_31_12            (partselect    ) [ 00]
sext_ln21            (sext          ) [ 00]
tmp                  (bitselect     ) [ 00]
tmp_1                (bitselect     ) [ 00]
tmp_s                (partselect    ) [ 00]
tmp_2                (partselect    ) [ 00]
imm                  (bitconcatenate) [ 00]
tmp_3                (partselect    ) [ 00]
tmp_4                (bitselect     ) [ 00]
tmp_5                (partselect    ) [ 00]
shl_ln               (bitconcatenate) [ 00]
sext_ln27            (sext          ) [ 00]
switch_ln27          (switch        ) [ 00]
icmp_ln32            (icmp          ) [ 00]
add_ln33             (add           ) [ 00]
tmp_6                (partselect    ) [ 00]
zext_ln34            (zext          ) [ 00]
add_ln34             (add           ) [ 00]
tmp_7                (bitset        ) [ 00]
br_ln36              (br            ) [ 00]
add_ln31             (add           ) [ 00]
br_ln31              (br            ) [ 00]
add_ln30             (add           ) [ 00]
shl_ln30             (shl           ) [ 00]
br_ln30              (br            ) [ 00]
shl_ln1              (bitconcatenate) [ 00]
br_ln29              (br            ) [ 00]
switch_ln8           (switch        ) [ 00]
icmp_ln14            (icmp          ) [ 00]
xor_ln14             (xor           ) [ 01]
shl_ln3              (bitconcatenate) [ 00]
mdf_5                (select        ) [ 00]
sext_ln5_5           (sext          ) [ 00]
br_ln14              (br            ) [ 00]
icmp_ln13            (icmp          ) [ 01]
shl_ln2              (bitconcatenate) [ 00]
mdf_4                (select        ) [ 00]
sext_ln5_4           (sext          ) [ 00]
br_ln13              (br            ) [ 00]
icmp_ln12            (icmp          ) [ 00]
xor_ln12             (xor           ) [ 00]
mdf_3                (select        ) [ 00]
sext_ln5_3           (sext          ) [ 00]
br_ln12              (br            ) [ 00]
icmp_ln11            (icmp          ) [ 00]
mdf_2                (select        ) [ 00]
sext_ln5_2           (sext          ) [ 00]
br_ln11              (br            ) [ 00]
icmp_ln10            (icmp          ) [ 00]
mdf_1                (select        ) [ 00]
sext_ln5_1           (sext          ) [ 00]
br_ln10              (br            ) [ 00]
icmp_ln9             (icmp          ) [ 00]
mdf                  (select        ) [ 00]
sext_ln5             (sext          ) [ 00]
br_ln9               (br            ) [ 00]
call_ret             (call          ) [ 00]
newret               (extractvalue  ) [ 00]
newret1              (extractvalue  ) [ 00]
br_ln38              (br            ) [ 00]
agg_result_result_0  (phi           ) [ 00]
agg_result_next_pc_0 (phi           ) [ 00]
agg_result_valid_0   (phi           ) [ 00]
mrv                  (insertvalue   ) [ 00]
mrv_1                (insertvalue   ) [ 00]
mrv_2                (insertvalue   ) [ 00]
ret_ln42             (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inst_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inst_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pc_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pc_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op1_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op1_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="op2_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op2_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i1.i1.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OP_AL_32I"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="op2_val_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op2_val_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="op1_val_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op1_val_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="pc_val_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pc_val_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inst_val_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inst_val_read/1 "/>
</bind>
</comp>

<comp id="126" class="1005" name="agg_result_result_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_result_0 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="agg_result_result_0_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="4" bw="32" slack="0"/>
<pin id="135" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="32" slack="0"/>
<pin id="137" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="8" bw="32" slack="0"/>
<pin id="139" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="10" bw="1" slack="0"/>
<pin id="141" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="12" bw="1" slack="0"/>
<pin id="143" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="14" bw="1" slack="0"/>
<pin id="145" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="16" bw="1" slack="0"/>
<pin id="147" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="18" bw="1" slack="0"/>
<pin id="149" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="20" bw="1" slack="0"/>
<pin id="151" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="22" bw="1" slack="0"/>
<pin id="153" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="24" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_result_0/1 "/>
</bind>
</comp>

<comp id="162" class="1005" name="agg_result_next_pc_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_next_pc_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="agg_result_next_pc_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="4" bw="21" slack="0"/>
<pin id="171" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="4" slack="0"/>
<pin id="173" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="8" bw="4" slack="0"/>
<pin id="175" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="10" bw="1" slack="0"/>
<pin id="177" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="12" bw="14" slack="0"/>
<pin id="179" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="14" bw="14" slack="0"/>
<pin id="181" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="16" bw="13" slack="0"/>
<pin id="183" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="18" bw="13" slack="0"/>
<pin id="185" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="20" bw="13" slack="0"/>
<pin id="187" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="22" bw="13" slack="0"/>
<pin id="189" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="24" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_next_pc_0/1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="agg_result_valid_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_valid_0 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="agg_result_valid_0_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="1" slack="0"/>
<pin id="204" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="1" slack="0"/>
<pin id="206" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="8" bw="1" slack="0"/>
<pin id="208" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="10" bw="1" slack="0"/>
<pin id="210" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="12" bw="1" slack="0"/>
<pin id="212" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="14" bw="1" slack="0"/>
<pin id="214" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="16" bw="1" slack="0"/>
<pin id="216" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="18" bw="1" slack="0"/>
<pin id="218" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="20" bw="1" slack="0"/>
<pin id="220" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="22" bw="1" slack="0"/>
<pin id="222" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="24" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_valid_0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="call_ret_OP_AL_32I_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="33" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="0" index="3" bw="3" slack="0"/>
<pin id="239" dir="0" index="4" bw="32" slack="0"/>
<pin id="240" dir="0" index="5" bw="32" slack="0"/>
<pin id="241" dir="1" index="6" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/1 add_ln31/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 icmp_ln13/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="opcode_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="opcode/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="func3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="5" slack="0"/>
<pin id="269" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func3/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="imm_31_12_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="20" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="0" index="3" bw="6" slack="0"/>
<pin id="291" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imm_31_12/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln21_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="20" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="0" index="3" bw="5" slack="0"/>
<pin id="331" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="imm_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="13" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="0" index="4" bw="4" slack="0"/>
<pin id="342" dir="0" index="5" bw="1" slack="0"/>
<pin id="343" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="imm/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="0" index="3" bw="6" slack="0"/>
<pin id="355" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="21" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="8" slack="0"/>
<pin id="382" dir="0" index="3" bw="1" slack="0"/>
<pin id="383" dir="0" index="4" bw="10" slack="0"/>
<pin id="384" dir="0" index="5" bw="1" slack="0"/>
<pin id="385" dir="1" index="6" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln27_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="21" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln32_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="3" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_6_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="0" index="3" bw="6" slack="0"/>
<pin id="409" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln34_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln34_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_7_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="0" index="3" bw="1" slack="0"/>
<pin id="429" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln30_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="shl_ln30_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="20" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln30/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="shl_ln1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="20" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln14_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="shl_ln3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="14" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="0" index="3" bw="6" slack="0"/>
<pin id="468" dir="0" index="4" bw="4" slack="0"/>
<pin id="469" dir="0" index="5" bw="1" slack="0"/>
<pin id="470" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mdf_5_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="14" slack="0"/>
<pin id="480" dir="0" index="2" bw="14" slack="0"/>
<pin id="481" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mdf_5/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sext_ln5_5_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="14" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_5/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="shl_ln2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="0" index="3" bw="6" slack="0"/>
<pin id="495" dir="0" index="4" bw="4" slack="0"/>
<pin id="496" dir="0" index="5" bw="1" slack="0"/>
<pin id="497" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="mdf_4_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="14" slack="0"/>
<pin id="507" dir="0" index="2" bw="14" slack="0"/>
<pin id="508" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mdf_4/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln5_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="14" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_4/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln12_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="xor_ln12_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="mdf_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="13" slack="0"/>
<pin id="532" dir="0" index="2" bw="13" slack="0"/>
<pin id="533" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mdf_3/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sext_ln5_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="13" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_3/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln11_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="mdf_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="13" slack="0"/>
<pin id="551" dir="0" index="2" bw="13" slack="0"/>
<pin id="552" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mdf_2/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sext_ln5_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="13" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_2/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln10_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="mdf_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="13" slack="0"/>
<pin id="570" dir="0" index="2" bw="13" slack="0"/>
<pin id="571" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mdf_1/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln5_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="13" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_1/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="icmp_ln9_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="mdf_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="13" slack="0"/>
<pin id="589" dir="0" index="2" bw="13" slack="0"/>
<pin id="590" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mdf/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sext_ln5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="13" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="newret_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="33" slack="0"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="newret1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="33" slack="0"/>
<pin id="606" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret1/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="mrv_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="65" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="mrv_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="65" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="mrv_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="65" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="65" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="155"><net_src comp="72" pin="0"/><net_sink comp="129" pin=10"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="129" pin=12"/></net>

<net id="157"><net_src comp="72" pin="0"/><net_sink comp="129" pin=14"/></net>

<net id="158"><net_src comp="72" pin="0"/><net_sink comp="129" pin=16"/></net>

<net id="159"><net_src comp="72" pin="0"/><net_sink comp="129" pin=18"/></net>

<net id="160"><net_src comp="72" pin="0"/><net_sink comp="129" pin=20"/></net>

<net id="161"><net_src comp="72" pin="0"/><net_sink comp="129" pin=22"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="192"><net_src comp="66" pin="0"/><net_sink comp="165" pin=6"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="165" pin=8"/></net>

<net id="194"><net_src comp="72" pin="0"/><net_sink comp="165" pin=10"/></net>

<net id="224"><net_src comp="88" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="225"><net_src comp="88" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="226"><net_src comp="88" pin="0"/><net_sink comp="198" pin=8"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="198" pin=10"/></net>

<net id="228"><net_src comp="88" pin="0"/><net_sink comp="198" pin=12"/></net>

<net id="229"><net_src comp="88" pin="0"/><net_sink comp="198" pin=14"/></net>

<net id="230"><net_src comp="88" pin="0"/><net_sink comp="198" pin=16"/></net>

<net id="231"><net_src comp="88" pin="0"/><net_sink comp="198" pin=18"/></net>

<net id="232"><net_src comp="88" pin="0"/><net_sink comp="198" pin=20"/></net>

<net id="233"><net_src comp="88" pin="0"/><net_sink comp="198" pin=22"/></net>

<net id="242"><net_src comp="98" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="120" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="108" pin="2"/><net_sink comp="234" pin=4"/></net>

<net id="245"><net_src comp="102" pin="2"/><net_sink comp="234" pin=5"/></net>

<net id="250"><net_src comp="114" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="66" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="2"/><net_sink comp="129" pin=2"/></net>

<net id="253"><net_src comp="246" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="258"><net_src comp="108" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="102" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="120" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="120" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="274"><net_src comp="264" pin="4"/><net_sink comp="234" pin=3"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="120" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="285"><net_src comp="275" pin="4"/><net_sink comp="234" pin=2"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="120" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="299"><net_src comp="286" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="120" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="120" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="26" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="120" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="18" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="120" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="300" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="308" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="316" pin="4"/><net_sink comp="336" pin=3"/></net>

<net id="348"><net_src comp="326" pin="4"/><net_sink comp="336" pin=4"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="336" pin=5"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="120" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="12" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="365"><net_src comp="24" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="120" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="120" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="300" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="350" pin="4"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="360" pin="3"/><net_sink comp="378" pin=3"/></net>

<net id="390"><net_src comp="368" pin="4"/><net_sink comp="378" pin=4"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="378" pin=5"/></net>

<net id="395"><net_src comp="378" pin="6"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="401"><net_src comp="264" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="397" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="120" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="20" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="404" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="108" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="70" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="72" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="40" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="434"><net_src comp="424" pin="4"/><net_sink comp="165" pin=2"/></net>

<net id="439"><net_src comp="114" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="12" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="296" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="441" pin="2"/><net_sink comp="129" pin=6"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="286" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="76" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="456"><net_src comp="448" pin="3"/><net_sink comp="129" pin=8"/></net>

<net id="461"><net_src comp="254" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="88" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="471"><net_src comp="90" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="300" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="308" pin="3"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="316" pin="4"/><net_sink comp="463" pin=3"/></net>

<net id="475"><net_src comp="326" pin="4"/><net_sink comp="463" pin=4"/></net>

<net id="476"><net_src comp="92" pin="0"/><net_sink comp="463" pin=5"/></net>

<net id="482"><net_src comp="457" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="463" pin="6"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="94" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="165" pin=12"/></net>

<net id="498"><net_src comp="90" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="300" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="308" pin="3"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="316" pin="4"/><net_sink comp="490" pin=3"/></net>

<net id="502"><net_src comp="326" pin="4"/><net_sink comp="490" pin=4"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="490" pin=5"/></net>

<net id="509"><net_src comp="254" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="490" pin="6"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="94" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="165" pin=14"/></net>

<net id="521"><net_src comp="102" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="108" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="88" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="336" pin="6"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="96" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="529" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="165" pin=16"/></net>

<net id="546"><net_src comp="108" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="102" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="336" pin="6"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="96" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="165" pin=18"/></net>

<net id="565"><net_src comp="108" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="102" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="336" pin="6"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="96" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="165" pin=20"/></net>

<net id="584"><net_src comp="108" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="102" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="336" pin="6"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="96" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="165" pin=22"/></net>

<net id="602"><net_src comp="234" pin="6"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="607"><net_src comp="234" pin="6"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="613"><net_src comp="100" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="129" pin="24"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="165" pin="24"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="198" pin="24"/><net_sink comp="621" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: hart : inst_val | {1 }
	Port: hart : pc_val | {1 }
	Port: hart : op1_val | {1 }
	Port: hart : op2_val | {1 }
  - Chain level:
	State 1
		sext_ln21 : 1
		imm : 1
		shl_ln : 1
		sext_ln27 : 2
		switch_ln27 : 1
		icmp_ln32 : 1
		zext_ln34 : 1
		add_ln34 : 2
		tmp_7 : 3
		shl_ln30 : 2
		shl_ln1 : 1
		switch_ln8 : 1
		xor_ln14 : 1
		shl_ln3 : 1
		mdf_5 : 2
		sext_ln5_5 : 3
		shl_ln2 : 1
		mdf_4 : 2
		sext_ln5_4 : 3
		xor_ln12 : 1
		mdf_3 : 2
		sext_ln5_3 : 3
		mdf_2 : 2
		sext_ln5_2 : 3
		mdf_1 : 2
		sext_ln5_1 : 3
		mdf : 2
		sext_ln5 : 3
		call_ret : 1
		newret : 2
		newret1 : 2
		agg_result_result_0 : 3
		agg_result_next_pc_0 : 4
		agg_result_valid_0 : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		ret_ln42 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   call   | call_ret_OP_AL_32I_fu_234 |    65   |   1542  |
|----------|---------------------------|---------|---------|
|          |         grp_fu_254        |    0    |    39   |
|          |      icmp_ln32_fu_397     |    0    |    10   |
|   icmp   |      icmp_ln12_fu_517     |    0    |    39   |
|          |      icmp_ln11_fu_542     |    0    |    39   |
|          |      icmp_ln10_fu_561     |    0    |    39   |
|          |      icmp_ln9_fu_580      |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_246        |    0    |    39   |
|    add   |      add_ln34_fu_418      |    0    |    39   |
|          |      add_ln30_fu_435      |    0    |    39   |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln30_fu_441      |    0    |   100   |
|----------|---------------------------|---------|---------|
|          |        mdf_5_fu_477       |    0    |    14   |
|          |        mdf_4_fu_504       |    0    |    14   |
|  select  |        mdf_3_fu_529       |    0    |    13   |
|          |        mdf_2_fu_548       |    0    |    13   |
|          |        mdf_1_fu_567       |    0    |    13   |
|          |         mdf_fu_586        |    0    |    13   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln14_fu_457      |    0    |    2    |
|          |      xor_ln12_fu_523      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |  op2_val_read_read_fu_102 |    0    |    0    |
|   read   |  op1_val_read_read_fu_108 |    0    |    0    |
|          |  pc_val_read_read_fu_114  |    0    |    0    |
|          | inst_val_read_read_fu_120 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |       opcode_fu_260       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        func3_fu_264       |    0    |    0    |
|          |        tmp2_fu_275        |    0    |    0    |
|          |      imm_31_12_fu_286     |    0    |    0    |
|partselect|        tmp_s_fu_316       |    0    |    0    |
|          |        tmp_2_fu_326       |    0    |    0    |
|          |        tmp_3_fu_350       |    0    |    0    |
|          |        tmp_5_fu_368       |    0    |    0    |
|          |        tmp_6_fu_404       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      sext_ln21_fu_296     |    0    |    0    |
|          |      sext_ln27_fu_392     |    0    |    0    |
|          |     sext_ln5_5_fu_485     |    0    |    0    |
|   sext   |     sext_ln5_4_fu_512     |    0    |    0    |
|          |     sext_ln5_3_fu_537     |    0    |    0    |
|          |     sext_ln5_2_fu_556     |    0    |    0    |
|          |     sext_ln5_1_fu_575     |    0    |    0    |
|          |      sext_ln5_fu_594      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_300        |    0    |    0    |
| bitselect|        tmp_1_fu_308       |    0    |    0    |
|          |        tmp_4_fu_360       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         imm_fu_336        |    0    |    0    |
|          |       shl_ln_fu_378       |    0    |    0    |
|bitconcatenate|       shl_ln1_fu_448      |    0    |    0    |
|          |       shl_ln3_fu_463      |    0    |    0    |
|          |       shl_ln2_fu_490      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln34_fu_414     |    0    |    0    |
|----------|---------------------------|---------|---------|
|  bitset  |        tmp_7_fu_424       |    0    |    0    |
|----------|---------------------------|---------|---------|
|extractvalue|       newret_fu_599       |    0    |    0    |
|          |       newret1_fu_604      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         mrv_fu_609        |    0    |    0    |
|insertvalue|        mrv_1_fu_615       |    0    |    0    |
|          |        mrv_2_fu_621       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    65   |   2048  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|agg_result_next_pc_0_reg_162|   32   |
| agg_result_result_0_reg_126|   32   |
| agg_result_valid_0_reg_195 |    1   |
+----------------------------+--------+
|            Total           |   65   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   65   |  2048  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   65   |    -   |
+-----------+--------+--------+
|   Total   |   130  |  2048  |
+-----------+--------+--------+
