// Seed: 1313380574
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_9 = 1;
  assign id_6 = id_5;
endmodule
module module_1 ();
  assign id_1 = ~(id_1);
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  assign id_1 = 1 & 1;
endmodule
module module_2 (
    output wire id_0,
    input  tri  id_1,
    output wire id_2,
    input  tri0 id_3,
    input  tri  id_4,
    input  wor  id_5,
    input  tri1 id_6,
    output tri0 id_7,
    input  tri  id_8,
    input  tri0 id_9
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
  wire id_12;
  class id_13;
    logic [7:0] id_14;
    logic [7:0] id_15;
  endclass : id_16
  wire id_17;
  assign id_13[1] = id_13;
endmodule
