# VSD RISC-V Tapeout Program â€“ Week 1 

Welcome to Week 1! This week, we'll start with the basics of Verilog RTL design and synthesis. You'll learn how to write Verilog code that describes the behavior of circuits and simulate it using tools like Icarus Verilog and GTKWave. We'll also look at timing concepts, testbenches, and how synthesis converts your RTL code into gate-level circuits. By the end of the week, you'll understand how to optimize designs, avoid common mistakes, and see the full RTL-to-gate-level flow in action. Each day focuses on a specific topic, from introduction to optimizations, so you can follow along step by step.

## Prerequisites 

Before starting Week 1, you should be familiar with installing and setting up some open-source EDA tools, which will be used throughout the week.  
The main tools are:  
- **Icarus Verilog (iverilog)** â€“ for compiling and simulating Verilog RTL designs  
- **Yosys** â€“ for synthesizing RTL code into gate-level netlists  
- **GTKWave** â€“ for viewing waveforms generated during simulation

Detailed installation instructions and setup steps for these tools can be found in the **Week 0 repository**:  [vsd_RISC_V_week0](https://github.com/Dhiraj4-alt/vsd_RISC_V_week0).  

Make sure these tools are installed and working before proceeding, as they are essential for lab exercises and simulations in Week 1.

## ðŸ—‚ Week 1 Theoritical Learnings

- [Day 1](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/Day1) - Introduction to Verilog RTL design and Synthesis
- [Day_2](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/Day2) - Timing libs, hierarchical vs flat synthesis and efficient flop coding styles
- [Day_3](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/Day3) - Combinational and sequential optmizations
- [Day_4](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/Day4) - GLS, blocking vs non-blocking and Synthesis- Simulation mismatch

## ðŸ–¥ Practical Labs 
- [Lab1](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/day1_Labs) - Introduction to Verilog RTL design and Synthesis
- [Lab2](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/day2_Labs) - Timing libs, hierarchical vs flat synthesis and efficient flop coding styles
- [Lab3](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/day3_Labs) - Combinational and sequential optmizations
- [Lab4](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/day4_Labs) - GLS, blocking vs non-blocking and Synthesis- Simulation mismatch
- [Lab5](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/day5_Labs) - Optimization in synthesis

  
