/*
 * T4240QDS Device Tree Source
 *
 * Copyright 2012 Freescale Semiconductor Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of Freescale Semiconductor nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor "AS IS" AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/include/ "fsl/t4240si-pre.dtsi"

/ {
	model = "fsl,T4240QDS";
	compatible = "fsl,T4240QDS";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&mpic>;

	aliases {
		phy_rgmii1 = &phyrgmii1;
		phy_rgmii2 = &phyrgmii2;
		phy_sgmii3 = &phy3;
		phy_sgmii4 = &phy4;
		phy_sgmii11 = &phy11;
		phy_sgmii12 = &phy12;
		emi1_rgmii = &t4240mdio0;
		emi1_slot1 = &t4240mdio1;
		emi1_slot2 = &t4240mdio2;
		emi1_slot3 = &t4240mdio3;
		emi1_slot4 = &t4240mdio4;
		emi2_xauislot1 = &t4240xmdio1;
		emi2_xauislot2 = &t4240xmdio2;
		emi2_xauislot3 = &t4240xmdio3;
		emi2_xauislot4 = &t4240xmdio4;
		emi2_xfislot3 = &t4240xmdio3_xfi;
	};

	ifc: localbus@ffe124000 {
		reg = <0xf 0xfe124000 0 0x2000>;
		ranges = <0 0 0xf 0xe8000000 0x08000000
			  2 0 0xf 0xff800000 0x00010000
			  3 0 0xf 0xffdf0000 0x00008000>;

		nor@0,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "cfi-flash";
			reg = <0x0 0x0 0x8000000>;

			bank-width = <2>;
			device-width = <1>;
		};

		nand@2,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,ifc-nand";
			reg = <0x2 0x0 0x10000>;

			partition@0 {
				/* This location must not be altered  */
				/* 1MB for u-boot Bootloader Image */
				reg = <0x0 0x00100000>;
				label = "NAND U-Boot Image";
				read-only;
			};

			partition@100000 {
				/* 1MB for DTB Image */
				reg = <0x00100000 0x00100000>;
				label = "NAND DTB Image";
			};

			partition@200000 {
				/* 10MB for Linux Kernel Image */
				reg = <0x00200000 0x00A00000>;
				label = "NAND Linux Kernel Image";
			};

			partition@C00000 {
				/* 500MB for Root file System Image */
				reg = <0x00e00000 0x1F400000>;
				label = " NAND RFS Image";
			};
		};

		board-control@3,0 {
			compatible = "fsl,tetra-fpga", "fsl,fpga-qixis";
			reg = <3 0 0x300>;
		};
	};

	memory {
		device_type = "memory";
	};

	bportals: bman-portals@ff4000000 {
		ranges = <0x0 0xf 0xf4000000 0x2000000>;
	};

	qportals: qman-portals@ff6000000 {
		ranges = <0x0 0xf 0xf6000000 0x2000000>;
	};

	lportals: lac-portals@ff8000000 {
		ranges = <0x0 0xf 0xf8000000 0x20000>;
	};

	soc: soc@ffe000000 {
		ranges = <0x00000000 0xf 0xfe000000 0x1000000>;
		reg = <0xf 0xfe000000 0 0x00001000>;
		spi@110000 {
			flash@0 {
				#address-cells = <1>;
				#size-cells = <1>;
				compatible = "sst,sst25wf040";
				reg = <0>;
				spi-max-frequency = <40000000>; /* input clock */
			};
		};

		i2c@118000 {
			eeprom@51 {
				compatible = "at24,24c256";
				reg = <0x51>;
			};
			eeprom@52 {
				compatible = "at24,24c256";
				reg = <0x52>;
			};
			eeprom@53 {
				compatible = "at24,24c256";
				reg = <0x53>;
			};
			eeprom@54 {
				compatible = "at24,24c256";
				reg = <0x54>;
			};
			eeprom@55 {
				compatible = "at24,24c256";
				reg = <0x55>;
			};
			eeprom@56 {
				compatible = "at24,24c256";
				reg = <0x56>;
			};
			rtc@68 {
				compatible = "dallas,ds3232";
				reg = <0x68>;
				interrupts = <0x1 0x1 0 0>;
			};
		};

		fman0: fman@400000 {
			enet0: ethernet@e0000 {
				phy-handle = <&phy5>;
				phy-connection-type = "sgmii";
			};

			enet1: ethernet@e2000 {
				phy-handle = <&phy6>;
				phy-connection-type = "sgmii";
			};

			enet2: ethernet@e4000 {
				phy-handle = <&phy7>;
				phy-connection-type = "sgmii";
			};

			enet3: ethernet@e6000 {
				phy-handle = <&phy8>;
				phy-connection-type = "sgmii";
			};

			enet4: ethernet@e8000 {
				phy-handle = <&phyrgmii2>;
				phy-connection-type = "rgmii";
			};

			enet5: ethernet@ea000 {
				phy-handle = <&phy2>;
				phy-connection-type = "sgmii";
			};

			enet6: ethernet@f0000 { /* FM1@TSEC9/FM1@TGEC1 */
				phy-handle = <&xauiphy1>;
				phy-connection-type = "xgmii";
			};

			enet7: ethernet@f2000 { /* FM1@TSEC10/FM1@TGEC2 */
				phy-handle = <&xauiphy2>;
				phy-connection-type = "xgmii";
			};

			mdio@fc000 {
				status = "disabled";
			};

			xmdio@fd000 {
				status = "disabled";
			};

			fman0_oh2 {
				status = "disabled";
			};
			fman0_oh3 {
				status = "disabled";
			};
			fman0_oh4 {
				status = "disabled";
			};
			fman0_oh5 {
				status = "disabled";
			};
			fman0_oh6 {
				status = "disabled";
			};
		};

		fman1: fman@500000 {
			enet8: ethernet@e0000 {
				phy-handle = <&phy13>;
				phy-connection-type = "sgmii";
			};

			enet9: ethernet@e2000 {
				phy-handle = <&phy14>;
				phy-connection-type = "sgmii";
			};

			enet10: ethernet@e4000 {
				phy-handle = <&phy15>;
				phy-connection-type = "sgmii";
			};

			enet11: ethernet@e6000 {
				phy-handle = <&phy16>;
				phy-connection-type = "sgmii";
			};

			enet12: ethernet@e8000 {
				phy-handle = <&phyrgmii1>;
				phy-connection-type = "rgmii";
			};

			enet13: ethernet@ea000 {
				phy-handle = <&phy10>;
				phy-connection-type = "sgmii";
			};

			enet14: ethernet@f0000 { /* FM2@TSEC9/FM2@TGEC1 */
				phy-handle = <&xauiphy3>;
				phy-connection-type = "xgmii";
			};

			enet15: ethernet@f2000 { /* FM2@TSEC10/FM2@TGEC2 */
				phy-handle = <&xauiphy4>;
				phy-connection-type = "xgmii";
			};

			mdio0: mdio@fc000 {
				/* For 10g interfaces */
				t4240mdio0: mdio_onboard {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,tetra-mdio";
					fsl,mdio-handle = <&mdio0>;
					fsl,mdio-muxval = <0>;

					phyrgmii1: ethernet-phy@1 { /* FM2.5 */
						reg = <0x1>;
					};
					phyrgmii2: ethernet-phy@2 { /* FM1.5 */
						reg = <0x2>;
					};
				};

				t4240mdio1: mdio-slot1 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,tetra-mdio";
					fsl,mdio-handle = <&mdio0>;
					fsl,mdio-muxval = <1>;
					status = "disabled";

					phy1: ethernet-phy@1c {
						reg = <0x1c>;
					};
					phy2: ethernet-phy@1d {
						reg = <0x1d>;
					};
					phy3: ethernet-phy@1e {
						reg = <0x1e>;
					};
					phy4: ethernet-phy@1f {
						reg = <0x1f>;
					};
				};

				t4240mdio2: mdio-slot2 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,tetra-mdio";
					fsl,mdio-handle = <&mdio0>;
					fsl,mdio-muxval = <2>;
					status = "disabled";

					phy5: ethernet-phy@1c {
						reg = <0x1c>;
					};
					phy6: ethernet-phy@1d {
						reg = <0x1d>;
					};
					phy7: ethernet-phy@1e {
						reg = <0x1e>;
					};
					phy8: ethernet-phy@1f {
						reg = <0x1f>;
					};
				};

				t4240mdio3: mdio-slot3 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,tetra-mdio";
					fsl,mdio-handle = <&mdio0>;
					fsl,mdio-muxval = <3>;
					status = "disabled";

					phy9: ethernet-phy@1c {
						reg = <0x1c>;
					};
					phy10: ethernet-phy@1d {
						reg = <0x1d>;
					};
					phy11: ethernet-phy@1e {
						reg = <0x1e>;
					};
					phy12: ethernet-phy@1f {
						reg = <0x1f>;
					};
				};

				t4240mdio4: mdio-slot4 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,tetra-mdio";
					fsl,mdio-handle = <&mdio0>;
					fsl,mdio-muxval = <4>;
					status = "disabled";

					phy13: ethernet-phy@1c {
						reg = <0x1c>;
					};
					phy14: ethernet-phy@1d {
						reg = <0x1d>;
					};
					phy15: ethernet-phy@1e {
						reg = <0x1e>;
					};
					phy16: ethernet-phy@1f {
						reg = <0x1f>;
					};
				};
			};

			xmdio0: xmdio@fd000 {
				/* For 10g interfaces */
				t4240xmdio1: xmdio-slot1 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,tetra-mdio";
					fsl,mdio-handle = <&xmdio0>;
					fsl,mdio-muxval = <8>;

					xauiphy1: ethernet-phy@0 {
						reg = <0x0>;
					};
				};

				t4240xmdio2: xmdio-slot2 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,tetra-mdio";
					fsl,mdio-handle = <&xmdio0>;
					fsl,mdio-muxval = <8>;

					xauiphy2: ethernet-phy@1 {
						reg = <0x1>;
					};
				};

				t4240xmdio3: xmdio-slot3 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,tetra-mdio";
					fsl,mdio-handle = <&xmdio0>;
					fsl,mdio-muxval = <8>;

					xauiphy3: ethernet-phy@2 {
						reg = <0x2>;
					};
				};

				t4240xmdio4: xmdio-slot4 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,tetra-mdio";
					fsl,mdio-handle = <&xmdio0>;
					fsl,mdio-muxval = <8>;

					xauiphy4: ethernet-phy@3 {
						reg = <0x3>;
					};
				};

				t4240xmdio3_xfi: xmdio_xfi_slot3 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,tetra-mdio";
					fsl,mdio-handle = <&xmdio0>;
					fsl,mdio-muxval = <8>;
					status = "disabled";

				};
			};

			fman1_oh2 {
				status = "disabled";
			};
			fman1_oh3 {
				status = "disabled";
			};
			fman1_oh4 {
				status = "disabled";
			};
			fman1_oh5 {
				status = "disabled";
			};
			fman1_oh6 {
				status = "disabled";
			};
		};
	};

	pci0: pcie@ffe240000 {
		reg = <0xf 0xfe240000 0 0x10000>;
		ranges = <0x02000000 0 0xe0000000 0xc 0x00000000 0x0 0x20000000
			  0x01000000 0 0x00000000 0xf 0xf8000000 0x0 0x00010000>;
		pcie@0 {
			ranges = <0x02000000 0 0xe0000000
				  0x02000000 0 0xe0000000
				  0 0x20000000

				  0x01000000 0 0x00000000
				  0x01000000 0 0x00000000
				  0 0x00010000>;
		};
	};

	pci1: pcie@ffe250000 {
		reg = <0xf 0xfe250000 0 0x10000>;
		ranges = <0x02000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x20000000
			  0x01000000 0x0 0x00000000 0xf 0xf8010000 0x0 0x00010000>;
		pcie@0 {
			ranges = <0x02000000 0 0xe0000000
				  0x02000000 0 0xe0000000
				  0 0x20000000

				  0x01000000 0 0x00000000
				  0x01000000 0 0x00000000
				  0 0x00010000>;
		};
	};

	pci2: pcie@ffe260000 {
		reg = <0xf 0xfe260000 0 0x1000>;
		ranges = <0x02000000 0 0xe0000000 0xc 0x40000000 0 0x20000000
			  0x01000000 0 0x00000000 0xf 0xf8020000 0 0x00010000>;
		pcie@0 {
			ranges = <0x02000000 0 0xe0000000
				  0x02000000 0 0xe0000000
				  0 0x20000000

				  0x01000000 0 0x00000000
				  0x01000000 0 0x00000000
				  0 0x00010000>;
		};
	};

	pci3: pcie@ffe270000 {
		reg = <0xf 0xfe270000 0 0x10000>;
		ranges = <0x02000000 0 0xe0000000 0xc 0x60000000 0 0x20000000
			  0x01000000 0 0x00000000 0xf 0xf8030000 0 0x00010000>;
		pcie@0 {
			ranges = <0x02000000 0 0xe0000000
				  0x02000000 0 0xe0000000
				  0 0x20000000

				  0x01000000 0 0x00000000
				  0x01000000 0 0x00000000
				  0 0x00010000>;
		};
	};
	rio: rapidio@ffe0c0000 {
		reg = <0xf 0xfe0c0000 0 0x11000>;

		port1 {
			ranges = <0 0 0xc 0x20000000 0 0x10000000>;
		};
		port2 {
			ranges = <0 0 0xc 0x30000000 0 0x10000000>;
		};
	};

	fsl,dpaa {
		compatible = "fsl,t4240-dpaa", "fsl,dpaa";
		ethernet@0 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet0>;
			status = "disabled";
		};
		ethernet@1 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet1>;
			status = "disabled";
		};
		ethernet@2 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet2>;
			status = "disabled";
		};
		ethernet@3 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet3>;
			status = "disabled";
		};
		ethernet@4 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet4>;
		};
		ethernet@5 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet5>;
		};
		ethernet@6 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet6>;
		};
		ethernet@7 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet7>;
		};
		ethernet@8 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet8>;
		};
		ethernet@9 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet9>;
		};
		ethernet@10 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet10>;
		};
		ethernet@11 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet11>;
		};
		ethernet@12 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet12>;
		};
		ethernet@13 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet13>;
		};
		ethernet@14 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet14>;
		};
		ethernet@15 {
			compatible = "fsl,t4240-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet15>;
		};
	};
};

/include/ "fsl/t4240si-post.dtsi"
/include/ "fsl/qoriq-dpaa-res3.dtsi"
