

================================================================
== Vivado HLS Report for 'jedi_concat_float_float_concat_1_struct_s'
================================================================
* Date:           Sun Jul 18 16:02:58 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.633 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2145666|  2145666| 10.728 ms | 10.728 ms |  2145666|  2145666|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |  1072832|  1072832|     67052|          -|          -|     16|    no    |
        | + Loop 1.1  |    67050|    67050|         3|          -|          -|  22350|    no    |
        |- Loop 2     |  1072832|  1072832|     67052|          -|          -|     16|    no    |
        | + Loop 2.1  |    67050|    67050|         3|          -|          -|  22350|    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 6 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "br label %.loopexit" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul = phi i19 [ 0, %0 ], [ %add_ln78, %.loopexit.loopexit ]" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 12 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.56ns)   --->   "%add_ln78 = add i19 %phi_mul, 22350" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 13 'add' 'add_ln78' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.63ns)   --->   "%icmp_ln78 = icmp eq i5 %i_0, -16" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 14 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.34ns)   --->   "%i = add i5 %i_0, 1" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %.preheader1.preheader, label %.preheader2.preheader" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.60ns)   --->   "br label %.preheader2" [../../nnet_utils/nnet_jedi.h:79]   --->   Operation 18 'br' <Predicate = (!icmp_ln78)> <Delay = 0.60>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "br label %.preheader1" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 19 'br' <Predicate = (icmp_ln78)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.72>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j_0 = phi i15 [ %j, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 20 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.66ns)   --->   "%icmp_ln79 = icmp eq i15 %j_0, -10418" [../../nnet_utils/nnet_jedi.h:79]   --->   Operation 21 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 22350, i64 22350, i64 22350)"   --->   Operation 22 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.58ns)   --->   "%j = add i15 %j_0, 1" [../../nnet_utils/nnet_jedi.h:79]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %.loopexit.loopexit, label %1" [../../nnet_utils/nnet_jedi.h:79]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i15 %j_0 to i19" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 25 'zext' 'zext_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.56ns)   --->   "%add_ln80 = add i19 %phi_mul, %zext_ln80" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 26 'add' 'add_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i19 %add_ln80 to i64" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 27 'zext' 'zext_ln80_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr [357600 x float]* %data1, i64 0, i64 %zext_ln80_2" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 28 'getelementptr' 'data1_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.15ns)   --->   "%data1_load = load float* %data1_addr, align 4" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 29 'load' 'data1_load' <Predicate = (!icmp_ln79)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [715200 x float]* %res, i64 0, i64 %zext_ln80_2" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 31 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (1.15ns)   --->   "%data1_load = load float* %data1_addr, align 4" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 32 'load' 'data1_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_4 : Operation 33 [2/2] (1.15ns)   --->   "store float %data1_load, float* %res_addr, align 4" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 34 [1/2] (1.15ns)   --->   "store float %data1_load, float* %res_addr, align 4" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 34 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %.preheader2" [../../nnet_utils/nnet_jedi.h:79]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.63>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ %i_2, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 36 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i19 [ %add_ln87, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 37 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.56ns)   --->   "%add_ln87 = add i19 %phi_mul1, 22350" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 38 'add' 'add_ln87' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.63ns)   --->   "%icmp_ln87 = icmp eq i5 %i1_0, -16" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 39 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 40 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.34ns)   --->   "%i_2 = add i5 %i1_0, 1" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 41 'add' 'i_2' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %3, label %.preheader.preheader" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.10ns)   --->   "%xor_ln89 = xor i5 %i1_0, -16" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 43 'xor' 'xor_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.10> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %xor_ln89 to i20" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 44 'zext' 'zext_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln89 = mul i20 %zext_ln89, 22350" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 45 'mul' 'mul_ln89' <Predicate = (!icmp_ln87)> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 46 [1/1] (0.60ns)   --->   "br label %.preheader" [../../nnet_utils/nnet_jedi.h:88]   --->   Operation 46 'br' <Predicate = (!icmp_ln87)> <Delay = 0.60>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [../../nnet_utils/nnet_jedi.h:93]   --->   Operation 47 'ret' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.72>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%j2_0 = phi i15 [ %j_2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 48 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.66ns)   --->   "%icmp_ln88 = icmp eq i15 %j2_0, -10418" [../../nnet_utils/nnet_jedi.h:88]   --->   Operation 49 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 22350, i64 22350, i64 22350)"   --->   Operation 50 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.58ns)   --->   "%j_2 = add i15 %j2_0, 1" [../../nnet_utils/nnet_jedi.h:88]   --->   Operation 51 'add' 'j_2' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %.preheader1.loopexit, label %2" [../../nnet_utils/nnet_jedi.h:88]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln89_4 = zext i15 %j2_0 to i20" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 53 'zext' 'zext_ln89_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln89_5 = zext i15 %j2_0 to i19" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 54 'zext' 'zext_ln89_5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.56ns)   --->   "%add_ln89 = add i19 %phi_mul1, %zext_ln89_5" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 55 'add' 'add_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln89_6 = zext i19 %add_ln89 to i64" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 56 'zext' 'zext_ln89_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr [357600 x float]* %data2, i64 0, i64 %zext_ln89_6" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 57 'getelementptr' 'data2_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.55ns)   --->   "%add_ln89_2 = add i20 %mul_ln89, %zext_ln89_4" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 58 'add' 'add_ln89_2' <Predicate = (!icmp_ln88)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [2/2] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 59 'load' 'data2_load' <Predicate = (!icmp_ln88)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 60 'br' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.31>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln89_7 = zext i20 %add_ln89_2 to i64" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 61 'zext' 'zext_ln89_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%res_addr_49 = getelementptr [715200 x float]* %res, i64 0, i64 %zext_ln89_7" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 62 'getelementptr' 'res_addr_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/2] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 63 'load' 'data2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_8 : Operation 64 [2/2] (1.15ns)   --->   "store float %data2_load, float* %res_addr_49, align 4" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 64 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>

State 9 <SV = 5> <Delay = 1.15>
ST_9 : Operation 65 [1/2] (1.15ns)   --->   "store float %data2_load, float* %res_addr_49, align 4" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 65 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader" [../../nnet_utils/nnet_jedi.h:88]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../nnet_utils/nnet_jedi.h:78) [6]  (0.603 ns)

 <State 2>: 0.637ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../nnet_utils/nnet_jedi.h:78) [6]  (0 ns)
	'icmp' operation ('icmp_ln78', ../../nnet_utils/nnet_jedi.h:78) [9]  (0.637 ns)

 <State 3>: 1.73ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../../nnet_utils/nnet_jedi.h:79) [16]  (0 ns)
	'add' operation ('add_ln80', ../../nnet_utils/nnet_jedi.h:80) [23]  (0.569 ns)
	'getelementptr' operation ('data1_addr', ../../nnet_utils/nnet_jedi.h:80) [25]  (0 ns)
	'load' operation ('data1_load', ../../nnet_utils/nnet_jedi.h:80) on array 'data1' [27]  (1.16 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('data1_load', ../../nnet_utils/nnet_jedi.h:80) on array 'data1' [27]  (1.16 ns)
	'store' operation ('store_ln80', ../../nnet_utils/nnet_jedi.h:80) of variable 'data1_load', ../../nnet_utils/nnet_jedi.h:80 on array 'res' [28]  (1.16 ns)

 <State 5>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln80', ../../nnet_utils/nnet_jedi.h:80) of variable 'data1_load', ../../nnet_utils/nnet_jedi.h:80 on array 'res' [28]  (1.16 ns)

 <State 6>: 2.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../nnet_utils/nnet_jedi.h:87) [35]  (0 ns)
	'xor' operation ('xor_ln89', ../../nnet_utils/nnet_jedi.h:89) [43]  (0.1 ns)
	'mul' operation of DSP[45] ('mul_ln89', ../../nnet_utils/nnet_jedi.h:89) [45]  (2.53 ns)

 <State 7>: 1.73ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../../nnet_utils/nnet_jedi.h:88) [48]  (0 ns)
	'add' operation ('add_ln89', ../../nnet_utils/nnet_jedi.h:89) [56]  (0.569 ns)
	'getelementptr' operation ('data2_addr', ../../nnet_utils/nnet_jedi.h:89) [58]  (0 ns)
	'load' operation ('data2_load', ../../nnet_utils/nnet_jedi.h:89) on array 'data2' [62]  (1.16 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('data2_load', ../../nnet_utils/nnet_jedi.h:89) on array 'data2' [62]  (1.16 ns)
	'store' operation ('store_ln89', ../../nnet_utils/nnet_jedi.h:89) of variable 'data2_load', ../../nnet_utils/nnet_jedi.h:89 on array 'res' [63]  (1.16 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln89', ../../nnet_utils/nnet_jedi.h:89) of variable 'data2_load', ../../nnet_utils/nnet_jedi.h:89 on array 'res' [63]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
