# system info avs_hram_converter_TEST_tb on 2023.12.21.16:32:06
system_info:
name,value
DEVICE,10CL006YE144A7G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1703172725
#
#
# Files generated for avs_hram_converter_TEST_tb on 2023.12.21.16:32:06
files:
filepath,kind,attributes,module,is_top
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/avs_hram_converter_TEST_tb.vhd,VHDL,,avs_hram_converter_TEST_tb,true
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_converter_TEST.vhd,VHDL,,avs_hram_converter_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/d_flipflop.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/sr_flipflop.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/t_flipflop.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/reg.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/reg_negedge.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/mux_4to1.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/mux_2to1.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/counter_11bit_updown.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/adder_22bit_1pipe.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/dll_90.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/CA_builder.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/CA_unpacker.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/comparator_Nbit.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/DDR_to_SDR_converter.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/counter_Nbit.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/conf_builder.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/decoder_2bit.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/SDR_to_DDR_converter.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/tristate_buffer.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/timer_14bit.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/synchronizer_EU.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/synchronizer_CU.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/synchronizer.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_mainconv_TEST_EU.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_mainconv_CU.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_mainconv_TEST.vhd,VHDL,,avs_hram_mainconv_TEST,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_converter_TEST_clkctrl.vhd,VHDL,,avs_hram_converter_TEST_clkctrl,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_converter_TEST_clkctrl_altclkctrl_0.vhd,VHDL,,avs_hram_converter_TEST_clkctrl_altclkctrl_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
avs_hram_converter_TEST_tb.avs_hram_converter_TEST_inst,avs_hram_converter_TEST
avs_hram_converter_TEST_tb.avs_hram_converter_TEST_inst.avs_hram_mainconv_TEST,avs_hram_mainconv_TEST
avs_hram_converter_TEST_tb.avs_hram_converter_TEST_inst.clkctrl,avs_hram_converter_TEST_clkctrl
avs_hram_converter_TEST_tb.avs_hram_converter_TEST_inst.clkctrl.altclkctrl_0,avs_hram_converter_TEST_clkctrl_altclkctrl_0
avs_hram_converter_TEST_tb.avs_hram_converter_TEST_inst.rst_controller,altera_reset_controller
avs_hram_converter_TEST_tb.avs_hram_converter_TEST_inst_clk_bfm,altera_avalon_clock_source
avs_hram_converter_TEST_tb.avs_hram_converter_TEST_inst_reset_n_bfm,altera_avalon_reset_source
