[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/StructStructHierPath/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 239
LIB: work
FILE: ${SURELOG_DIR}/tests/StructStructHierPath/dut.sv
n<> u<238> t<Top_level_rule> c<1> l<2:1> el<38:1>
  n<> u<1> t<Null_rule> p<238> s<236> l<2:1> el<2:1>
  n<> u<236> t<Source_text> p<238> c<149> s<237> l<2:1> el<37:10>
    n<> u<149> t<Description> p<236> c<148> s<235> l<2:1> el<26:26>
      n<> u<148> t<Package_declaration> p<149> c<2> l<2:1> el<26:26>
        n<> u<2> t<PACKAGE> p<148> s<3> l<2:1> el<2:8>
        n<riscv_isa_pkg> u<3> t<STRING_CONST> p<148> s<126> l<2:9> el<2:22>
        n<> u<126> t<Package_item> p<148> c<125> s<127> l<4:1> el<15:9>
          n<> u<125> t<Package_or_generate_item_declaration> p<126> c<124> l<4:1> el<15:9>
            n<> u<124> t<Data_declaration> p<125> c<123> l<4:1> el<15:9>
              n<> u<123> t<Type_declaration> p<124> c<121> l<4:1> el<15:9>
                n<> u<121> t<Data_type> p<123> c<5> s<122> l<4:9> el<15:2>
                  n<> u<5> t<Struct_union> p<121> c<4> s<6> l<4:9> el<4:15>
                    n<> u<4> t<Struct_keyword> p<5> l<4:9> el<4:15>
                  n<> u<6> t<Packed_keyword> p<121> s<39> l<4:16> el<4:22>
                  n<> u<39> t<Struct_union_member> p<121> c<35> s<120> l<5:3> el<9:7>
                    n<> u<35> t<Data_type_or_void> p<39> c<34> s<38> l<5:3> el<9:4>
                      n<> u<34> t<Data_type> p<35> c<8> l<5:3> el<9:4>
                        n<> u<8> t<Struct_union> p<34> c<7> s<9> l<5:3> el<5:9>
                          n<> u<7> t<Struct_keyword> p<8> l<5:3> el<5:9>
                        n<> u<9> t<Packed_keyword> p<34> s<16> l<5:10> el<5:16>
                        n<> u<16> t<Struct_union_member> p<34> c<12> s<17> l<6:5> el<6:23>
                          n<> u<12> t<Data_type_or_void> p<16> c<11> s<15> l<6:5> el<6:10>
                            n<> u<11> t<Data_type> p<12> c<10> l<6:5> el<6:10>
                              n<> u<10> t<IntVec_TypeLogic> p<11> l<6:5> el<6:10>
                          n<> u<15> t<Variable_decl_assignment_list> p<16> c<14> l<6:19> el<6:22>
                            n<> u<14> t<Variable_decl_assignment> p<15> c<13> l<6:19> el<6:22>
                              n<rs1> u<13> t<STRING_CONST> p<14> l<6:19> el<6:22>
                        n<// read enable register source 1> u<17> t<LINE_COMMENT> p<34> s<24> l<6:25> el<6:57>
                        n<> u<24> t<Struct_union_member> p<34> c<20> s<25> l<7:5> el<7:23>
                          n<> u<20> t<Data_type_or_void> p<24> c<19> s<23> l<7:5> el<7:10>
                            n<> u<19> t<Data_type> p<20> c<18> l<7:5> el<7:10>
                              n<> u<18> t<IntVec_TypeLogic> p<19> l<7:5> el<7:10>
                          n<> u<23> t<Variable_decl_assignment_list> p<24> c<22> l<7:19> el<7:22>
                            n<> u<22> t<Variable_decl_assignment> p<23> c<21> l<7:19> el<7:22>
                              n<rs2> u<21> t<STRING_CONST> p<22> l<7:19> el<7:22>
                        n<// read enable register source 2> u<25> t<LINE_COMMENT> p<34> s<32> l<7:25> el<7:57>
                        n<> u<32> t<Struct_union_member> p<34> c<28> s<33> l<8:5> el<8:22>
                          n<> u<28> t<Data_type_or_void> p<32> c<27> s<31> l<8:5> el<8:10>
                            n<> u<27> t<Data_type> p<28> c<26> l<8:5> el<8:10>
                              n<> u<26> t<IntVec_TypeLogic> p<27> l<8:5> el<8:10>
                          n<> u<31> t<Variable_decl_assignment_list> p<32> c<30> l<8:19> el<8:21>
                            n<> u<30> t<Variable_decl_assignment> p<31> c<29> l<8:19> el<8:21>
                              n<rd> u<29> t<STRING_CONST> p<30> l<8:19> el<8:21>
                        n<// write enable register destination> u<33> t<LINE_COMMENT> p<34> l<8:25> el<8:61>
                    n<> u<38> t<Variable_decl_assignment_list> p<39> c<37> l<9:5> el<9:6>
                      n<> u<37> t<Variable_decl_assignment> p<38> c<36> l<9:5> el<9:6>
                        n<e> u<36> t<STRING_CONST> p<37> l<9:5> el<9:6>
                  n<> u<120> t<Struct_union_member> p<121> c<116> l<10:3> el<14:7>
                    n<> u<116> t<Data_type_or_void> p<120> c<115> s<119> l<10:3> el<14:4>
                      n<> u<115> t<Data_type> p<116> c<41> l<10:3> el<14:4>
                        n<> u<41> t<Struct_union> p<115> c<40> s<42> l<10:3> el<10:9>
                          n<> u<40> t<Struct_keyword> p<41> l<10:3> el<10:9>
                        n<> u<42> t<Packed_keyword> p<115> s<65> l<10:10> el<10:16>
                        n<> u<65> t<Struct_union_member> p<115> c<61> s<66> l<11:5> el<11:23>
                          n<> u<61> t<Data_type_or_void> p<65> c<60> s<64> l<11:5> el<11:18>
                            n<> u<60> t<Data_type> p<61> c<43> l<11:5> el<11:18>
                              n<> u<43> t<IntVec_TypeLogic> p<60> s<59> l<11:5> el<11:10>
                              n<> u<59> t<Packed_dimension> p<60> c<58> l<11:11> el<11:18>
                                n<> u<58> t<Constant_range> p<59> c<53> l<11:12> el<11:17>
                                  n<> u<53> t<Constant_expression> p<58> c<47> s<57> l<11:12> el<11:15>
                                    n<> u<47> t<Constant_expression> p<53> c<46> s<52> l<11:12> el<11:13>
                                      n<> u<46> t<Constant_primary> p<47> c<45> l<11:12> el<11:13>
                                        n<> u<45> t<Primary_literal> p<46> c<44> l<11:12> el<11:13>
                                          n<5> u<44> t<INT_CONST> p<45> l<11:12> el<11:13>
                                    n<> u<52> t<BinOp_Minus> p<53> s<51> l<11:13> el<11:14>
                                    n<> u<51> t<Constant_expression> p<53> c<50> l<11:14> el<11:15>
                                      n<> u<50> t<Constant_primary> p<51> c<49> l<11:14> el<11:15>
                                        n<> u<49> t<Primary_literal> p<50> c<48> l<11:14> el<11:15>
                                          n<1> u<48> t<INT_CONST> p<49> l<11:14> el<11:15>
                                  n<> u<57> t<Constant_expression> p<58> c<56> l<11:16> el<11:17>
                                    n<> u<56> t<Constant_primary> p<57> c<55> l<11:16> el<11:17>
                                      n<> u<55> t<Primary_literal> p<56> c<54> l<11:16> el<11:17>
                                        n<0> u<54> t<INT_CONST> p<55> l<11:16> el<11:17>
                          n<> u<64> t<Variable_decl_assignment_list> p<65> c<63> l<11:19> el<11:22>
                            n<> u<63> t<Variable_decl_assignment> p<64> c<62> l<11:19> el<11:22>
                              n<rs1> u<62> t<STRING_CONST> p<63> l<11:19> el<11:22>
                        n<// address register source 1 (read)> u<66> t<LINE_COMMENT> p<115> s<89> l<11:25> el<11:60>
                        n<> u<89> t<Struct_union_member> p<115> c<85> s<90> l<12:5> el<12:23>
                          n<> u<85> t<Data_type_or_void> p<89> c<84> s<88> l<12:5> el<12:18>
                            n<> u<84> t<Data_type> p<85> c<67> l<12:5> el<12:18>
                              n<> u<67> t<IntVec_TypeLogic> p<84> s<83> l<12:5> el<12:10>
                              n<> u<83> t<Packed_dimension> p<84> c<82> l<12:11> el<12:18>
                                n<> u<82> t<Constant_range> p<83> c<77> l<12:12> el<12:17>
                                  n<> u<77> t<Constant_expression> p<82> c<71> s<81> l<12:12> el<12:15>
                                    n<> u<71> t<Constant_expression> p<77> c<70> s<76> l<12:12> el<12:13>
                                      n<> u<70> t<Constant_primary> p<71> c<69> l<12:12> el<12:13>
                                        n<> u<69> t<Primary_literal> p<70> c<68> l<12:12> el<12:13>
                                          n<5> u<68> t<INT_CONST> p<69> l<12:12> el<12:13>
                                    n<> u<76> t<BinOp_Minus> p<77> s<75> l<12:13> el<12:14>
                                    n<> u<75> t<Constant_expression> p<77> c<74> l<12:14> el<12:15>
                                      n<> u<74> t<Constant_primary> p<75> c<73> l<12:14> el<12:15>
                                        n<> u<73> t<Primary_literal> p<74> c<72> l<12:14> el<12:15>
                                          n<1> u<72> t<INT_CONST> p<73> l<12:14> el<12:15>
                                  n<> u<81> t<Constant_expression> p<82> c<80> l<12:16> el<12:17>
                                    n<> u<80> t<Constant_primary> p<81> c<79> l<12:16> el<12:17>
                                      n<> u<79> t<Primary_literal> p<80> c<78> l<12:16> el<12:17>
                                        n<0> u<78> t<INT_CONST> p<79> l<12:16> el<12:17>
                          n<> u<88> t<Variable_decl_assignment_list> p<89> c<87> l<12:19> el<12:22>
                            n<> u<87> t<Variable_decl_assignment> p<88> c<86> l<12:19> el<12:22>
                              n<rs2> u<86> t<STRING_CONST> p<87> l<12:19> el<12:22>
                        n<// address register source 2 (read)> u<90> t<LINE_COMMENT> p<115> s<113> l<12:25> el<12:60>
                        n<> u<113> t<Struct_union_member> p<115> c<109> s<114> l<13:5> el<13:23>
                          n<> u<109> t<Data_type_or_void> p<113> c<108> s<112> l<13:5> el<13:18>
                            n<> u<108> t<Data_type> p<109> c<91> l<13:5> el<13:18>
                              n<> u<91> t<IntVec_TypeLogic> p<108> s<107> l<13:5> el<13:10>
                              n<> u<107> t<Packed_dimension> p<108> c<106> l<13:11> el<13:18>
                                n<> u<106> t<Constant_range> p<107> c<101> l<13:12> el<13:17>
                                  n<> u<101> t<Constant_expression> p<106> c<95> s<105> l<13:12> el<13:15>
                                    n<> u<95> t<Constant_expression> p<101> c<94> s<100> l<13:12> el<13:13>
                                      n<> u<94> t<Constant_primary> p<95> c<93> l<13:12> el<13:13>
                                        n<> u<93> t<Primary_literal> p<94> c<92> l<13:12> el<13:13>
                                          n<5> u<92> t<INT_CONST> p<93> l<13:12> el<13:13>
                                    n<> u<100> t<BinOp_Minus> p<101> s<99> l<13:13> el<13:14>
                                    n<> u<99> t<Constant_expression> p<101> c<98> l<13:14> el<13:15>
                                      n<> u<98> t<Constant_primary> p<99> c<97> l<13:14> el<13:15>
                                        n<> u<97> t<Primary_literal> p<98> c<96> l<13:14> el<13:15>
                                          n<1> u<96> t<INT_CONST> p<97> l<13:14> el<13:15>
                                  n<> u<105> t<Constant_expression> p<106> c<104> l<13:16> el<13:17>
                                    n<> u<104> t<Constant_primary> p<105> c<103> l<13:16> el<13:17>
                                      n<> u<103> t<Primary_literal> p<104> c<102> l<13:16> el<13:17>
                                        n<0> u<102> t<INT_CONST> p<103> l<13:16> el<13:17>
                          n<> u<112> t<Variable_decl_assignment_list> p<113> c<111> l<13:19> el<13:21>
                            n<> u<111> t<Variable_decl_assignment> p<112> c<110> l<13:19> el<13:21>
                              n<rd> u<110> t<STRING_CONST> p<111> l<13:19> el<13:21>
                        n<// address register destination (write)> u<114> t<LINE_COMMENT> p<115> l<13:25> el<13:64>
                    n<> u<119> t<Variable_decl_assignment_list> p<120> c<118> l<14:5> el<14:6>
                      n<> u<118> t<Variable_decl_assignment> p<119> c<117> l<14:5> el<14:6>
                        n<a> u<117> t<STRING_CONST> p<118> l<14:5> el<14:6>
                n<gpr_t> u<122> t<STRING_CONST> p<123> l<15:3> el<15:8>
        n<// control structure> u<127> t<LINE_COMMENT> p<148> s<128> l<17:1> el<17:21>
        n<// TODO: change when Verilator supports unpacked structures> u<128> t<LINE_COMMENT> p<148> s<145> l<18:1> el<18:60>
        n<> u<145> t<Package_item> p<148> c<144> s<147> l<19:1> el<23:9>
          n<> u<144> t<Package_or_generate_item_declaration> p<145> c<143> l<19:1> el<23:9>
            n<> u<143> t<Data_declaration> p<144> c<142> l<19:1> el<23:9>
              n<> u<142> t<Type_declaration> p<143> c<140> l<19:1> el<23:9>
                n<> u<140> t<Data_type> p<142> c<130> s<141> l<19:9> el<23:2>
                  n<> u<130> t<Struct_union> p<140> c<129> s<131> l<19:9> el<19:15>
                    n<> u<129> t<Struct_keyword> p<130> l<19:9> el<19:15>
                  n<> u<131> t<Packed_keyword> p<140> s<138> l<19:16> el<19:22>
                  n<> u<138> t<Struct_union_member> p<140> c<134> s<139> l<21:3> el<21:18>
                    n<> u<134> t<Data_type_or_void> p<138> c<133> s<137> l<21:3> el<21:8>
                      n<gpr_t> u<133> t<Data_type> p<134> c<132> l<21:3> el<21:8>
                        n<gpr_t> u<132> t<STRING_CONST> p<133> l<21:3> el<21:8>
                    n<> u<137> t<Variable_decl_assignment_list> p<138> c<136> l<21:14> el<21:17>
                      n<> u<136> t<Variable_decl_assignment> p<137> c<135> l<21:14> el<21:17>
                        n<gpr> u<135> t<STRING_CONST> p<136> l<21:14> el<21:17>
                  n<// GPR control signals> u<139> t<LINE_COMMENT> p<140> l<21:23> el<21:45>
                n<ctl_t> u<141> t<STRING_CONST> p<142> l<23:3> el<23:8>
        n<> u<147> t<ENDPACKAGE> p<148> s<146> l<26:1> el<26:11>
        n<riscv_isa_pkg> u<146> t<STRING_CONST> p<148> l<26:13> el<26:26>
    n<> u<235> t<Description> p<236> c<234> l<28:1> el<37:10>
      n<> u<234> t<Module_declaration> p<235> c<162> l<28:1> el<37:10>
        n<> u<162> t<Module_ansi_header> p<234> c<150> s<171> l<28:1> el<28:36>
          n<module> u<150> t<Module_keyword> p<162> s<151> l<28:1> el<28:7>
          n<r5p_wbu> u<151> t<STRING_CONST> p<162> s<152> l<28:8> el<28:15>
          n<> u<152> t<Package_import_declaration_list> p<162> s<161> l<28:16> el<28:16>
          n<> u<161> t<Port_declaration_list> p<162> c<160> l<28:16> el<28:35>
            n<> u<160> t<Ansi_port_declaration> p<161> c<158> l<28:17> el<28:34>
              n<> u<158> t<Net_port_header> p<160> c<153> s<159> l<28:17> el<28:29>
                n<> u<153> t<PortDir_Inp> p<158> s<157> l<28:17> el<28:22>
                n<> u<157> t<Net_port_type> p<158> c<156> l<28:24> el<28:29>
                  n<> u<156> t<Data_type_or_implicit> p<157> c<155> l<28:24> el<28:29>
                    n<ctl_t> u<155> t<Data_type> p<156> c<154> l<28:24> el<28:29>
                      n<ctl_t> u<154> t<STRING_CONST> p<155> l<28:24> el<28:29>
              n<ctl> u<159> t<STRING_CONST> p<160> l<28:31> el<28:34>
        n<> u<171> t<Non_port_module_item> p<234> c<170> s<183> l<29:3> el<29:27>
          n<> u<170> t<Module_or_generate_item> p<171> c<169> l<29:3> el<29:27>
            n<> u<169> t<Module_common_item> p<170> c<168> l<29:3> el<29:27>
              n<> u<168> t<Module_or_generate_item_declaration> p<169> c<167> l<29:3> el<29:27>
                n<> u<167> t<Package_or_generate_item_declaration> p<168> c<166> l<29:3> el<29:27>
                  n<> u<166> t<Data_declaration> p<167> c<165> l<29:3> el<29:27>
                    n<> u<165> t<Package_import_declaration> p<166> c<164> l<29:3> el<29:27>
                      n<> u<164> t<Package_import_item> p<165> c<163> l<29:10> el<29:26>
                        n<riscv_isa_pkg> u<163> t<STRING_CONST> p<164> l<29:10> el<29:23>
        n<> u<183> t<Non_port_module_item> p<234> c<182> s<232> l<30:3> el<30:11>
          n<> u<182> t<Module_or_generate_item> p<183> c<181> l<30:3> el<30:11>
            n<> u<181> t<Module_common_item> p<182> c<180> l<30:3> el<30:11>
              n<> u<180> t<Module_or_generate_item_declaration> p<181> c<179> l<30:3> el<30:11>
                n<> u<179> t<Package_or_generate_item_declaration> p<180> c<178> l<30:3> el<30:11>
                  n<> u<178> t<Data_declaration> p<179> c<177> l<30:3> el<30:11>
                    n<> u<177> t<Variable_declaration> p<178> c<173> l<30:3> el<30:11>
                      n<> u<173> t<Data_type> p<177> c<172> s<176> l<30:3> el<30:6>
                        n<> u<172> t<IntVec_TypeReg> p<173> l<30:3> el<30:6>
                      n<> u<176> t<Variable_decl_assignment_list> p<177> c<175> l<30:7> el<30:10>
                        n<> u<175> t<Variable_decl_assignment> p<176> c<174> l<30:7> el<30:10>
                          n<wen> u<174> t<STRING_CONST> p<175> l<30:7> el<30:10>
        n<> u<232> t<Non_port_module_item> p<234> c<231> s<233> l<31:3> el<34:6>
          n<> u<231> t<Module_or_generate_item> p<232> c<230> l<31:3> el<34:6>
            n<> u<230> t<Module_common_item> p<231> c<229> l<31:3> el<34:6>
              n<> u<229> t<Always_construct> p<230> c<184> l<31:3> el<34:6>
                n<> u<184> t<ALWAYS_FF> p<229> s<228> l<31:3> el<31:12>
                n<> u<228> t<Statement> p<229> c<227> l<31:13> el<34:6>
                  n<> u<227> t<Statement_item> p<228> c<226> l<31:13> el<34:6>
                    n<> u<226> t<Procedural_timing_control_statement> p<227> c<192> l<31:13> el<34:6>
                      n<> u<192> t<Procedural_timing_control> p<226> c<191> s<225> l<31:13> el<31:27>
                        n<> u<191> t<Event_control> p<192> c<190> l<31:13> el<31:27>
                          n<> u<190> t<Event_expression> p<191> c<185> l<31:15> el<31:26>
                            n<> u<185> t<Edge_Posedge> p<190> s<189> l<31:15> el<31:22>
                            n<> u<189> t<Expression> p<190> c<188> l<31:23> el<31:26>
                              n<> u<188> t<Primary> p<189> c<187> l<31:23> el<31:26>
                                n<> u<187> t<Primary_literal> p<188> c<186> l<31:23> el<31:26>
                                  n<clk> u<186> t<STRING_CONST> p<187> l<31:23> el<31:26>
                      n<> u<225> t<Statement_or_null> p<226> c<224> l<32:3> el<34:6>
                        n<> u<224> t<Statement> p<225> c<223> l<32:3> el<34:6>
                          n<> u<223> t<Statement_item> p<224> c<222> l<32:3> el<34:6>
                            n<> u<222> t<Conditional_statement> p<223> c<198> l<32:3> el<34:6>
                              n<> u<198> t<Cond_predicate> p<222> c<197> s<221> l<32:7> el<32:10>
                                n<> u<197> t<Expression_or_cond_pattern> p<198> c<196> l<32:7> el<32:10>
                                  n<> u<196> t<Expression> p<197> c<195> l<32:7> el<32:10>
                                    n<> u<195> t<Primary> p<196> c<194> l<32:7> el<32:10>
                                      n<> u<194> t<Primary_literal> p<195> c<193> l<32:7> el<32:10>
                                        n<rst> u<193> t<STRING_CONST> p<194> l<32:7> el<32:10>
                              n<> u<221> t<Statement_or_null> p<222> c<220> l<32:12> el<34:6>
                                n<> u<220> t<Statement> p<221> c<219> l<32:12> el<34:6>
                                  n<> u<219> t<Statement_item> p<220> c<218> l<32:12> el<34:6>
                                    n<> u<218> t<Seq_block> p<219> c<216> l<32:12> el<34:6>
                                      n<> u<216> t<Statement_or_null> p<218> c<215> s<217> l<33:5> el<33:25>
                                        n<> u<215> t<Statement> p<216> c<214> l<33:5> el<33:25>
                                          n<> u<214> t<Statement_item> p<215> c<213> l<33:5> el<33:25>
                                            n<> u<213> t<Nonblocking_assignment> p<214> c<203> l<33:5> el<33:24>
                                              n<> u<203> t<Variable_lvalue> p<213> c<200> s<212> l<33:5> el<33:8>
                                                n<> u<200> t<Ps_or_hierarchical_identifier> p<203> c<199> s<202> l<33:5> el<33:8>
                                                  n<wen> u<199> t<STRING_CONST> p<200> l<33:5> el<33:8>
                                                n<> u<202> t<Select> p<203> c<201> l<33:9> el<33:9>
                                                  n<> u<201> t<Bit_select> p<202> l<33:9> el<33:9>
                                              n<> u<212> t<Expression> p<213> c<211> l<33:12> el<33:24>
                                                n<> u<211> t<Primary> p<212> c<210> l<33:12> el<33:24>
                                                  n<> u<210> t<Complex_func_call> p<211> c<204> l<33:12> el<33:24>
                                                    n<ctl> u<204> t<STRING_CONST> p<210> s<205> l<33:12> el<33:15>
                                                    n<gpr> u<205> t<STRING_CONST> p<210> s<206> l<33:16> el<33:19>
                                                    n<e> u<206> t<STRING_CONST> p<210> s<207> l<33:20> el<33:21>
                                                    n<rd> u<207> t<STRING_CONST> p<210> s<209> l<33:22> el<33:24>
                                                    n<> u<209> t<Select> p<210> c<208> l<33:24> el<33:24>
                                                      n<> u<208> t<Bit_select> p<209> l<33:24> el<33:24>
                                      n<> u<217> t<END> p<218> l<34:3> el<34:6>
        n<> u<233> t<ENDMODULE> p<234> l<37:1> el<37:10>
  n<// r5p_wbu> u<237> t<LINE_COMMENT> p<238> l<37:11> el<37:21>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/StructStructHierPath/dut.sv:2:1: No timescale set for "riscv_isa_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructStructHierPath/dut.sv:28:1: No timescale set for "r5p_wbu".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/StructStructHierPath/dut.sv:2:1: Compile package "riscv_isa_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/StructStructHierPath/dut.sv:28:1: Compile module "work@r5p_wbu".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Begin                                                  1
Constant                                              10
Design                                                 1
EventControl                                           1
HierPath                                               1
Identifier                                             5
IfStmt                                                 1
ImportTypespec                                         1
IntTypespec                                            9
LogicTypespec                                          7
Module                                                 1
ModuleTypespec                                         1
Net                                                    2
Operation                                              4
Package                                                1
Port                                                   1
Range                                                  3
RefObj                                                 7
RefTypespec                                           24
SourceFile                                             1
StringTypespec                                         1
StructTypespec                                         4
TypedefTypespec                                        2
TypespecMember                                         9
UnsupportedTypespec                                    3
------------------------------------------------------------
Total:                                               103
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StructStructHierPath/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: riscv_isa_pkg (riscv_isa_pkg), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:2:1, endln:26:26
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (riscv_isa_pkg), line:2:9, endln:2:22
    |vpiParent:
    \_Package: riscv_isa_pkg (riscv_isa_pkg), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:2:1, endln:26:26
    |vpiName:riscv_isa_pkg
  |vpiTypespec:
  \_TypedefTypespec: (riscv_isa_pkg::gpr_t), line:15:3, endln:15:8
    |vpiParent:
    \_Package: riscv_isa_pkg (riscv_isa_pkg), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:2:1, endln:26:26
    |vpiName:
    \_Identifier: (riscv_isa_pkg::gpr_t), line:15:3, endln:15:8
      |vpiParent:
      \_TypedefTypespec: (riscv_isa_pkg::gpr_t), line:15:3, endln:15:8
      |vpiName:riscv_isa_pkg::gpr_t
    |vpiTypedefAlias:
    \_RefTypespec: (riscv_isa_pkg::gpr_t), line:4:9, endln:15:2
      |vpiParent:
      \_TypedefTypespec: (riscv_isa_pkg::gpr_t), line:15:3, endln:15:8
      |vpiFullName:riscv_isa_pkg::gpr_t
      |vpiActual:
      \_StructTypespec: , line:4:9, endln:15:2
  |vpiTypespec:
  \_StructTypespec: , line:4:9, endln:15:2
    |vpiParent:
    \_Package: riscv_isa_pkg (riscv_isa_pkg), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:2:1, endln:26:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (e), line:9:5, endln:9:6
      |vpiParent:
      \_StructTypespec: , line:4:9, endln:15:2
      |vpiName:e
      |vpiTypespec:
      \_RefTypespec: (riscv_isa_pkg::e), line:5:3, endln:9:4
        |vpiParent:
        \_TypespecMember: (e), line:9:5, endln:9:6
        |vpiFullName:riscv_isa_pkg::e
        |vpiActual:
        \_StructTypespec: , line:5:3, endln:9:4
    |vpiTypespecMember:
    \_TypespecMember: (a), line:14:5, endln:14:6
      |vpiParent:
      \_StructTypespec: , line:4:9, endln:15:2
      |vpiName:a
      |vpiTypespec:
      \_RefTypespec: (riscv_isa_pkg::a), line:10:3, endln:14:4
        |vpiParent:
        \_TypespecMember: (a), line:14:5, endln:14:6
        |vpiFullName:riscv_isa_pkg::a
        |vpiActual:
        \_StructTypespec: , line:10:3, endln:14:4
  |vpiTypespec:
  \_StructTypespec: , line:5:3, endln:9:4
    |vpiParent:
    \_Package: riscv_isa_pkg (riscv_isa_pkg), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:2:1, endln:26:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (rs1), line:6:19, endln:6:22
      |vpiParent:
      \_StructTypespec: , line:5:3, endln:9:4
      |vpiName:rs1
      |vpiTypespec:
      \_RefTypespec: (riscv_isa_pkg::rs1), line:6:5, endln:6:10
        |vpiParent:
        \_TypespecMember: (rs1), line:6:19, endln:6:22
        |vpiFullName:riscv_isa_pkg::rs1
        |vpiActual:
        \_LogicTypespec: , line:6:5, endln:6:10
    |vpiTypespecMember:
    \_TypespecMember: (rs2), line:7:19, endln:7:22
      |vpiParent:
      \_StructTypespec: , line:5:3, endln:9:4
      |vpiName:rs2
      |vpiTypespec:
      \_RefTypespec: (riscv_isa_pkg::rs2), line:7:5, endln:7:10
        |vpiParent:
        \_TypespecMember: (rs2), line:7:19, endln:7:22
        |vpiFullName:riscv_isa_pkg::rs2
        |vpiActual:
        \_LogicTypespec: , line:6:5, endln:6:10
    |vpiTypespecMember:
    \_TypespecMember: (rd), line:8:19, endln:8:21
      |vpiParent:
      \_StructTypespec: , line:5:3, endln:9:4
      |vpiName:rd
      |vpiTypespec:
      \_RefTypespec: (riscv_isa_pkg::rd), line:8:5, endln:8:10
        |vpiParent:
        \_TypespecMember: (rd), line:8:19, endln:8:21
        |vpiFullName:riscv_isa_pkg::rd
        |vpiActual:
        \_LogicTypespec: , line:6:5, endln:6:10
  |vpiTypespec:
  \_LogicTypespec: , line:6:5, endln:6:10
    |vpiParent:
    \_Package: riscv_isa_pkg (riscv_isa_pkg), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:2:1, endln:26:26
  |vpiTypespec:
  \_StructTypespec: , line:10:3, endln:14:4
    |vpiParent:
    \_Package: riscv_isa_pkg (riscv_isa_pkg), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:2:1, endln:26:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (rs1), line:11:19, endln:11:22
      |vpiParent:
      \_StructTypespec: , line:10:3, endln:14:4
      |vpiName:rs1
      |vpiTypespec:
      \_RefTypespec: (riscv_isa_pkg::rs1), line:11:5, endln:11:18
        |vpiParent:
        \_TypespecMember: (rs1), line:11:19, endln:11:22
        |vpiFullName:riscv_isa_pkg::rs1
        |vpiActual:
        \_LogicTypespec: , line:11:5, endln:11:10
    |vpiTypespecMember:
    \_TypespecMember: (rs2), line:12:19, endln:12:22
      |vpiParent:
      \_StructTypespec: , line:10:3, endln:14:4
      |vpiName:rs2
      |vpiTypespec:
      \_RefTypespec: (riscv_isa_pkg::rs2), line:12:5, endln:12:18
        |vpiParent:
        \_TypespecMember: (rs2), line:12:19, endln:12:22
        |vpiFullName:riscv_isa_pkg::rs2
        |vpiActual:
        \_LogicTypespec: , line:11:5, endln:11:10
    |vpiTypespecMember:
    \_TypespecMember: (rd), line:13:19, endln:13:21
      |vpiParent:
      \_StructTypespec: , line:10:3, endln:14:4
      |vpiName:rd
      |vpiTypespec:
      \_RefTypespec: (riscv_isa_pkg::rd), line:13:5, endln:13:18
        |vpiParent:
        \_TypespecMember: (rd), line:13:19, endln:13:21
        |vpiFullName:riscv_isa_pkg::rd
        |vpiActual:
        \_LogicTypespec: , line:11:5, endln:11:10
  |vpiTypespec:
  \_LogicTypespec: , line:11:5, endln:11:10
    |vpiParent:
    \_Package: riscv_isa_pkg (riscv_isa_pkg), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:2:1, endln:26:26
    |vpiRange:
    \_Range: , line:11:11, endln:11:18
      |vpiParent:
      \_LogicTypespec: , line:11:5, endln:11:10
      |vpiLeftRange:
      \_Operation: , line:11:12, endln:11:15
        |vpiParent:
        \_Range: , line:11:11, endln:11:18
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:11:12, endln:11:13
          |vpiParent:
          \_Operation: , line:11:12, endln:11:15
          |vpiTypespec:
          \_RefTypespec: (riscv_isa_pkg), line:11:12, endln:11:13
            |vpiParent:
            \_Constant: , line:11:12, endln:11:13
            |vpiFullName:riscv_isa_pkg
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:5
          |vpiValue:5
        |vpiOperand:
        \_Constant: , line:11:14, endln:11:15
          |vpiParent:
          \_Operation: , line:11:12, endln:11:15
          |vpiTypespec:
          \_RefTypespec: (riscv_isa_pkg), line:11:14, endln:11:15
            |vpiParent:
            \_Constant: , line:11:14, endln:11:15
            |vpiFullName:riscv_isa_pkg
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
      |vpiRightRange:
      \_Constant: , line:11:16, endln:11:17
        |vpiParent:
        \_Range: , line:11:11, endln:11:18
        |vpiTypespec:
        \_RefTypespec: (riscv_isa_pkg), line:11:16, endln:11:17
          |vpiParent:
          \_Constant: , line:11:16, endln:11:17
          |vpiFullName:riscv_isa_pkg
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Package: riscv_isa_pkg (riscv_isa_pkg), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:2:1, endln:26:26
  |vpiTypespec:
  \_TypedefTypespec: (riscv_isa_pkg::ctl_t), line:23:3, endln:23:8
    |vpiParent:
    \_Package: riscv_isa_pkg (riscv_isa_pkg), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:2:1, endln:26:26
    |vpiName:
    \_Identifier: (riscv_isa_pkg::ctl_t), line:23:3, endln:23:8
      |vpiParent:
      \_TypedefTypespec: (riscv_isa_pkg::ctl_t), line:23:3, endln:23:8
      |vpiName:riscv_isa_pkg::ctl_t
    |vpiTypedefAlias:
    \_RefTypespec: (riscv_isa_pkg::ctl_t), line:19:9, endln:23:2
      |vpiParent:
      \_TypedefTypespec: (riscv_isa_pkg::ctl_t), line:23:3, endln:23:8
      |vpiFullName:riscv_isa_pkg::ctl_t
      |vpiActual:
      \_StructTypespec: , line:19:9, endln:23:2
  |vpiTypespec:
  \_StructTypespec: , line:19:9, endln:23:2
    |vpiParent:
    \_Package: riscv_isa_pkg (riscv_isa_pkg), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:2:1, endln:26:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (gpr), line:21:14, endln:21:17
      |vpiParent:
      \_StructTypespec: , line:19:9, endln:23:2
      |vpiName:gpr
      |vpiTypespec:
      \_RefTypespec: (riscv_isa_pkg::gpr::gpr_t), line:21:3, endln:21:8
        |vpiParent:
        \_TypespecMember: (gpr), line:21:14, endln:21:17
        |vpiName:gpr_t
        |vpiFullName:riscv_isa_pkg::gpr::gpr_t
        |vpiActual:
        \_TypedefTypespec: (riscv_isa_pkg::gpr_t), line:15:3, endln:15:8
  |vpiImportTypespec:
  \_TypedefTypespec: (riscv_isa_pkg::gpr_t), line:15:3, endln:15:8
  |vpiImportTypespec:
  \_StructTypespec: , line:4:9, endln:15:2
  |vpiImportTypespec:
  \_StructTypespec: , line:5:3, endln:9:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:5, endln:6:10
  |vpiImportTypespec:
  \_StructTypespec: , line:10:3, endln:14:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:5, endln:11:10
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_TypedefTypespec: (riscv_isa_pkg::ctl_t), line:23:3, endln:23:8
  |vpiImportTypespec:
  \_StructTypespec: , line:19:9, endln:23:2
  |vpiDefName:riscv_isa_pkg
  |vpiEndLabel:riscv_isa_pkg
|vpiAllModules:
\_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@r5p_wbu), line:28:8, endln:28:15
    |vpiParent:
    \_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
    |vpiName:work@r5p_wbu
  |vpiTypespec:
  \_ImportTypespec: (riscv_isa_pkg), line:29:10, endln:29:26
    |vpiParent:
    \_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
    |vpiName:
    \_Identifier: (riscv_isa_pkg), line:29:10, endln:29:23
      |vpiParent:
      \_ImportTypespec: (riscv_isa_pkg), line:29:10, endln:29:26
      |vpiName:riscv_isa_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:29:10, endln:29:26
      |vpiParent:
      \_ImportTypespec: (riscv_isa_pkg), line:29:10, endln:29:26
      |vpiTypespec:
      \_RefTypespec: (work@r5p_wbu.riscv_isa_pkg), line:29:10, endln:29:26
        |vpiParent:
        \_Constant: , line:29:10, endln:29:26
        |vpiFullName:work@r5p_wbu.riscv_isa_pkg
        |vpiActual:
        \_StringTypespec: 
      |vpiConstType:6
      |vpiSize:8
      |vpiDecompile:*
      |vpiValue:*
  |vpiTypespec:
  \_StringTypespec: 
    |vpiParent:
    \_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
  |vpiTypespec:
  \_LogicTypespec: , line:30:3, endln:30:6
    |vpiParent:
    \_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
  |vpiImportTypespec:
  \_ImportTypespec: (riscv_isa_pkg), line:29:10, endln:29:26
  |vpiImportTypespec:
  \_StringTypespec: 
  |vpiImportTypespec:
  \_Net: (work@r5p_wbu.ctl), line:28:31, endln:28:34
    |vpiParent:
    \_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
    |vpiTypespec:
    \_RefTypespec: (work@r5p_wbu.ctl.ctl_t), line:28:24, endln:28:29
      |vpiParent:
      \_Net: (work@r5p_wbu.ctl), line:28:31, endln:28:34
      |vpiName:ctl_t
      |vpiFullName:work@r5p_wbu.ctl.ctl_t
      |vpiActual:
      \_TypedefTypespec: (riscv_isa_pkg::ctl_t), line:23:3, endln:23:8
    |vpiName:ctl
    |vpiFullName:work@r5p_wbu.ctl
  |vpiImportTypespec:
  \_LogicTypespec: , line:30:3, endln:30:6
  |vpiImportTypespec:
  \_Net: (work@r5p_wbu.wen), line:30:7, endln:30:10
    |vpiParent:
    \_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
    |vpiTypespec:
    \_RefTypespec: (work@r5p_wbu.wen), line:30:3, endln:30:6
      |vpiParent:
      \_Net: (work@r5p_wbu.wen), line:30:7, endln:30:10
      |vpiFullName:work@r5p_wbu.wen
      |vpiActual:
      \_LogicTypespec: , line:30:3, endln:30:6
    |vpiName:wen
    |vpiFullName:work@r5p_wbu.wen
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@r5p_wbu.clk), line:31:23, endln:31:26
    |vpiParent:
    \_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
    |vpiName:clk
    |vpiFullName:work@r5p_wbu.clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@r5p_wbu.rst), line:32:7, endln:32:10
    |vpiParent:
    \_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
    |vpiName:rst
    |vpiFullName:work@r5p_wbu.rst
    |vpiNetType:1
  |vpiDefName:work@r5p_wbu
  |vpiNet:
  \_Net: (work@r5p_wbu.ctl), line:28:31, endln:28:34
  |vpiNet:
  \_Net: (work@r5p_wbu.wen), line:30:7, endln:30:10
  |vpiNet:
  \_Net: (work@r5p_wbu.clk), line:31:23, endln:31:26
  |vpiNet:
  \_Net: (work@r5p_wbu.rst), line:32:7, endln:32:10
  |vpiPort:
  \_Port: (ctl), line:28:31, endln:28:34
    |vpiParent:
    \_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
    |vpiName:ctl
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@r5p_wbu.ctl.ctl_t), line:28:24, endln:28:29
      |vpiParent:
      \_Port: (ctl), line:28:31, endln:28:34
      |vpiName:ctl_t
      |vpiFullName:work@r5p_wbu.ctl.ctl_t
      |vpiActual:
      \_TypedefTypespec: (riscv_isa_pkg::ctl_t), line:23:3, endln:23:8
  |vpiProcess:
  \_Always: , line:31:3, endln:34:6
    |vpiParent:
    \_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
    |vpiStmt:
    \_EventControl: , line:31:13, endln:31:27
      |vpiParent:
      \_Always: , line:31:3, endln:34:6
      |vpiCondition:
      \_Operation: , line:31:15, endln:31:26
        |vpiParent:
        \_EventControl: , line:31:13, endln:31:27
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@r5p_wbu.clk), line:31:23, endln:31:26
          |vpiParent:
          \_Operation: , line:31:15, endln:31:26
          |vpiName:clk
          |vpiFullName:work@r5p_wbu.clk
          |vpiActual:
          \_Net: (work@r5p_wbu.clk), line:31:23, endln:31:26
      |vpiStmt:
      \_IfStmt: , line:32:3, endln:34:6
        |vpiParent:
        \_EventControl: , line:31:13, endln:31:27
        |vpiCondition:
        \_RefObj: (work@r5p_wbu.rst), line:32:7, endln:32:10
          |vpiParent:
          \_IfStmt: , line:32:3, endln:34:6
          |vpiName:rst
          |vpiFullName:work@r5p_wbu.rst
          |vpiActual:
          \_Net: (work@r5p_wbu.rst), line:32:7, endln:32:10
        |vpiStmt:
        \_Begin: (work@r5p_wbu), line:32:12, endln:34:6
          |vpiParent:
          \_IfStmt: , line:32:3, endln:34:6
          |vpiFullName:work@r5p_wbu
          |vpiStmt:
          \_Assignment: , line:33:5, endln:33:24
            |vpiParent:
            \_Begin: (work@r5p_wbu), line:32:12, endln:34:6
            |vpiOpType:82
            |vpiLhs:
            \_RefObj: (work@r5p_wbu.wen), line:33:5, endln:33:8
              |vpiParent:
              \_Assignment: , line:33:5, endln:33:24
              |vpiName:wen
              |vpiFullName:work@r5p_wbu.wen
              |vpiActual:
              \_Net: (work@r5p_wbu.wen), line:30:7, endln:30:10
            |vpiRhs:
            \_HierPath: (ctl.gpr.e.rd), line:33:12, endln:33:24
              |vpiParent:
              \_Assignment: , line:33:5, endln:33:24
              |vpiName:ctl.gpr.e.rd
              |vpiActual:
              \_RefObj: (ctl), line:33:12, endln:33:15
                |vpiParent:
                \_HierPath: (ctl.gpr.e.rd), line:33:12, endln:33:24
                |vpiName:ctl
                |vpiActual:
                \_Net: (work@r5p_wbu.ctl), line:28:31, endln:28:34
              |vpiActual:
              \_RefObj: (gpr), line:33:16, endln:33:19
                |vpiParent:
                \_HierPath: (ctl.gpr.e.rd), line:33:12, endln:33:24
                |vpiName:gpr
                |vpiActual:
                \_TypespecMember: (gpr), line:21:14, endln:21:17
              |vpiActual:
              \_RefObj: (e), line:33:20, endln:33:21
                |vpiParent:
                \_HierPath: (ctl.gpr.e.rd), line:33:12, endln:33:24
                |vpiName:e
                |vpiActual:
                \_TypespecMember: (e), line:9:5, endln:9:6
              |vpiActual:
              \_RefObj: (work@r5p_wbu.rd), line:33:22, endln:33:24
                |vpiParent:
                \_HierPath: (ctl.gpr.e.rd), line:33:12, endln:33:24
                |vpiName:rd
                |vpiFullName:work@r5p_wbu.rd
                |vpiActual:
                \_TypespecMember: (rd), line:8:19, endln:8:21
    |vpiAlwaysType:3
|vpiTypespec:
\_ModuleTypespec: (work@r5p_wbu)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@r5p_wbu
  |vpiModule:
  \_Module: work@r5p_wbu (work@r5p_wbu), file:${SURELOG_DIR}/tests/StructStructHierPath/dut.sv, line:28:1, endln:37:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/StructStructHierPath/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/StructStructHierPath/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
Constant                             4       3       1         2
IntTypespec                          1       2       1         0
Operation                            2       1       0         1
RefTypespec                         18      17       1         2
----------------------------------------------------------------
Others                              49      49       0         0
----------------------------------------------------------------
                                    74      72       3         5
===================== END REDUCTION RESULT =====================
