INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/light_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/seg_assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_assembly
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_scanner
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg_assembly_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_assembly_tb
