TimeQuest Timing Analyzer report for ALUUAPR
Thu Mar 15 14:02:03 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'
 12. Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 13. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'
 16. Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 17. Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'
 18. Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 39. Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 40. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 43. Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 44. Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
 45. Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Slow 1200mV 0C Model Metastability Report
 59. Fast 1200mV 0C Model Setup Summary
 60. Fast 1200mV 0C Model Hold Summary
 61. Fast 1200mV 0C Model Recovery Summary
 62. Fast 1200mV 0C Model Removal Summary
 63. Fast 1200mV 0C Model Minimum Pulse Width Summary
 64. Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 65. Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 66. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 69. Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 70. Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
 71. Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Propagation Delay
 83. Minimum Propagation Delay
 84. Fast 1200mV 0C Model Metastability Report
 85. Multicorner Timing Analysis Summary
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Progagation Delay
 91. Minimum Progagation Delay
 92. Board Trace Model Assignments
 93. Input Transition Times
 94. Slow Corner Signal Integrity Metrics
 95. Fast Corner Signal Integrity Metrics
 96. Setup Transfers
 97. Hold Transfers
 98. Recovery Transfers
 99. Removal Transfers
100. Report TCCS
101. Report RSKM
102. Unconstrained Paths
103. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; ALUUAPR                                                        ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C7                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[0] } ;
; USBBridge:inst|USBRDn                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|USBRDn }                             ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|Z_ALTERA_SYNTHESIZED }               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 53.93 MHz  ; 53.93 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 171.97 MHz ; 171.97 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:inst|USBRDn                             ; -4.815 ; -397.217      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.617 ; -54.995       ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -2.610 ; -303.448      ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -1.531 ; -149.592      ;
; USBBridge:inst|USBRDn                             ; 0.031  ; 0.000         ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.354  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:inst|USBRDn                             ; -3.185 ; -5.540        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -1.620 ; -70.513       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -1.396 ; -68.894       ;
; USBBridge:inst|USBRDn                             ; 1.450  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.285  ; -149.060      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.285  ; -41.120       ;
; clk_25mhz                                         ; 19.889  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.712 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.815 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.750     ; 4.063      ;
; -4.613 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.750     ; 3.861      ;
; -4.504 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.750     ; 3.752      ;
; -4.476 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.676     ; 3.798      ;
; -4.274 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.676     ; 3.596      ;
; -4.165 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.676     ; 3.487      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 5.009      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 5.009      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 5.009      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 5.009      ;
; -4.047 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.999      ;
; -4.047 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.999      ;
; -4.038 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.955      ;
; -4.038 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.955      ;
; -4.038 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.955      ;
; -3.955 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.666     ; 3.287      ;
; -3.955 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.666     ; 3.287      ;
; -3.937 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.666     ; 3.269      ;
; -3.937 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.666     ; 3.269      ;
; -3.898 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.811      ;
; -3.898 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.811      ;
; -3.898 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.811      ;
; -3.898 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.811      ;
; -3.898 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.811      ;
; -3.898 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.811      ;
; -3.898 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.811      ;
; -3.898 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.811      ;
; -3.895 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.807      ;
; -3.895 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.807      ;
; -3.895 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.807      ;
; -3.895 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.807      ;
; -3.883 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 4.803      ;
; -3.883 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 4.803      ;
; -3.883 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 4.803      ;
; -3.883 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 4.803      ;
; -3.883 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 4.803      ;
; -3.875 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.750     ; 3.123      ;
; -3.845 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.797      ;
; -3.845 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.797      ;
; -3.837 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.750     ; 3.085      ;
; -3.836 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.753      ;
; -3.836 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.753      ;
; -3.836 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.753      ;
; -3.830 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.676     ; 3.152      ;
; -3.817 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.731      ;
; -3.786 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.698      ;
; -3.786 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.698      ;
; -3.786 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.698      ;
; -3.786 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.698      ;
; -3.778 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.692      ;
; -3.778 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.692      ;
; -3.777 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.709      ;
; -3.777 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.709      ;
; -3.777 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.709      ;
; -3.777 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.709      ;
; -3.777 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.709      ;
; -3.777 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.709      ;
; -3.777 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.709      ;
; -3.777 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.709      ;
; -3.770 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.676     ; 3.092      ;
; -3.736 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.688      ;
; -3.736 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.688      ;
; -3.727 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.644      ;
; -3.727 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.644      ;
; -3.727 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.644      ;
; -3.717 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.630      ;
; -3.717 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.630      ;
; -3.717 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.630      ;
; -3.717 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.630      ;
; -3.717 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.630      ;
; -3.717 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.630      ;
; -3.717 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.630      ;
; -3.717 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.630      ;
; -3.697 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.649      ;
; -3.697 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.649      ;
; -3.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.609      ;
; -3.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.609      ;
; -3.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.609      ;
; -3.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.609      ;
; -3.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.609      ;
; -3.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.609      ;
; -3.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.609      ;
; -3.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.609      ;
; -3.693 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.666     ; 3.025      ;
; -3.693 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.666     ; 3.025      ;
; -3.681 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 4.601      ;
; -3.681 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 4.601      ;
; -3.681 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 4.601      ;
; -3.681 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 4.601      ;
; -3.681 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 4.601      ;
; -3.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.616      ;
; -3.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.616      ;
; -3.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.616      ;
; -3.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.616      ;
; -3.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.616      ;
; -3.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.616      ;
; -3.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.616      ;
; -3.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 4.616      ;
; -3.618 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.541      ;
; -3.618 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.541      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.617 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.195     ; 1.840      ;
; -2.034 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.157     ; 1.295      ;
; -1.773 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 1.017      ;
; -1.764 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 1.008      ;
; -1.763 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 1.007      ;
; -1.763 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 1.007      ;
; -1.762 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 1.006      ;
; -1.761 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 1.005      ;
; -1.761 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 1.005      ;
; -1.755 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.173     ; 1.000      ;
; -1.750 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.994      ;
; -1.749 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.993      ;
; -1.748 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.992      ;
; -1.748 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.992      ;
; -1.747 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.991      ;
; -1.747 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.991      ;
; -1.747 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.991      ;
; -1.746 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.990      ;
; -1.731 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.173     ; 0.976      ;
; -1.605 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.173     ; 0.850      ;
; -1.585 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.175     ; 0.828      ;
; -1.583 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.175     ; 0.826      ;
; -1.583 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.827      ;
; -1.583 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.827      ;
; -1.582 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.173     ; 0.827      ;
; -1.582 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.826      ;
; -1.581 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.173     ; 0.826      ;
; -1.570 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.173     ; 0.815      ;
; -1.570 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.173     ; 0.815      ;
; -1.569 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.813      ;
; -1.568 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.812      ;
; -1.568 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.174     ; 0.812      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                               ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; -2.610 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 4.314      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 4.298      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 4.298      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 4.298      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 4.298      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 4.298      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 4.298      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 4.298      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 4.298      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 4.298      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 4.298      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 4.298      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 4.290      ;
; -2.264 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.375      ; 5.577      ;
; -2.263 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.375      ; 5.576      ;
; -2.259 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.375      ; 5.572      ;
; -2.148 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.347      ; 5.433      ;
; -2.148 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.347      ; 5.433      ;
; -2.148 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.347      ; 5.433      ;
; -2.148 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.347      ; 5.433      ;
; -2.148 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.347      ; 5.433      ;
; -2.148 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.347      ; 5.433      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.137 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.366      ; 5.441      ;
; -2.134 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.414      ;
; -2.134 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.414      ;
; -2.134 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.414      ;
; -2.134 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.414      ;
; -2.134 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.414      ;
; -2.134 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.414      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.346      ; 5.410      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.406      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.406      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.406      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.346      ; 5.410      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.346      ; 5.410      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.406      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.406      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.406      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.406      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.342      ; 5.406      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.346      ; 5.410      ;
; -2.126 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.346      ; 5.410      ;
; -2.081 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.375      ; 5.394      ;
; -2.081 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.375      ; 5.394      ;
; -2.081 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.375      ; 5.394      ;
; -2.081 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.375      ; 5.394      ;
; -2.074 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.349      ; 5.361      ;
; -2.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.760      ;
; -2.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.760      ;
; -2.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.760      ;
; -2.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.760      ;
; -2.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.760      ;
; -2.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.760      ;
; -2.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.760      ;
; -2.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.760      ;
; -2.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.355      ; 5.311      ;
; -2.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.355      ; 5.311      ;
; -2.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.355      ; 5.311      ;
; -2.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.355      ; 5.311      ;
; -2.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.355      ; 5.311      ;
; -2.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.355      ; 5.311      ;
; -2.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.355      ; 5.311      ;
; -1.982 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.686      ;
; -1.982 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.686      ;
; -1.982 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.686      ;
; -1.982 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.686      ;
; -1.982 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.686      ;
; -1.982 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.686      ;
; -1.982 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.686      ;
; -1.972 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 3.691      ;
; -1.972 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 3.691      ;
; -1.972 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 3.691      ;
; -1.972 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.781      ; 3.691      ;
; -1.953 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.657      ;
; -1.953 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.766      ; 3.657      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.531 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.387      ; 3.374      ;
; -1.475 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; USBBridge:inst|DFFE_inst33                                                                            ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.387      ; 3.430      ;
; -1.413 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.395      ;
; -1.406 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.402      ;
; -1.233 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.557      ;
; -1.233 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.557      ;
; -1.233 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.557      ;
; -1.233 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.557      ;
; -1.233 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.557      ;
; -1.233 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.557      ;
; -1.233 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.557      ;
; -1.233 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.557      ;
; -1.233 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.557      ;
; -1.225 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.593      ;
; -1.223 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.576      ; 6.569      ;
; -1.212 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.595      ;
; -1.208 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.599      ;
; -1.208 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.599      ;
; -1.177 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.594      ; 6.633      ;
; -1.126 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.692      ;
; -1.110 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.697      ;
; -1.108 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.589      ; 6.697      ;
; -1.107 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.577      ; 6.686      ;
; -1.099 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.589      ; 6.706      ;
; -1.093 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.714      ;
; -1.091 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.716      ;
; -1.089 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.718      ;
; -1.082 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.725      ;
; -1.082 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.594      ; 6.728      ;
; -1.081 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.585      ; 6.720      ;
; -1.077 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.576      ; 6.715      ;
; -1.075 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.589      ; 6.730      ;
; -1.068 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.750      ;
; -1.066 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.752      ;
; -1.064 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.754      ;
; -1.064 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.754      ;
; -1.063 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.755      ;
; -1.063 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.755      ;
; -1.063 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.755      ;
; -1.063 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.755      ;
; -1.062 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.756      ;
; -1.062 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.756      ;
; -1.060 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.758      ;
; -1.060 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.576      ; 6.732      ;
; -1.060 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.758      ;
; -1.056 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.738      ;
; -1.054 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.740      ;
; -1.053 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.741      ;
; -1.051 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.743      ;
; -1.050 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.744      ;
; -1.050 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.744      ;
; -1.050 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.744      ;
; -1.049 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.745      ;
; -1.038 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.579      ; 6.757      ;
; -1.036 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.579      ; 6.759      ;
; -1.020 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.589      ; 6.785      ;
; -1.017 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.387      ; 3.388      ;
; -1.009 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.612      ; 6.819      ;
; -1.008 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.612      ; 6.820      ;
; -1.007 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.612      ; 6.821      ;
; -1.004 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.612      ; 6.824      ;
; -1.002 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.806      ;
; -0.999 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.579      ; 6.796      ;
; -0.995 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.813      ;
; -0.981 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.589      ; 6.824      ;
; -0.981 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.576      ; 6.811      ;
; -0.977 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.831      ;
; -0.975 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.833      ;
; -0.975 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.832      ;
; -0.974 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.833      ;
; -0.971 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.589      ; 6.834      ;
; -0.971 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.589      ; 6.834      ;
; -0.971 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.589      ; 6.834      ;
; -0.969 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.576      ; 6.823      ;
; -0.969 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.839      ;
; -0.960 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.579      ; 6.835      ;
; -0.958 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.576      ; 6.834      ;
; -0.957 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.594      ; 6.853      ;
; -0.955 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.576      ; 6.837      ;
; -0.954 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.854      ;
; -0.954 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.854      ;
; -0.954 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.854      ;
; -0.954 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.854      ;
; -0.954 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.854      ;
; -0.954 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.592      ; 6.854      ;
; -0.952 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.579      ; 6.843      ;
; -0.943 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; USBBridge:inst|DFFE_inst33                                                                            ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.387      ; 3.462      ;
; -0.942 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.582      ; 6.856      ;
; -0.942 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.594      ; 6.868      ;
; -0.941 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.582      ; 6.857      ;
; -0.938 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.582      ; 6.860      ;
; -0.936 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.576      ; 6.856      ;
; -0.936 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.582      ; 6.862      ;
; -0.935 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.582      ; 6.863      ;
; -0.932 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.579      ; 6.863      ;
; -0.932 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.579      ; 6.863      ;
; -0.932 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.579      ; 6.863      ;
; -0.932 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.579      ; 6.863      ;
; -0.932 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.579      ; 6.863      ;
; -0.932 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.579      ; 6.863      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.031 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.033      ; 3.330      ;
; 0.031 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.033      ; 3.330      ;
; 0.031 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.033      ; 3.330      ;
; 0.031 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.033      ; 3.330      ;
; 0.031 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.033      ; 3.330      ;
; 0.031 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.033      ; 3.330      ;
; 0.031 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.033      ; 3.330      ;
; 0.031 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.033      ; 3.330      ;
; 0.438 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 3.722      ;
; 0.438 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 3.722      ;
; 0.438 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 3.722      ;
; 0.438 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 3.722      ;
; 0.438 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 3.722      ;
; 0.438 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 3.722      ;
; 0.438 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 3.722      ;
; 0.438 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 3.722      ;
; 0.568 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 3.854      ;
; 0.568 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 3.854      ;
; 0.568 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 3.854      ;
; 0.568 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 3.854      ;
; 0.568 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 3.854      ;
; 0.568 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 3.854      ;
; 0.568 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 3.854      ;
; 0.578 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.030      ; 3.874      ;
; 0.578 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.030      ; 3.874      ;
; 0.578 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.030      ; 3.874      ;
; 0.578 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.030      ; 3.874      ;
; 0.578 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.030      ; 3.874      ;
; 0.578 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.030      ; 3.874      ;
; 0.581 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 3.865      ;
; 0.581 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 3.865      ;
; 0.581 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 3.865      ;
; 0.609 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.029      ; 3.904      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.028      ; 3.916      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.028      ; 3.916      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.028      ; 3.916      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.028      ; 3.916      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.028      ; 3.916      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.028      ; 3.916      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.028      ; 3.916      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.028      ; 3.916      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.060      ; 3.971      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.060      ; 3.971      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.060      ; 3.971      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.060      ; 3.971      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.060      ; 3.971      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.060      ; 3.971      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.060      ; 3.971      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.060      ; 3.971      ;
; 0.728 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.021      ; 4.015      ;
; 0.728 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.021      ; 4.015      ;
; 0.740 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.026      ;
; 0.740 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.026      ;
; 0.740 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.026      ;
; 0.740 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.026      ;
; 0.740 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.026      ;
; 0.740 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.026      ;
; 0.740 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.026      ;
; 0.740 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.026      ;
; 0.791 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.077      ;
; 0.798 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.103      ;
; 0.798 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.103      ;
; 0.798 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.103      ;
; 0.798 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.103      ;
; 0.798 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.103      ;
; 0.798 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.103      ;
; 0.798 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.103      ;
; 0.798 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.103      ;
; 0.836 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 4.120      ;
; 0.836 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 4.120      ;
; 0.878 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.026      ; 4.170      ;
; 0.878 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.026      ; 4.170      ;
; 0.878 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.026      ; 4.170      ;
; 0.878 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.026      ; 4.170      ;
; 0.878 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.026      ; 4.170      ;
; 0.886 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.191      ;
; 0.886 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.191      ;
; 0.886 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.191      ;
; 0.886 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.191      ;
; 0.886 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.191      ;
; 0.886 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.039      ; 4.191      ;
; 0.915 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.201      ;
; 0.915 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.201      ;
; 0.915 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.201      ;
; 0.915 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.201      ;
; 0.915 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.201      ;
; 0.915 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.201      ;
; 0.915 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.201      ;
; 0.915 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.020      ; 4.201      ;
; 0.997 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.024      ; 4.287      ;
; 0.997 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.024      ; 4.287      ;
; 0.997 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.024      ; 4.287      ;
; 1.015 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.060      ; 4.341      ;
; 1.015 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.060      ; 4.341      ;
; 1.030 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 4.314      ;
; 1.030 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 4.314      ;
; 1.030 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 4.314      ;
; 1.030 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.018      ; 4.314      ;
; 1.069 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.019      ; 4.354      ;
; 1.069 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.019      ; 4.354      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.354 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.717      ;
; 1.355 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.718      ;
; 1.357 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.719      ;
; 1.358 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.720      ;
; 1.358 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.720      ;
; 1.362 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.725      ;
; 1.362 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.725      ;
; 1.363 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.726      ;
; 1.364 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.726      ;
; 1.364 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.726      ;
; 1.364 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.726      ;
; 1.365 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.727      ;
; 1.385 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.747      ;
; 1.480 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.842      ;
; 1.503 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.865      ;
; 1.524 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.887      ;
; 1.524 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.887      ;
; 1.525 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.888      ;
; 1.526 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.888      ;
; 1.526 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.889      ;
; 1.527 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.890      ;
; 1.528 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.891      ;
; 1.528 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.890      ;
; 1.534 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.896      ;
; 1.534 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.896      ;
; 1.534 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.896      ;
; 1.534 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.896      ;
; 1.535 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 0.898      ;
; 1.536 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.898      ;
; 1.551 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 0.913      ;
; 1.821 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.387     ; 1.200      ;
; 2.341 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.423     ; 1.684      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -3.185 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -1.522     ; 2.581      ;
; -2.355 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -1.523     ; 1.750      ;
; -1.363 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 2.289      ;
; -0.989 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 1.915      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                               ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; -1.620 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.351      ; 4.909      ;
; -1.620 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.351      ; 4.909      ;
; -1.620 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.351      ; 4.909      ;
; -1.620 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.351      ; 4.909      ;
; -1.620 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.351      ; 4.909      ;
; -1.620 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.351      ; 4.909      ;
; -1.620 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.351      ; 4.909      ;
; -1.620 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.351      ; 4.909      ;
; -1.620 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.351      ; 4.909      ;
; -1.485 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.367      ; 4.790      ;
; -1.485 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.367      ; 4.790      ;
; -1.485 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.367      ; 4.790      ;
; -1.485 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.367      ; 4.790      ;
; -1.485 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.367      ; 4.790      ;
; -1.485 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.367      ; 4.790      ;
; -1.485 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.367      ; 4.790      ;
; -1.436 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.138      ;
; -1.436 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.138      ;
; -1.436 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.138      ;
; -1.436 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.138      ;
; -1.436 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.138      ;
; -1.436 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.138      ;
; -1.436 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.138      ;
; -1.436 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.138      ;
; -1.436 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.138      ;
; -1.307 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.358      ; 4.603      ;
; -1.307 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.358      ; 4.603      ;
; -1.307 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.358      ; 4.603      ;
; -1.307 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.358      ; 4.603      ;
; -1.307 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.358      ; 4.603      ;
; -1.266 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.780      ; 2.984      ;
; -1.266 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.780      ; 2.984      ;
; -1.266 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.780      ; 2.984      ;
; -1.266 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.780      ; 2.984      ;
; -1.266 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.780      ; 2.984      ;
; -1.266 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.780      ; 2.984      ;
; -1.266 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.780      ; 2.984      ;
; -1.253 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.427      ; 4.618      ;
; -1.253 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.427      ; 4.618      ;
; -1.253 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.427      ; 4.618      ;
; -1.253 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.427      ; 4.618      ;
; -1.253 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.427      ; 4.618      ;
; -1.253 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.427      ; 4.618      ;
; -1.253 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.427      ; 4.618      ;
; -1.253 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.427      ; 4.618      ;
; -1.253 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.427      ; 4.618      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.771      ; 2.832      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.771      ; 2.832      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.771      ; 2.832      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.771      ; 2.832      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.771      ; 2.832      ;
; -1.079 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.371      ;
; -1.079 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.371      ;
; -1.079 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.371      ;
; -1.079 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.371      ;
; -1.079 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.371      ;
; -1.079 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.371      ;
; -1.072 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.443      ; 4.453      ;
; -1.072 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.443      ; 4.453      ;
; -1.072 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.443      ; 4.453      ;
; -1.072 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.443      ; 4.453      ;
; -1.072 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.443      ; 4.453      ;
; -1.072 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.443      ; 4.453      ;
; -1.072 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.443      ; 4.453      ;
; -1.060 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.352      ;
; -1.060 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.352      ;
; -1.060 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.352      ;
; -1.060 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.352      ;
; -1.060 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.352      ;
; -1.060 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.352      ;
; -1.060 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.352      ;
; -1.060 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.354      ; 4.352      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.027 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.378      ; 4.343      ;
; -1.011 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.387      ; 4.336      ;
; -1.011 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.387      ; 4.336      ;
; -1.011 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.387      ; 4.336      ;
; -1.011 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.387      ; 4.336      ;
; -1.011 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.387      ; 4.336      ;
; -1.011 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.387      ; 4.336      ;
; -1.011 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.387      ; 4.336      ;
; -1.006 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.361      ; 4.305      ;
; -0.940 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.434      ; 4.312      ;
; -0.940 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.434      ; 4.312      ;
; -0.940 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.434      ; 4.312      ;
; -0.940 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.434      ; 4.312      ;
; -0.940 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.434      ; 4.312      ;
; -0.895 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 2.600      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.396 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.612      ; 6.432      ;
; -1.396 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.612      ; 6.432      ;
; -1.396 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.612      ; 6.432      ;
; -1.396 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.612      ; 6.432      ;
; -1.396 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.612      ; 6.432      ;
; -1.396 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.612      ; 6.432      ;
; -1.396 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.612      ; 6.432      ;
; -1.395 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.585      ; 6.406      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.602      ; 6.442      ;
; -1.343 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.451      ;
; -1.343 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.451      ;
; -1.343 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.451      ;
; -1.343 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.451      ;
; -1.343 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.451      ;
; -1.343 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.451      ;
; -1.343 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.451      ;
; -1.343 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.578      ; 6.451      ;
; -1.323 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.577      ; 6.470      ;
; -1.323 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.577      ; 6.470      ;
; -1.323 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.577      ; 6.470      ;
; -1.323 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.577      ; 6.470      ;
; -1.323 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.577      ; 6.470      ;
; -1.323 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.577      ; 6.470      ;
; -1.106 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.582      ; 6.692      ;
; -1.106 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.582      ; 6.692      ;
; -1.106 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.582      ; 6.692      ;
; -1.106 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.582      ; 6.692      ;
; -1.106 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.582      ; 6.692      ;
; -0.979 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.828      ;
; -0.979 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.828      ;
; -0.979 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.828      ;
; -0.979 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.828      ;
; -0.979 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.828      ;
; -0.979 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.828      ;
; -0.979 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.591      ; 6.828      ;
; -0.804 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.986      ;
; -0.804 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.986      ;
; -0.804 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.986      ;
; -0.804 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.986      ;
; -0.804 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.986      ;
; -0.804 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.986      ;
; -0.804 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.986      ;
; -0.804 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.986      ;
; -0.804 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.574      ; 6.986      ;
; -0.081 ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                   ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.523      ; 1.728      ;
; -0.081 ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst33                                                                            ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.523      ; 1.728      ;
; 0.267  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.154      ; 3.707      ;
; 0.267  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.154      ; 3.707      ;
; 0.267  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.154      ; 3.707      ;
; 0.267  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.154      ; 3.707      ;
; 0.267  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.154      ; 3.707      ;
; 0.267  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.154      ; 3.707      ;
; 0.267  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.154      ; 3.707      ;
; 0.268  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.127      ; 3.681      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.144      ; 3.717      ;
; 0.313  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.120      ; 3.719      ;
; 0.313  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.120      ; 3.719      ;
; 0.313  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.120      ; 3.719      ;
; 0.313  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.120      ; 3.719      ;
; 0.313  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.120      ; 3.719      ;
; 0.313  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.120      ; 3.719      ;
; 0.313  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.120      ; 3.719      ;
; 0.313  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.120      ; 3.719      ;
; 0.333  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst23                                                                            ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.522      ; 2.141      ;
; 0.333  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                   ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.522      ; 2.141      ;
; 0.340  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.119      ; 3.745      ;
; 0.340  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.119      ; 3.745      ;
; 0.340  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.119      ; 3.745      ;
; 0.340  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.119      ; 3.745      ;
; 0.340  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.119      ; 3.745      ;
; 0.340  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.119      ; 3.745      ;
; 0.557  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.124      ; 3.967      ;
; 0.557  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.124      ; 3.967      ;
; 0.557  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.124      ; 3.967      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.450 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.072      ; 1.728      ;
; 1.864 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.071      ; 2.141      ;
; 2.101 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.767     ; 1.600      ;
; 2.955 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.768     ; 2.453      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                     ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.178  ; 0.398        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.178  ; 0.398        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.178  ; 0.398        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.178  ; 0.398        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.178  ; 0.398        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.178  ; 0.398        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.178  ; 0.398        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.178  ; 0.398        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.178  ; 0.398        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.179  ; 0.399        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.179  ; 0.399        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.409  ; 0.597        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.409  ; 0.597        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.409  ; 0.597        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.409  ; 0.597        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.895 ; 19.895       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.912 ; 19.912       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.087 ; 20.087       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.105 ; 20.105       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.109 ; 20.109       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.109 ; 20.109       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 499.712 ; 499.932      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst35                                                                                       ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                   ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                   ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                   ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                   ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                   ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                   ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                   ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                   ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                   ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                   ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                    ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[0]                                                   ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[1]                                                   ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[2]                                                   ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[3]                                                   ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[4]                                                   ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[5]                                                   ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[6]                                                   ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[7]                                                   ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0] ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.620 ; 5.085 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 4.037 ; 4.512 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 4.304 ; 4.690 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 2.818 ; 3.179 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 3.508 ; 3.895 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 4.620 ; 5.085 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.935 ; 3.277 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 3.607 ; 3.886 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 4.070 ; 4.467 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; 6.067 ; 6.521 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.331 ; 6.799 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -1.301 ; -1.620 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -1.462 ; -1.865 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -1.301 ; -1.620 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -1.440 ; -1.764 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -1.911 ; -2.316 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -1.565 ; -1.956 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -1.608 ; -1.984 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -1.393 ; -1.756 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -1.678 ; -2.032 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; -5.417 ; -5.862 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -5.661 ; -6.111 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 10.315 ; 10.331 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 10.315 ; 10.331 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 8.436  ; 8.426  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 16.605 ; 16.675 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 14.959 ; 14.790 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 14.289 ; 14.185 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 15.189 ; 15.088 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 15.501 ; 15.488 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 14.880 ; 14.715 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 14.929 ; 14.795 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 15.694 ; 15.545 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 16.605 ; 16.675 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.923  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.905  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.866 ; 14.853 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.108 ; 12.978 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.281 ; 12.187 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.747 ; 11.631 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.866 ; 14.853 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.306 ; 12.174 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.171 ; 13.027 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.678 ; 14.673 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.566 ; 13.542 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ;        ; 7.809  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ;        ; 7.809  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 6.252  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 13.396 ; 13.273 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 11.993 ; 9.772  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 9.831  ; 9.832  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 13.396 ; 13.273 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 12.852 ; 12.854 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.718  ; 9.619  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 9.705  ; 9.555  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 10.171 ; 10.053 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 11.236 ; 11.292 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 9.079  ; 9.097  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 9.079  ; 9.097  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 6.310  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 17.808 ; 17.796 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 16.897 ; 16.882 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 13.901 ; 13.878 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 11.813 ; 11.758 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 12.055 ; 12.067 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 17.808 ; 17.796 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 16.977 ; 16.638 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.743  ; 7.691  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.333  ; 7.290  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.163  ; 4.178  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 7.680  ; 7.697  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 9.067  ; 9.191  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 7.680  ; 7.697  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.400  ; 8.356  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 9.117  ; 9.025  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 8.400  ; 8.356  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 9.787  ; 9.705  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 9.528  ; 9.595  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 9.326  ; 9.245  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.707  ; 8.576  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 9.055  ; 8.955  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 9.192  ; 9.196  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.814  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.796  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.572  ; 9.469  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.297 ; 10.152 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.063 ; 9.962  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.572  ; 9.469  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.906 ; 11.872 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.642 ; 10.510 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.738 ; 10.585 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.734  ; 9.699  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.517 ; 11.504 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ;        ; 5.678  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ;        ; 7.172  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.678  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 7.086  ; 6.979  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.248  ; 7.186  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.234  ; 7.122  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 7.379  ; 7.291  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 8.076  ; 8.114  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 7.086  ; 7.025  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.087  ; 6.979  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.503  ; 7.426  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.552  ; 8.588  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.721  ; 8.371  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 7.108  ; 8.371  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.721  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.025  ; 6.057  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.274  ; 6.301  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 6.279  ; 6.287  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.279  ; 6.287  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.025  ; 6.057  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.040  ; 6.069  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.346  ; 6.376  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 6.685  ; 6.715  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 6.300  ; 6.324  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 3.724  ; 3.737  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 5.805 ; 5.685 ; 6.001 ; 6.001 ;
; mode_usb_n ; usb_d[1]    ; 5.784 ; 5.666 ; 6.000 ; 6.000 ;
; mode_usb_n ; usb_d[2]    ; 5.784 ; 5.666 ; 6.000 ; 6.000 ;
; mode_usb_n ; usb_d[3]    ; 5.563 ; 5.443 ; 5.742 ; 5.742 ;
; mode_usb_n ; usb_d[4]    ; 5.563 ; 5.443 ; 5.758 ; 5.758 ;
; mode_usb_n ; usb_d[5]    ; 5.881 ; 5.763 ; 6.071 ; 6.071 ;
; mode_usb_n ; usb_d[6]    ; 6.233 ; 6.115 ; 6.424 ; 6.424 ;
; mode_usb_n ; usb_d[7]    ; 5.823 ; 5.705 ; 6.023 ; 6.023 ;
; mode_usb_n ; usb_rdn     ; 4.531 ; 4.531 ; 4.731 ; 4.611 ;
; mode_usb_n ; usb_wr      ; 4.837 ; 4.837 ; 4.965 ; 4.847 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 5.334 ; 5.334 ; 5.528 ; 5.560 ;
; mode_usb_n ; usb_d[1]    ; 5.320 ; 5.320 ; 5.533 ; 5.563 ;
; mode_usb_n ; usb_d[2]    ; 5.320 ; 5.320 ; 5.533 ; 5.563 ;
; mode_usb_n ; usb_d[3]    ; 5.102 ; 5.102 ; 5.279 ; 5.311 ;
; mode_usb_n ; usb_d[4]    ; 5.102 ; 5.102 ; 5.294 ; 5.326 ;
; mode_usb_n ; usb_d[5]    ; 5.413 ; 5.413 ; 5.600 ; 5.630 ;
; mode_usb_n ; usb_d[6]    ; 5.751 ; 5.751 ; 5.939 ; 5.969 ;
; mode_usb_n ; usb_d[7]    ; 5.357 ; 5.357 ; 5.554 ; 5.584 ;
; mode_usb_n ; usb_rdn     ; 4.113 ; 4.145 ; 4.310 ; 4.310 ;
; mode_usb_n ; usb_wr      ; 4.412 ; 4.442 ; 4.539 ; 4.539 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 60.98 MHz  ; 60.98 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 188.64 MHz ; 188.64 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:inst|USBRDn                             ; -4.301 ; -357.333      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.436 ; -51.612       ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -2.330 ; -271.399      ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -1.380 ; -134.505      ;
; USBBridge:inst|USBRDn                             ; 0.160  ; 0.000         ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.382  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:inst|USBRDn                             ; -2.908 ; -5.005        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -1.436 ; -60.928       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -1.264 ; -62.949       ;
; USBBridge:inst|USBRDn                             ; 1.317  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.285  ; -149.060      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.285  ; -41.120       ;
; clk_25mhz                                         ; 19.862  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.592 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.301 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.561     ; 3.739      ;
; -4.127 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.561     ; 3.565      ;
; -4.064 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.561     ; 3.502      ;
; -3.985 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.499     ; 3.485      ;
; -3.811 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.499     ; 3.311      ;
; -3.748 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.499     ; 3.248      ;
; -3.707 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.630      ;
; -3.707 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.630      ;
; -3.707 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.630      ;
; -3.707 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.630      ;
; -3.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.623      ;
; -3.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.623      ;
; -3.654 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.581      ;
; -3.654 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.581      ;
; -3.654 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.581      ;
; -3.533 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.456      ;
; -3.533 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.456      ;
; -3.533 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.456      ;
; -3.533 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.456      ;
; -3.512 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.436      ;
; -3.512 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.436      ;
; -3.512 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.436      ;
; -3.512 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.436      ;
; -3.512 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.436      ;
; -3.512 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.436      ;
; -3.512 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.436      ;
; -3.512 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.436      ;
; -3.500 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 4.428      ;
; -3.500 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 4.428      ;
; -3.500 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 4.428      ;
; -3.500 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 4.428      ;
; -3.500 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 4.428      ;
; -3.497 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.490     ; 3.006      ;
; -3.497 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.490     ; 3.006      ;
; -3.490 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.449      ;
; -3.490 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.449      ;
; -3.480 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.407      ;
; -3.480 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.407      ;
; -3.480 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.407      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.393      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.393      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.393      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.393      ;
; -3.439 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.490     ; 2.948      ;
; -3.439 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.490     ; 2.948      ;
; -3.439 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 4.364      ;
; -3.431 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.561     ; 2.869      ;
; -3.427 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.386      ;
; -3.427 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.386      ;
; -3.417 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.344      ;
; -3.417 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.344      ;
; -3.417 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.344      ;
; -3.395 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 4.320      ;
; -3.395 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 4.320      ;
; -3.394 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.333      ;
; -3.394 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.333      ;
; -3.394 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.333      ;
; -3.394 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.333      ;
; -3.394 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.333      ;
; -3.394 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.333      ;
; -3.394 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.333      ;
; -3.394 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.333      ;
; -3.391 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.561     ; 2.829      ;
; -3.381 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.499     ; 2.881      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.262      ;
; -3.333 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.499     ; 2.833      ;
; -3.326 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 4.254      ;
; -3.326 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 4.254      ;
; -3.326 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 4.254      ;
; -3.326 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 4.254      ;
; -3.326 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 4.254      ;
; -3.320 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.279      ;
; -3.320 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.279      ;
; -3.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.261      ;
; -3.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.261      ;
; -3.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.261      ;
; -3.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.261      ;
; -3.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.261      ;
; -3.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.261      ;
; -3.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.261      ;
; -3.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 4.261      ;
; -3.275 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.199      ;
; -3.275 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.199      ;
; -3.275 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.199      ;
; -3.275 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.199      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.436 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.179     ; 1.676      ;
; -1.894 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.146     ; 1.167      ;
; -1.668 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 0.927      ;
; -1.660 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 0.919      ;
; -1.659 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 0.918      ;
; -1.658 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.918      ;
; -1.658 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 0.917      ;
; -1.657 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 0.916      ;
; -1.657 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 0.916      ;
; -1.646 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.906      ;
; -1.646 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.906      ;
; -1.646 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 0.905      ;
; -1.645 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.905      ;
; -1.643 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 0.902      ;
; -1.643 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.903      ;
; -1.643 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.903      ;
; -1.643 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.903      ;
; -1.641 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.901      ;
; -1.620 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.880      ;
; -1.505 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.765      ;
; -1.488 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.161     ; 0.746      ;
; -1.484 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.161     ; 0.742      ;
; -1.484 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.744      ;
; -1.484 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 0.743      ;
; -1.483 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.743      ;
; -1.482 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 0.741      ;
; -1.482 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.742      ;
; -1.473 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.733      ;
; -1.473 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.733      ;
; -1.472 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 0.731      ;
; -1.470 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.730      ;
; -1.469 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 0.729      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                               ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; -2.330 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 4.033      ;
; -2.317 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 4.023      ;
; -2.317 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 4.023      ;
; -2.317 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 4.023      ;
; -2.317 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 4.023      ;
; -2.317 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 4.023      ;
; -2.317 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 4.023      ;
; -2.317 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 4.023      ;
; -2.317 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 4.023      ;
; -2.317 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 4.023      ;
; -2.317 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 4.023      ;
; -2.317 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.767      ; 4.023      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.776      ; 4.015      ;
; -2.060 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 5.201      ;
; -2.058 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 5.199      ;
; -2.057 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 5.198      ;
; -1.960 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.177      ; 5.076      ;
; -1.960 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.177      ; 5.076      ;
; -1.960 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.177      ; 5.076      ;
; -1.960 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.177      ; 5.076      ;
; -1.960 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.177      ; 5.076      ;
; -1.960 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.177      ; 5.076      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 5.079      ;
; -1.935 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.174      ; 5.048      ;
; -1.935 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.174      ; 5.048      ;
; -1.935 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.174      ; 5.048      ;
; -1.935 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.174      ; 5.048      ;
; -1.935 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.174      ; 5.048      ;
; -1.935 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.174      ; 5.048      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.178      ; 5.048      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.175      ; 5.045      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.175      ; 5.045      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.175      ; 5.045      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.178      ; 5.048      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.178      ; 5.048      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.175      ; 5.045      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.175      ; 5.045      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.175      ; 5.045      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.175      ; 5.045      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.175      ; 5.045      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.178      ; 5.048      ;
; -1.931 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.178      ; 5.048      ;
; -1.893 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 5.034      ;
; -1.893 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 5.034      ;
; -1.893 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 5.034      ;
; -1.893 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 5.034      ;
; -1.875 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.182      ; 4.996      ;
; -1.839 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.962      ;
; -1.839 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.962      ;
; -1.839 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.962      ;
; -1.839 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.962      ;
; -1.839 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.962      ;
; -1.839 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.962      ;
; -1.839 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.962      ;
; -1.807 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.510      ;
; -1.807 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.510      ;
; -1.807 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.510      ;
; -1.807 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.510      ;
; -1.807 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.510      ;
; -1.807 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.510      ;
; -1.807 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.510      ;
; -1.807 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.510      ;
; -1.746 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.449      ;
; -1.746 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.449      ;
; -1.746 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.449      ;
; -1.746 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.449      ;
; -1.746 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.449      ;
; -1.746 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.449      ;
; -1.746 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.449      ;
; -1.743 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.775      ; 3.457      ;
; -1.743 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.775      ; 3.457      ;
; -1.743 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.775      ; 3.457      ;
; -1.743 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.775      ; 3.457      ;
; -1.723 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.426      ;
; -1.723 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.764      ; 3.426      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.380 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.045      ; 3.149      ;
; -1.319 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; USBBridge:inst|DFFE_inst33                                                                            ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.045      ; 3.210      ;
; -1.294 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 5.652      ;
; -1.294 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 5.652      ;
; -1.110 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 5.821      ;
; -1.110 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 5.821      ;
; -1.110 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 5.821      ;
; -1.110 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 5.821      ;
; -1.110 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 5.821      ;
; -1.110 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 5.821      ;
; -1.110 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 5.821      ;
; -1.110 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 5.821      ;
; -1.110 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 5.821      ;
; -1.106 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.732      ; 5.827      ;
; -1.101 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.853      ;
; -1.086 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 5.858      ;
; -1.082 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 5.862      ;
; -1.082 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 5.862      ;
; -1.060 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.747      ; 5.888      ;
; -1.024 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.930      ;
; -1.011 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.744      ; 5.934      ;
; -1.006 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.742      ; 5.937      ;
; -0.998 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.742      ; 5.945      ;
; -0.996 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.732      ; 5.937      ;
; -0.990 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.744      ; 5.955      ;
; -0.986 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.744      ; 5.959      ;
; -0.982 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.741      ; 5.960      ;
; -0.974 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 5.970      ;
; -0.972 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 5.972      ;
; -0.970 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.732      ; 5.963      ;
; -0.963 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.742      ; 5.980      ;
; -0.963 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.747      ; 5.985      ;
; -0.955 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.732      ; 5.978      ;
; -0.949 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.005      ;
; -0.949 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.045      ; 3.080      ;
; -0.948 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.987      ;
; -0.947 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.007      ;
; -0.945 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.990      ;
; -0.945 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.009      ;
; -0.945 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.009      ;
; -0.944 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.991      ;
; -0.944 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.010      ;
; -0.944 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.010      ;
; -0.944 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.010      ;
; -0.944 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.010      ;
; -0.944 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.010      ;
; -0.943 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.011      ;
; -0.942 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.993      ;
; -0.942 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.993      ;
; -0.941 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.994      ;
; -0.941 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.994      ;
; -0.941 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.013      ;
; -0.941 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 6.013      ;
; -0.940 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.742      ; 6.003      ;
; -0.940 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.995      ;
; -0.934 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.735      ; 6.002      ;
; -0.932 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.735      ; 6.004      ;
; -0.918 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.763      ; 6.046      ;
; -0.915 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.763      ; 6.049      ;
; -0.914 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.763      ; 6.050      ;
; -0.911 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.763      ; 6.053      ;
; -0.909 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.735      ; 6.027      ;
; -0.907 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.742      ; 6.036      ;
; -0.899 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; USBBridge:inst|DFFE_inst33                                                                            ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.045      ; 3.130      ;
; -0.896 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 6.050      ;
; -0.894 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 6.052      ;
; -0.890 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.732      ; 6.043      ;
; -0.888 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.732      ; 6.045      ;
; -0.882 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 6.064      ;
; -0.878 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 6.068      ;
; -0.878 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 6.066      ;
; -0.878 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 6.066      ;
; -0.874 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 6.072      ;
; -0.873 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.735      ; 6.063      ;
; -0.872 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 6.074      ;
; -0.868 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.732      ; 6.065      ;
; -0.866 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.732      ; 6.067      ;
; -0.856 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.737      ; 6.082      ;
; -0.855 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.735      ; 6.081      ;
; -0.855 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.737      ; 6.083      ;
; -0.854 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 6.092      ;
; -0.854 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 6.092      ;
; -0.854 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 6.092      ;
; -0.854 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 6.092      ;
; -0.854 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.745      ; 6.092      ;
; -0.853 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.737      ; 6.085      ;
; -0.851 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.735      ; 6.085      ;
; -0.851 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.735      ; 6.085      ;
; -0.851 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.735      ; 6.085      ;
; -0.851 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.735      ; 6.085      ;
; -0.851 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.735      ; 6.085      ;
; -0.851 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.735      ; 6.085      ;
; -0.851 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.742      ; 6.092      ;
; -0.851 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.742      ; 6.092      ;
; -0.851 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.742      ; 6.092      ;
; -0.850 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.737      ; 6.088      ;
; -0.849 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.737      ; 6.089      ;
; -0.844 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.732      ; 6.089      ;
; -0.837 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 6.098      ;
; -0.837 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 6.098      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.160 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.620      ; 3.031      ;
; 0.160 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.620      ; 3.031      ;
; 0.160 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.620      ; 3.031      ;
; 0.160 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.620      ; 3.031      ;
; 0.160 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.620      ; 3.031      ;
; 0.160 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.620      ; 3.031      ;
; 0.160 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.620      ; 3.031      ;
; 0.160 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.620      ; 3.031      ;
; 0.514 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.373      ;
; 0.514 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.373      ;
; 0.514 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.373      ;
; 0.514 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.373      ;
; 0.514 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.373      ;
; 0.514 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.373      ;
; 0.514 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.373      ;
; 0.514 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.373      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.610      ; 3.483      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.610      ; 3.483      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.610      ; 3.483      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.610      ; 3.483      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.610      ; 3.483      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.610      ; 3.483      ;
; 0.622 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.610      ; 3.483      ;
; 0.626 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.617      ; 3.494      ;
; 0.626 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.617      ; 3.494      ;
; 0.626 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.617      ; 3.494      ;
; 0.626 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.617      ; 3.494      ;
; 0.626 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.617      ; 3.494      ;
; 0.626 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.617      ; 3.494      ;
; 0.635 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.494      ;
; 0.635 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.494      ;
; 0.635 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.494      ;
; 0.662 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.617      ; 3.530      ;
; 0.672 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.616      ; 3.539      ;
; 0.672 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.616      ; 3.539      ;
; 0.672 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.616      ; 3.539      ;
; 0.672 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.616      ; 3.539      ;
; 0.672 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.616      ; 3.539      ;
; 0.672 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.616      ; 3.539      ;
; 0.672 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.616      ; 3.539      ;
; 0.672 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.616      ; 3.539      ;
; 0.694 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.646      ; 3.591      ;
; 0.694 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.646      ; 3.591      ;
; 0.694 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.646      ; 3.591      ;
; 0.694 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.646      ; 3.591      ;
; 0.694 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.646      ; 3.591      ;
; 0.694 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.646      ; 3.591      ;
; 0.694 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.646      ; 3.591      ;
; 0.694 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.646      ; 3.591      ;
; 0.763 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.611      ; 3.625      ;
; 0.763 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.611      ; 3.625      ;
; 0.823 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.683      ;
; 0.823 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.683      ;
; 0.823 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.683      ;
; 0.823 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.683      ;
; 0.823 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.683      ;
; 0.823 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.683      ;
; 0.823 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.683      ;
; 0.823 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.683      ;
; 0.834 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.610      ; 3.695      ;
; 0.848 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.724      ;
; 0.848 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.724      ;
; 0.848 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.724      ;
; 0.848 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.724      ;
; 0.848 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.724      ;
; 0.848 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.724      ;
; 0.848 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.724      ;
; 0.848 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.724      ;
; 0.849 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.708      ;
; 0.849 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.708      ;
; 0.890 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.766      ;
; 0.890 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.766      ;
; 0.890 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.766      ;
; 0.890 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.766      ;
; 0.890 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.766      ;
; 0.890 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.625      ; 3.766      ;
; 0.927 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.614      ; 3.792      ;
; 0.927 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.614      ; 3.792      ;
; 0.927 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.614      ; 3.792      ;
; 0.927 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.614      ; 3.792      ;
; 0.927 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.614      ; 3.792      ;
; 0.950 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.810      ;
; 0.950 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.810      ;
; 0.950 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.810      ;
; 0.950 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.810      ;
; 0.950 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.810      ;
; 0.950 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.810      ;
; 0.950 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.810      ;
; 0.950 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.810      ;
; 0.995 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.613      ; 3.859      ;
; 0.995 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.613      ; 3.859      ;
; 0.995 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.613      ; 3.859      ;
; 1.020 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.879      ;
; 1.020 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.879      ;
; 1.020 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.879      ;
; 1.020 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.608      ; 3.879      ;
; 1.030 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.646      ; 3.927      ;
; 1.030 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.646      ; 3.927      ;
; 1.068 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.928      ;
; 1.068 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.609      ; 3.928      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.382 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.659      ;
; 1.382 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.659      ;
; 1.384 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.661      ;
; 1.385 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.662      ;
; 1.385 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.662      ;
; 1.388 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.665      ;
; 1.390 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.667      ;
; 1.390 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.667      ;
; 1.390 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.667      ;
; 1.391 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.668      ;
; 1.391 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.668      ;
; 1.392 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.669      ;
; 1.411 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.688      ;
; 1.495 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.772      ;
; 1.514 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.791      ;
; 1.533 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.810      ;
; 1.534 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.811      ;
; 1.534 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.811      ;
; 1.535 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.812      ;
; 1.535 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.812      ;
; 1.536 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.813      ;
; 1.537 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.814      ;
; 1.537 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.814      ;
; 1.541 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.818      ;
; 1.542 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.819      ;
; 1.543 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.820      ;
; 1.543 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.820      ;
; 1.544 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.821      ;
; 1.545 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.822      ;
; 1.556 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 0.833      ;
; 1.817 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.461     ; 1.107      ;
; 2.300 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.492     ; 1.559      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.908 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -1.439     ; 2.388      ;
; -2.097 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -1.439     ; 1.577      ;
; -1.121 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.065     ; 2.055      ;
; -0.796 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.065     ; 1.730      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                               ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; -1.436 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.180      ; 4.555      ;
; -1.436 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.180      ; 4.555      ;
; -1.436 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.180      ; 4.555      ;
; -1.436 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.180      ; 4.555      ;
; -1.436 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.180      ; 4.555      ;
; -1.436 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.180      ; 4.555      ;
; -1.436 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.180      ; 4.555      ;
; -1.436 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.180      ; 4.555      ;
; -1.436 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.180      ; 4.555      ;
; -1.335 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 4.467      ;
; -1.335 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 4.467      ;
; -1.335 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 4.467      ;
; -1.335 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 4.467      ;
; -1.335 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 4.467      ;
; -1.335 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 4.467      ;
; -1.335 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.193      ; 4.467      ;
; -1.160 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.187      ; 4.286      ;
; -1.160 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.187      ; 4.286      ;
; -1.160 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.187      ; 4.286      ;
; -1.160 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.187      ; 4.286      ;
; -1.160 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.187      ; 4.286      ;
; -1.146 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.762      ; 2.847      ;
; -1.146 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.762      ; 2.847      ;
; -1.146 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.762      ; 2.847      ;
; -1.146 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.762      ; 2.847      ;
; -1.146 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.762      ; 2.847      ;
; -1.146 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.762      ; 2.847      ;
; -1.146 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.762      ; 2.847      ;
; -1.146 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.762      ; 2.847      ;
; -1.146 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.762      ; 2.847      ;
; -1.045 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.775      ; 2.759      ;
; -1.045 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.775      ; 2.759      ;
; -1.045 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.775      ; 2.759      ;
; -1.045 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.775      ; 2.759      ;
; -1.045 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.775      ; 2.759      ;
; -1.045 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.775      ; 2.759      ;
; -1.045 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.775      ; 2.759      ;
; -0.989 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.245      ; 4.173      ;
; -0.989 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.245      ; 4.173      ;
; -0.989 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.245      ; 4.173      ;
; -0.989 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.245      ; 4.173      ;
; -0.989 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.245      ; 4.173      ;
; -0.989 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.245      ; 4.173      ;
; -0.989 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.245      ; 4.173      ;
; -0.989 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.245      ; 4.173      ;
; -0.989 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.245      ; 4.173      ;
; -0.925 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.183      ; 4.047      ;
; -0.925 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.183      ; 4.047      ;
; -0.925 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.183      ; 4.047      ;
; -0.925 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.183      ; 4.047      ;
; -0.925 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.183      ; 4.047      ;
; -0.925 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.183      ; 4.047      ;
; -0.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.211      ; 4.041      ;
; -0.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.211      ; 4.041      ;
; -0.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.211      ; 4.041      ;
; -0.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.211      ; 4.041      ;
; -0.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.211      ; 4.041      ;
; -0.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.211      ; 4.041      ;
; -0.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.211      ; 4.041      ;
; -0.888 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.258      ; 4.085      ;
; -0.888 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.258      ; 4.085      ;
; -0.888 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.258      ; 4.085      ;
; -0.888 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.258      ; 4.085      ;
; -0.888 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.258      ; 4.085      ;
; -0.888 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.258      ; 4.085      ;
; -0.888 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.258      ; 4.085      ;
; -0.887 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.010      ;
; -0.887 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.010      ;
; -0.887 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.010      ;
; -0.887 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.010      ;
; -0.887 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.010      ;
; -0.887 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.010      ;
; -0.887 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.010      ;
; -0.887 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.184      ; 4.010      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.883 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.202      ; 4.024      ;
; -0.870 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 2.578      ;
; -0.870 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 2.578      ;
; -0.870 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 2.578      ;
; -0.870 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 2.578      ;
; -0.870 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.769      ; 2.578      ;
; -0.860 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.191      ; 3.990      ;
; -0.713 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.252      ; 3.904      ;
; -0.713 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.252      ; 3.904      ;
; -0.713 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.252      ; 3.904      ;
; -0.713 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.252      ; 3.904      ;
; -0.713 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.252      ; 3.904      ;
; -0.641 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.765      ; 2.345      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.264 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.741      ; 5.678      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.763      ; 5.704      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.763      ; 5.704      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.763      ; 5.704      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.763      ; 5.704      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.763      ; 5.704      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.763      ; 5.704      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.763      ; 5.704      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.753      ; 5.694      ;
; -1.225 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.710      ;
; -1.225 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.710      ;
; -1.225 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.710      ;
; -1.225 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.710      ;
; -1.225 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.710      ;
; -1.225 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.710      ;
; -1.225 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.710      ;
; -1.225 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.734      ; 5.710      ;
; -1.199 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.733      ; 5.735      ;
; -1.199 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.733      ; 5.735      ;
; -1.199 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.733      ; 5.735      ;
; -1.199 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.733      ; 5.735      ;
; -1.199 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.733      ; 5.735      ;
; -1.199 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.733      ; 5.735      ;
; -1.012 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.737      ; 5.926      ;
; -1.012 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.737      ; 5.926      ;
; -1.012 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.737      ; 5.926      ;
; -1.012 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.737      ; 5.926      ;
; -1.012 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.737      ; 5.926      ;
; -0.909 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 6.035      ;
; -0.909 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 6.035      ;
; -0.909 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 6.035      ;
; -0.909 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 6.035      ;
; -0.909 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 6.035      ;
; -0.909 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 6.035      ;
; -0.909 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.743      ; 6.035      ;
; -0.726 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 6.205      ;
; -0.726 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 6.205      ;
; -0.726 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 6.205      ;
; -0.726 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 6.205      ;
; -0.726 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 6.205      ;
; -0.726 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 6.205      ;
; -0.726 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 6.205      ;
; -0.726 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 6.205      ;
; -0.726 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.730      ; 6.205      ;
; -0.137 ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                   ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.439      ; 1.573      ;
; -0.137 ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst33                                                                            ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.439      ; 1.573      ;
; 0.174  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.870      ; 3.315      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.892      ; 3.341      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.892      ; 3.341      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.892      ; 3.341      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.892      ; 3.341      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.892      ; 3.341      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.892      ; 3.341      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.892      ; 3.341      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.882      ; 3.331      ;
; 0.213  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.863      ; 3.347      ;
; 0.213  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.863      ; 3.347      ;
; 0.213  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.863      ; 3.347      ;
; 0.213  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.863      ; 3.347      ;
; 0.213  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.863      ; 3.347      ;
; 0.213  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.863      ; 3.347      ;
; 0.213  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.863      ; 3.347      ;
; 0.213  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.863      ; 3.347      ;
; 0.239  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.862      ; 3.372      ;
; 0.239  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.862      ; 3.372      ;
; 0.239  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.862      ; 3.372      ;
; 0.239  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.862      ; 3.372      ;
; 0.239  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.862      ; 3.372      ;
; 0.239  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.862      ; 3.372      ;
; 0.260  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst23                                                                            ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.439      ; 1.970      ;
; 0.260  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                   ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.439      ; 1.970      ;
; 0.426  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.866      ; 3.563      ;
; 0.426  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.866      ; 3.563      ;
; 0.426  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.866      ; 3.563      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.317 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.065      ; 1.573      ;
; 1.715 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.064      ; 1.970      ;
; 1.970 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.765     ; 1.456      ;
; 2.708 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.766     ; 2.193      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.895 ; 19.895       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.912 ; 19.912       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.088 ; 20.088       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.105 ; 20.105       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.136 ; 20.136       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.136 ; 20.136       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 499.592 ; 499.810      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst35                                                                                               ;
; 499.608 ; 499.826      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst27                                                                                               ;
; 499.741 ; 499.959      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.741 ; 499.959      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.741 ; 499.959      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.758 ; 499.944      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|inst26                                                                                               ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                           ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                    ;
; 499.759 ; 499.945      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                              ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                               ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[0]                                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[1]                                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[2]                                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[3]                                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[4]                                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[5]                                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[6]                                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[7]                                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]         ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|inst25                                                                                               ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                           ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                            ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                            ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                            ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                            ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                            ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                            ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                            ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                            ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                            ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                            ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                            ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                    ;
; 499.760 ; 499.946      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                              ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0]         ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1]         ;
; 499.761 ; 499.947      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2]         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.170 ; 4.482 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 3.620 ; 3.978 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 3.947 ; 4.141 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 2.529 ; 2.784 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 3.201 ; 3.420 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 4.170 ; 4.482 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.647 ; 2.864 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 3.277 ; 3.438 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 3.647 ; 3.937 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; 5.365 ; 5.691 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 5.596 ; 5.959 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -1.159 ; -1.362 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -1.298 ; -1.582 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -1.159 ; -1.362 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -1.279 ; -1.500 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -1.707 ; -1.997 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -1.388 ; -1.691 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -1.437 ; -1.705 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -1.224 ; -1.516 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -1.495 ; -1.767 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; -4.791 ; -5.107 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -5.008 ; -5.350 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 9.577  ; 9.797  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 9.577  ; 9.797  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 7.896  ; 8.002  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 15.613 ; 15.491 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 14.058 ; 13.662 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 13.332 ; 13.029 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 14.257 ; 13.950 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 14.522 ; 14.320 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 13.954 ; 13.558 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 14.016 ; 13.715 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 14.778 ; 14.431 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 15.613 ; 15.491 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.762  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.630  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.907 ; 13.705 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.224 ; 11.988 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.481 ; 11.213 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.996 ; 10.752 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.907 ; 13.705 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.462 ; 11.163 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.267 ; 11.973 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.605 ; 13.457 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.712 ; 12.546 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ;        ; 7.576  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ;        ; 7.576  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 6.090  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 12.786 ; 12.415 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 11.480 ; 9.313  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 9.451  ; 9.338  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 12.786 ; 12.415 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 12.273 ; 12.038 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.357  ; 9.158  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 9.355  ; 9.136  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 9.802  ; 9.594  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 10.850 ; 10.819 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 8.512  ; 8.571  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.512  ; 8.571  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 6.044  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 16.587 ; 16.463 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.653 ; 15.736 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 13.100 ; 12.806 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 11.093 ; 10.913 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 11.289 ; 11.275 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 16.587 ; 16.463 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 15.912 ; 15.383 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.169  ; 7.168  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 6.797  ; 6.796  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.144  ; 4.086  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 7.227  ; 7.303  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 8.433  ; 8.730  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 7.227  ; 7.303  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 7.984  ; 7.772  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 8.606  ; 8.375  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 7.984  ; 7.772  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 9.165  ; 9.007  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 8.977  ; 8.906  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 8.775  ; 8.563  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.234  ; 7.999  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 8.557  ; 8.339  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.735  ; 8.662  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.659  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.531  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.978  ; 8.743  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.630  ; 9.353  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.430  ; 9.152  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.978  ; 8.743  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.135 ; 10.912 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.954  ; 9.656  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.064 ; 9.760  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.111  ; 8.941  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.857 ; 10.704 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ;        ; 5.575  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ;        ; 7.002  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.575  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.813  ; 6.652  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.962  ; 6.820  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 6.957  ; 6.729  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 7.078  ; 6.903  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 7.703  ; 7.672  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.813  ; 6.653  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.831  ; 6.652  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.197  ; 7.029  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.240  ; 8.203  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.520  ; 7.923  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 6.726  ; 7.923  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.520  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 5.722  ; 5.607  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.923  ; 5.808  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.916  ; 5.811  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.916  ; 5.811  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.728  ; 5.613  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 5.722  ; 5.607  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 5.993  ; 5.888  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 6.298  ; 6.193  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.940  ; 5.835  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 3.753  ; 3.696  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 5.218 ; 5.218 ; 5.532 ; 5.530 ;
; mode_usb_n ; usb_d[1]    ; 5.219 ; 5.219 ; 5.536 ; 5.535 ;
; mode_usb_n ; usb_d[2]    ; 5.219 ; 5.219 ; 5.536 ; 5.535 ;
; mode_usb_n ; usb_d[3]    ; 5.015 ; 5.015 ; 5.283 ; 5.281 ;
; mode_usb_n ; usb_d[4]    ; 5.009 ; 5.009 ; 5.299 ; 5.297 ;
; mode_usb_n ; usb_d[5]    ; 5.299 ; 5.299 ; 5.603 ; 5.602 ;
; mode_usb_n ; usb_d[6]    ; 5.617 ; 5.617 ; 5.925 ; 5.924 ;
; mode_usb_n ; usb_d[7]    ; 5.244 ; 5.244 ; 5.553 ; 5.552 ;
; mode_usb_n ; usb_rdn     ; 4.075 ; 4.073 ; 4.352 ; 4.352 ;
; mode_usb_n ; usb_wr      ; 4.349 ; 4.348 ; 4.572 ; 4.572 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 5.008 ; 4.893 ; 5.199 ; 5.199 ;
; mode_usb_n ; usb_d[1]    ; 5.001 ; 4.896 ; 5.205 ; 5.205 ;
; mode_usb_n ; usb_d[2]    ; 5.001 ; 4.896 ; 5.205 ; 5.205 ;
; mode_usb_n ; usb_d[3]    ; 4.813 ; 4.698 ; 4.961 ; 4.961 ;
; mode_usb_n ; usb_d[4]    ; 4.807 ; 4.692 ; 4.975 ; 4.975 ;
; mode_usb_n ; usb_d[5]    ; 5.078 ; 4.973 ; 5.270 ; 5.270 ;
; mode_usb_n ; usb_d[6]    ; 5.383 ; 5.278 ; 5.578 ; 5.578 ;
; mode_usb_n ; usb_d[7]    ; 5.025 ; 4.920 ; 5.221 ; 5.221 ;
; mode_usb_n ; usb_rdn     ; 3.797 ; 3.797 ; 4.182 ; 4.067 ;
; mode_usb_n ; usb_wr      ; 4.062 ; 4.062 ; 4.385 ; 4.280 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:inst|USBRDn                             ; -1.853 ; -141.827      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.181 ; -20.547       ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.754 ; -72.894       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -1.051 ; -94.728       ;
; USBBridge:inst|USBRDn                             ; -0.179 ; -1.664        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0.847  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:inst|USBRDn                             ; -1.301 ; -2.153        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.309 ; -4.715        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.865 ; -43.925       ;
; USBBridge:inst|USBRDn                             ; 0.682  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.000  ; -116.000      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.000  ; -32.000       ;
; clk_25mhz                                         ; 19.597  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.533 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.853 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.919     ; 1.921      ;
; -1.786 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.919     ; 1.854      ;
; -1.776 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.919     ; 1.844      ;
; -1.695 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.862     ; 1.820      ;
; -1.614 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.862     ; 1.739      ;
; -1.604 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.862     ; 1.729      ;
; -1.513 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.479      ;
; -1.513 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.479      ;
; -1.493 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.434      ;
; -1.493 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.434      ;
; -1.493 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.434      ;
; -1.493 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.434      ;
; -1.458 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.404      ;
; -1.458 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.404      ;
; -1.458 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.404      ;
; -1.450 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.872     ; 1.565      ;
; -1.450 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.872     ; 1.565      ;
; -1.450 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.416      ;
; -1.450 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.416      ;
; -1.446 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.390      ;
; -1.446 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.390      ;
; -1.446 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.390      ;
; -1.446 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.390      ;
; -1.446 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.390      ;
; -1.446 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.390      ;
; -1.446 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.390      ;
; -1.446 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.390      ;
; -1.440 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.406      ;
; -1.440 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.406      ;
; -1.430 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.371      ;
; -1.430 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.371      ;
; -1.430 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.371      ;
; -1.430 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.371      ;
; -1.428 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.372      ;
; -1.428 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.372      ;
; -1.428 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.372      ;
; -1.428 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.372      ;
; -1.428 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.372      ;
; -1.420 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.361      ;
; -1.420 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.361      ;
; -1.420 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.361      ;
; -1.420 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.046     ; 2.361      ;
; -1.412 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.872     ; 1.527      ;
; -1.412 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.872     ; 1.527      ;
; -1.407 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.919     ; 1.475      ;
; -1.395 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.341      ;
; -1.395 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.341      ;
; -1.395 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.341      ;
; -1.394 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.042     ; 2.339      ;
; -1.390 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.919     ; 1.458      ;
; -1.386 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.341      ;
; -1.386 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.341      ;
; -1.386 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.341      ;
; -1.386 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.341      ;
; -1.386 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.341      ;
; -1.386 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.341      ;
; -1.386 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.341      ;
; -1.386 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.341      ;
; -1.385 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.331      ;
; -1.385 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.331      ;
; -1.385 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.331      ;
; -1.383 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.327      ;
; -1.383 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.327      ;
; -1.383 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.327      ;
; -1.383 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.327      ;
; -1.383 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.327      ;
; -1.383 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.327      ;
; -1.383 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.327      ;
; -1.383 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.327      ;
; -1.373 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.317      ;
; -1.373 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.317      ;
; -1.373 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.317      ;
; -1.373 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.317      ;
; -1.373 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.317      ;
; -1.373 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.317      ;
; -1.373 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.317      ;
; -1.373 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.317      ;
; -1.372 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.862     ; 1.497      ;
; -1.365 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.309      ;
; -1.365 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.309      ;
; -1.365 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.309      ;
; -1.365 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.309      ;
; -1.365 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.309      ;
; -1.355 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.299      ;
; -1.355 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.299      ;
; -1.355 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.299      ;
; -1.355 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.299      ;
; -1.355 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.299      ;
; -1.354 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.298      ;
; -1.354 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.298      ;
; -1.354 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.298      ;
; -1.354 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.298      ;
; -1.354 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.298      ;
; -1.354 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.298      ;
; -1.354 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.298      ;
; -1.354 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 2.298      ;
; -1.351 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.317      ;
; -1.351 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.317      ;
; -1.344 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.042     ; 2.289      ;
; -1.344 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.042     ; 2.289      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.181 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.605     ; 0.983      ;
; -0.831 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.588     ; 0.650      ;
; -0.661 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.471      ;
; -0.655 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.465      ;
; -0.650 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.460      ;
; -0.650 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.460      ;
; -0.649 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.459      ;
; -0.649 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.459      ;
; -0.648 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.458      ;
; -0.647 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.457      ;
; -0.647 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.457      ;
; -0.643 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.453      ;
; -0.642 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.452      ;
; -0.641 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.451      ;
; -0.640 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.598     ; 0.449      ;
; -0.640 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.598     ; 0.449      ;
; -0.640 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.598     ; 0.449      ;
; -0.640 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.450      ;
; -0.639 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.449      ;
; -0.594 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.404      ;
; -0.585 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.598     ; 0.394      ;
; -0.584 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.394      ;
; -0.584 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.394      ;
; -0.583 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.393      ;
; -0.582 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.598     ; 0.391      ;
; -0.581 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.391      ;
; -0.581 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.391      ;
; -0.578 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.388      ;
; -0.578 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.388      ;
; -0.576 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.386      ;
; -0.575 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.385      ;
; -0.573 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.597     ; 0.383      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                               ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; -0.754 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.506      ; 2.187      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 2.183      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 2.183      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 2.183      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 2.183      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 2.183      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 2.183      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 2.183      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 2.183      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 2.183      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 2.183      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 2.183      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.740 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.515      ; 2.182      ;
; -0.683 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.349      ; 2.959      ;
; -0.683 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.349      ; 2.959      ;
; -0.683 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.349      ; 2.959      ;
; -0.573 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.336      ; 2.836      ;
; -0.572 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.336      ; 2.835      ;
; -0.571 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.336      ; 2.834      ;
; -0.567 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.336      ; 2.830      ;
; -0.566 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.336      ; 2.829      ;
; -0.566 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.336      ; 2.829      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.350      ; 2.821      ;
; -0.533 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.335      ; 2.795      ;
; -0.533 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.335      ; 2.795      ;
; -0.533 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.335      ; 2.795      ;
; -0.533 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.335      ; 2.795      ;
; -0.533 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.335      ; 2.795      ;
; -0.533 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.335      ; 2.795      ;
; -0.533 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.335      ; 2.795      ;
; -0.533 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.335      ; 2.795      ;
; -0.530 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.796      ;
; -0.530 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.796      ;
; -0.527 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.793      ;
; -0.525 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.791      ;
; -0.524 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.790      ;
; -0.522 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.349      ; 2.798      ;
; -0.522 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.349      ; 2.798      ;
; -0.521 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.349      ; 2.797      ;
; -0.521 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.341      ; 2.789      ;
; -0.521 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.341      ; 2.789      ;
; -0.518 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.349      ; 2.794      ;
; -0.509 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.322      ; 2.758      ;
; -0.509 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.322      ; 2.758      ;
; -0.509 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.322      ; 2.758      ;
; -0.509 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.322      ; 2.758      ;
; -0.509 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.322      ; 2.758      ;
; -0.509 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.322      ; 2.758      ;
; -0.494 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.506      ; 1.927      ;
; -0.494 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.506      ; 1.927      ;
; -0.494 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.506      ; 1.927      ;
; -0.494 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.506      ; 1.927      ;
; -0.494 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.506      ; 1.927      ;
; -0.494 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.506      ; 1.927      ;
; -0.494 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.506      ; 1.927      ;
; -0.494 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.506      ; 1.927      ;
; -0.486 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.342      ; 2.755      ;
; -0.456 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.341      ; 2.724      ;
; -0.456 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.341      ; 2.724      ;
; -0.456 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.341      ; 2.724      ;
; -0.456 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.341      ; 2.724      ;
; -0.456 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.341      ; 2.724      ;
; -0.450 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.514      ; 1.891      ;
; -0.450 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.514      ; 1.891      ;
; -0.450 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.514      ; 1.891      ;
; -0.450 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.514      ; 1.891      ;
; -0.447 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.507      ; 1.881      ;
; -0.447 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.507      ; 1.881      ;
; -0.447 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.507      ; 1.881      ;
; -0.447 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.507      ; 1.881      ;
; -0.447 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.507      ; 1.881      ;
; -0.447 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.507      ; 1.881      ;
; -0.447 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.507      ; 1.881      ;
; -0.445 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.508      ; 1.880      ;
; -0.445 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                   ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.508      ; 1.880      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.051 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.340      ; 1.578      ;
; -1.006 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; USBBridge:inst|DFFE_inst33                                                                            ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.340      ; 1.623      ;
; -0.861 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.357      ;
; -0.859 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.359      ;
; -0.763 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.447      ;
; -0.760 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.447      ;
; -0.760 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.447      ;
; -0.760 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.447      ;
; -0.760 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.447      ;
; -0.760 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.447      ;
; -0.760 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.447      ;
; -0.760 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.447      ;
; -0.760 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.447      ;
; -0.760 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.447      ;
; -0.749 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.106      ; 3.471      ;
; -0.742 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.476      ;
; -0.725 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.485      ;
; -0.722 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.492      ;
; -0.720 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.490      ;
; -0.714 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.500      ;
; -0.706 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.508      ;
; -0.704 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.510      ;
; -0.704 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.522      ;
; -0.698 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.103      ; 3.519      ;
; -0.693 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.521      ;
; -0.688 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.530      ;
; -0.688 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.526      ;
; -0.687 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.103      ; 3.530      ;
; -0.686 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.532      ;
; -0.686 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.103      ; 3.531      ;
; -0.685 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.106      ; 3.535      ;
; -0.681 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.535      ;
; -0.680 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.538      ;
; -0.678 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.540      ;
; -0.678 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.538      ;
; -0.677 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.539      ;
; -0.677 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.095      ; 3.532      ;
; -0.666 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.544      ;
; -0.663 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.551      ;
; -0.661 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.553      ;
; -0.661 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.553      ;
; -0.657 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.557      ;
; -0.657 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.553      ;
; -0.653 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.565      ;
; -0.652 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.558      ;
; -0.650 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.099      ; 3.563      ;
; -0.645 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.573      ;
; -0.645 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.581      ;
; -0.643 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.095      ; 3.566      ;
; -0.640 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.095      ; 3.569      ;
; -0.639 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.575      ;
; -0.639 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.099      ; 3.574      ;
; -0.639 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.577      ;
; -0.638 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.099      ; 3.575      ;
; -0.635 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.583      ;
; -0.634 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.576      ;
; -0.633 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.581      ;
; -0.633 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.583      ;
; -0.633 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.106      ; 3.587      ;
; -0.632 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.586      ;
; -0.626 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.095      ; 3.583      ;
; -0.625 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.585      ;
; -0.625 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.095      ; 3.584      ;
; -0.624 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.590      ;
; -0.624 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.590      ;
; -0.623 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.106      ; 3.597      ;
; -0.623 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.106      ; 3.597      ;
; -0.623 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.106      ; 3.597      ;
; -0.623 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.106      ; 3.597      ;
; -0.623 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.106      ; 3.597      ;
; -0.623 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.095      ; 3.586      ;
; -0.621 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.589      ;
; -0.619 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.103      ; 3.598      ;
; -0.615 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.603      ;
; -0.615 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.104      ; 3.603      ;
; -0.613 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.603      ;
; -0.613 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.603      ;
; -0.613 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.095      ; 3.596      ;
; -0.610 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.604      ;
; -0.610 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.604      ;
; -0.610 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.604      ;
; -0.610 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.604      ;
; -0.610 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.604      ;
; -0.609 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.103      ; 3.608      ;
; -0.609 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.095      ; 3.600      ;
; -0.607 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.099      ; 3.606      ;
; -0.607 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.099      ; 3.606      ;
; -0.604 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.606      ;
; -0.603 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.607      ;
; -0.601 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[7]                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.610      ;
; -0.601 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[6]                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.610      ;
; -0.601 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[5]                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.610      ;
; -0.601 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[4]                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.610      ;
; -0.601 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[3]                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.610      ;
; -0.601 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[2]                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.610      ;
; -0.601 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[1]                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.610      ;
; -0.601 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG4:inst43|lpm_ff:lpm_ff_component|dffs[0]                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.610      ;
; -0.601 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.609      ;
; -0.600 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.610      ;
; -0.600 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.607      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.609      ; 1.594      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.609      ; 1.594      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.609      ; 1.594      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.609      ; 1.594      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.609      ; 1.594      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.609      ; 1.594      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.609      ; 1.594      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.609      ; 1.594      ;
; -0.029 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.734      ;
; -0.029 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.734      ;
; -0.029 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.734      ;
; -0.029 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.734      ;
; -0.029 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.734      ;
; -0.029 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.734      ;
; -0.029 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.734      ;
; -0.029 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.734      ;
; 0.025  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.791      ;
; 0.025  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.791      ;
; 0.025  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.791      ;
; 0.025  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.791      ;
; 0.026  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.603      ; 1.793      ;
; 0.026  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.603      ; 1.793      ;
; 0.026  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.603      ; 1.793      ;
; 0.037  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.800      ;
; 0.037  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.800      ;
; 0.037  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.800      ;
; 0.055  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.607      ; 1.826      ;
; 0.055  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.607      ; 1.826      ;
; 0.055  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.607      ; 1.826      ;
; 0.055  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.607      ; 1.826      ;
; 0.055  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.607      ; 1.826      ;
; 0.055  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.607      ; 1.826      ;
; 0.065  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.606      ; 1.835      ;
; 0.065  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.606      ; 1.835      ;
; 0.065  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.606      ; 1.835      ;
; 0.065  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.606      ; 1.835      ;
; 0.065  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.606      ; 1.835      ;
; 0.065  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.606      ; 1.835      ;
; 0.065  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.606      ; 1.835      ;
; 0.065  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.606      ; 1.835      ;
; 0.066  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.606      ; 1.836      ;
; 0.099  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.625      ; 1.888      ;
; 0.099  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.625      ; 1.888      ;
; 0.099  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.625      ; 1.888      ;
; 0.099  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.625      ; 1.888      ;
; 0.099  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.625      ; 1.888      ;
; 0.099  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.625      ; 1.888      ;
; 0.099  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.625      ; 1.888      ;
; 0.099  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.625      ; 1.888      ;
; 0.130  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.896      ;
; 0.130  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.896      ;
; 0.130  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.896      ;
; 0.130  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.896      ;
; 0.130  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.896      ;
; 0.130  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.896      ;
; 0.130  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.896      ;
; 0.130  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.896      ;
; 0.131  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.603      ; 1.898      ;
; 0.131  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.603      ; 1.898      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.919      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.919      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.919      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.919      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.919      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.919      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.919      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.919      ;
; 0.159  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.922      ;
; 0.159  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 1.922      ;
; 0.173  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.950      ;
; 0.173  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.950      ;
; 0.173  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.950      ;
; 0.173  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.950      ;
; 0.173  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.950      ;
; 0.173  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.613      ; 1.950      ;
; 0.182  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.603      ; 1.949      ;
; 0.204  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.970      ;
; 0.204  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.970      ;
; 0.204  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.970      ;
; 0.204  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.970      ;
; 0.204  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.970      ;
; 0.205  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.971      ;
; 0.205  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.971      ;
; 0.205  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.971      ;
; 0.205  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.971      ;
; 0.205  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.971      ;
; 0.205  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.971      ;
; 0.205  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.971      ;
; 0.205  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 1.971      ;
; 0.235  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.604      ; 2.003      ;
; 0.235  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.604      ; 2.003      ;
; 0.235  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.604      ; 2.003      ;
; 0.254  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 2.017      ;
; 0.254  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 2.017      ;
; 0.254  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 2.017      ;
; 0.254  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.599      ; 2.017      ;
; 0.271  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.625      ; 2.060      ;
; 0.271  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.625      ; 2.060      ;
; 0.299  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 2.065      ;
; 0.299  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.602      ; 2.065      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.847 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.325      ;
; 0.847 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.325      ;
; 0.849 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.327      ;
; 0.851 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.328      ;
; 0.851 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.328      ;
; 0.852 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.330      ;
; 0.852 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.330      ;
; 0.853 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.331      ;
; 0.853 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.330      ;
; 0.853 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.331      ;
; 0.854 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.332      ;
; 0.855 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.332      ;
; 0.865 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.342      ;
; 0.909 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.386      ;
; 0.920 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.398      ;
; 0.921 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.398      ;
; 0.921 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.398      ;
; 0.921 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.398      ;
; 0.921 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.398      ;
; 0.921 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.399      ;
; 0.923 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.401      ;
; 0.923 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.401      ;
; 0.923 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.400      ;
; 0.925 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.403      ;
; 0.925 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.403      ;
; 0.926 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.404      ;
; 0.927 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.404      ;
; 0.928 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.406      ;
; 0.929 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.406      ;
; 0.935 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.186     ; 0.413      ;
; 1.068 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.178     ; 0.554      ;
; 1.352 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.194     ; 0.822      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.301 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.907     ; 1.301      ;
; -0.852 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.907     ; 0.852      ;
; -0.177 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 1.128      ;
; 0.021  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 0.930      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                               ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; -0.309 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.323      ; 2.559      ;
; -0.309 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.323      ; 2.559      ;
; -0.309 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.323      ; 2.559      ;
; -0.309 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.323      ; 2.559      ;
; -0.309 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.323      ; 2.559      ;
; -0.309 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.323      ; 2.559      ;
; -0.309 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.323      ; 2.559      ;
; -0.309 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.323      ; 2.559      ;
; -0.309 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.323      ; 2.559      ;
; -0.196 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.505      ; 1.628      ;
; -0.196 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.505      ; 1.628      ;
; -0.196 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.505      ; 1.628      ;
; -0.196 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.505      ; 1.628      ;
; -0.196 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.505      ; 1.628      ;
; -0.196 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.505      ; 1.628      ;
; -0.196 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.505      ; 1.628      ;
; -0.196 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.505      ; 1.628      ;
; -0.196 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.505      ; 1.628      ;
; -0.169 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.331      ; 2.427      ;
; -0.169 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.331      ; 2.427      ;
; -0.169 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.331      ; 2.427      ;
; -0.169 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.331      ; 2.427      ;
; -0.169 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.331      ; 2.427      ;
; -0.169 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.331      ; 2.427      ;
; -0.169 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.331      ; 2.427      ;
; -0.131 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.329      ; 2.387      ;
; -0.131 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.329      ; 2.387      ;
; -0.131 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.329      ; 2.387      ;
; -0.131 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.329      ; 2.387      ;
; -0.131 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.329      ; 2.387      ;
; -0.060 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.382      ; 2.369      ;
; -0.060 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.382      ; 2.369      ;
; -0.060 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.382      ; 2.369      ;
; -0.060 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.382      ; 2.369      ;
; -0.060 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.382      ; 2.369      ;
; -0.060 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.382      ; 2.369      ;
; -0.060 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.382      ; 2.369      ;
; -0.060 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.382      ; 2.369      ;
; -0.060 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.382      ; 2.369      ;
; -0.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.513      ; 1.496      ;
; -0.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.513      ; 1.496      ;
; -0.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.513      ; 1.496      ;
; -0.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.513      ; 1.496      ;
; -0.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.513      ; 1.496      ;
; -0.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.513      ; 1.496      ;
; -0.056 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.513      ; 1.496      ;
; -0.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 1.456      ;
; -0.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 1.456      ;
; -0.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 1.456      ;
; -0.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 1.456      ;
; -0.018 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.511      ; 1.456      ;
; -0.016 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.326      ; 2.269      ;
; -0.016 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.326      ; 2.269      ;
; -0.016 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.326      ; 2.269      ;
; -0.016 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.326      ; 2.269      ;
; -0.016 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.326      ; 2.269      ;
; -0.016 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.326      ; 2.269      ;
; 0.003  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.325      ; 2.249      ;
; 0.003  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.325      ; 2.249      ;
; 0.003  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.325      ; 2.249      ;
; 0.003  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.325      ; 2.249      ;
; 0.003  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.325      ; 2.249      ;
; 0.003  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.325      ; 2.249      ;
; 0.003  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.325      ; 2.249      ;
; 0.003  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.325      ; 2.249      ;
; 0.013  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.253      ;
; 0.013  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.253      ;
; 0.013  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.253      ;
; 0.013  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.253      ;
; 0.013  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.253      ;
; 0.013  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.253      ;
; 0.013  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.339      ; 2.253      ;
; 0.039  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.332      ; 2.220      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.040  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.340      ; 2.227      ;
; 0.080  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.390      ; 2.237      ;
; 0.080  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.390      ; 2.237      ;
; 0.080  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.390      ; 2.237      ;
; 0.080  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.390      ; 2.237      ;
; 0.080  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.390      ; 2.237      ;
; 0.080  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.390      ; 2.237      ;
; 0.080  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.390      ; 2.237      ;
; 0.097  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.508      ; 1.338      ;
; 0.097  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.508      ; 1.338      ;
; 0.097  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.508      ; 1.338      ;
; 0.097  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.508      ; 1.338      ;
; 0.097  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.508      ; 1.338      ;
; 0.097  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.508      ; 1.338      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.865 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 3.361      ;
; -0.862 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.103      ; 3.355      ;
; -0.838 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.110      ; 3.386      ;
; -0.838 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.110      ; 3.386      ;
; -0.838 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.110      ; 3.386      ;
; -0.838 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.110      ; 3.386      ;
; -0.838 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.110      ; 3.386      ;
; -0.838 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.110      ; 3.386      ;
; -0.838 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.110      ; 3.386      ;
; -0.827 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.383      ;
; -0.827 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.383      ;
; -0.827 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.383      ;
; -0.827 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.383      ;
; -0.827 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.383      ;
; -0.827 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.383      ;
; -0.827 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.383      ;
; -0.827 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.096      ; 3.383      ;
; -0.810 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.401      ;
; -0.810 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.401      ;
; -0.810 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.401      ;
; -0.810 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.401      ;
; -0.810 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.401      ;
; -0.810 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.097      ; 3.401      ;
; -0.699 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.515      ;
; -0.699 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.515      ;
; -0.699 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.515      ;
; -0.699 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.515      ;
; -0.699 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.100      ; 3.515      ;
; -0.663 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.553      ;
; -0.663 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.553      ;
; -0.663 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.553      ;
; -0.663 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.553      ;
; -0.663 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.553      ;
; -0.663 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.553      ;
; -0.663 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.102      ; 3.553      ;
; -0.527 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.680      ;
; -0.527 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.680      ;
; -0.527 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.680      ;
; -0.527 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.680      ;
; -0.527 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.680      ;
; -0.527 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.680      ;
; -0.527 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.680      ;
; -0.527 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.680      ;
; -0.527 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|counter1:inst47|lpm_counter:lpm_counter_component|cntr_cqj:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.093      ; 3.680      ;
; -0.269 ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                   ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.907      ; 0.822      ;
; -0.269 ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst33                                                                            ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.907      ; 0.822      ;
; -0.214 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.752      ; 1.722      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.213 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.732      ;
; -0.186 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.759      ; 1.757      ;
; -0.186 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.759      ; 1.757      ;
; -0.186 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.759      ; 1.757      ;
; -0.186 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.759      ; 1.757      ;
; -0.186 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.759      ; 1.757      ;
; -0.186 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.759      ; 1.757      ;
; -0.186 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.759      ; 1.757      ;
; -0.185 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.745      ; 1.744      ;
; -0.185 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.745      ; 1.744      ;
; -0.185 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.745      ; 1.744      ;
; -0.185 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.745      ; 1.744      ;
; -0.185 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.745      ; 1.744      ;
; -0.185 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.745      ; 1.744      ;
; -0.185 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.745      ; 1.744      ;
; -0.185 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.745      ; 1.744      ;
; -0.172 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.746      ; 1.758      ;
; -0.172 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.746      ; 1.758      ;
; -0.172 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.746      ; 1.758      ;
; -0.172 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.746      ; 1.758      ;
; -0.172 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.746      ; 1.758      ;
; -0.172 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.746      ; 1.758      ;
; -0.097 ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst23                                                                            ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.907      ; 0.994      ;
; -0.097 ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                   ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.907      ; 0.994      ;
; -0.067 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.749      ; 1.866      ;
; -0.067 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.749      ; 1.866      ;
; -0.067 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                      ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.749      ; 1.866      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.682 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.822      ;
; 0.854 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.994      ;
; 1.106 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.511     ; 0.759      ;
; 1.490 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.510     ; 1.144      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.124  ; 0.340        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.124  ; 0.340        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.124  ; 0.340        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.124  ; 0.340        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.124  ; 0.340        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.124  ; 0.340        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.124  ; 0.340        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.124  ; 0.340        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.124  ; 0.340        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.125  ; 0.341        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.125  ; 0.341        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.125  ; 0.341        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.125  ; 0.341        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.125  ; 0.341        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.127  ; 0.343        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.127  ; 0.343        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.127  ; 0.343        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.469  ; 0.653        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.469  ; 0.653        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.623 ; 19.623       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.374 ; 20.374       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                       ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                      ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                       ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0] ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1] ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2] ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3] ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4] ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|counter2:inst59|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5] ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                   ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                   ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                    ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                    ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                    ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                    ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                    ;
; 499.533 ; 499.749      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                       ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                       ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                       ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                       ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                       ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                       ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst37|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                       ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|inst25                                                                                       ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|inst26                                                                                       ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|reggg2:inst64|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                   ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                    ;
; 499.534 ; 499.750      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|regggg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 2.411 ; 3.135 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 2.155 ; 2.830 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 2.228 ; 3.025 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 1.452 ; 2.101 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 1.779 ; 2.533 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 2.411 ; 3.135 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 1.541 ; 2.259 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 1.817 ; 2.532 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 2.133 ; 2.787 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; 3.175 ; 3.823 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 3.329 ; 4.007 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.683 ; -1.284 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.807 ; -1.459 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.683 ; -1.284 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.739 ; -1.318 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.990 ; -1.655 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.847 ; -1.473 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.840 ; -1.455 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.740 ; -1.332 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.894 ; -1.511 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; -2.840 ; -3.479 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -2.982 ; -3.647 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 5.667 ; 5.255 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 5.667 ; 5.255 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 4.813 ; 4.440 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.770 ; 9.191 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 7.603 ; 7.930 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 7.487 ; 7.741 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 7.840 ; 8.269 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 7.975 ; 8.364 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 7.663 ; 7.993 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 7.707 ; 7.984 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 8.059 ; 8.379 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.770 ; 9.191 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.625 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.809 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.935 ; 8.176 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.850 ; 7.069 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.462 ; 6.680 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.165 ; 6.381 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.737 ; 8.126 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.331 ; 6.637 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.916 ; 7.166 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.935 ; 8.176 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.322 ; 7.639 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ;       ; 3.923 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ;       ; 3.923 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 3.320 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.488 ; 6.910 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.845 ; 5.308 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.164 ; 5.266 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.488 ; 6.910 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.320 ; 6.781 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 5.005 ; 5.211 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 5.047 ; 5.211 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.310 ; 5.468 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 6.100 ; 6.276 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.027 ; 4.882 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 5.027 ; 4.882 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 3.698 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 9.133 ; 9.342 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 8.827 ; 8.732 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.090 ; 7.499 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.120 ; 6.357 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.492 ; 6.639 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.133 ; 9.342 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 8.649 ; 8.919 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 4.964 ; 4.964 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.737 ; 4.737 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.189 ; 2.307 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 4.343 ; 4.062 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 4.924 ; 4.640 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 4.343 ; 4.062 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 4.247 ; 4.487 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.660 ; 4.901 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 4.247 ; 4.487 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.998 ; 5.166 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.990 ; 5.321 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.694 ; 4.931 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 4.466 ; 4.674 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.611 ; 4.775 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 4.968 ; 5.184 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.572 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.748 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.997 ; 5.217 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.333 ; 5.560 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.234 ; 5.451 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.997 ; 5.217 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.209 ; 6.591 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.478 ; 5.780 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.576 ; 5.834 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.053 ; 5.284 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.179 ; 6.498 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ;       ; 3.019 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ;       ; 3.597 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 3.019 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.487 ; 3.667 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.608 ; 3.763 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.584 ; 3.753 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.649 ; 3.817 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 4.146 ; 4.366 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.487 ; 3.667 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.530 ; 3.671 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.734 ; 3.868 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.502 ; 4.695 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 3.381 ; 4.498 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.962 ; 4.498 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 3.381 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.170 ; 3.170 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.286 ; 3.286 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.298 ; 3.298 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.298 ; 3.298 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.170 ; 3.170 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.170 ; 3.170 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.318 ; 3.318 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.472 ; 3.472 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.300 ; 3.300 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 1.956 ; 2.070 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.915 ; 3.915 ; 4.158 ; 4.155 ;
; mode_usb_n ; usb_d[1]    ; 3.933 ; 3.933 ; 4.174 ; 4.170 ;
; mode_usb_n ; usb_d[2]    ; 3.933 ; 3.933 ; 4.174 ; 4.170 ;
; mode_usb_n ; usb_d[3]    ; 3.783 ; 3.783 ; 4.038 ; 4.035 ;
; mode_usb_n ; usb_d[4]    ; 3.777 ; 3.777 ; 4.039 ; 4.036 ;
; mode_usb_n ; usb_d[5]    ; 3.969 ; 3.969 ; 4.195 ; 4.191 ;
; mode_usb_n ; usb_d[6]    ; 4.161 ; 4.161 ; 4.356 ; 4.352 ;
; mode_usb_n ; usb_d[7]    ; 3.934 ; 3.934 ; 4.177 ; 4.173 ;
; mode_usb_n ; usb_rdn     ; 3.260 ; 3.257 ; 3.557 ; 3.557 ;
; mode_usb_n ; usb_wr      ; 3.425 ; 3.421 ; 3.702 ; 3.702 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.085 ; 3.019 ; 3.267 ; 3.267 ;
; mode_usb_n ; usb_d[1]    ; 3.091 ; 3.033 ; 3.279 ; 3.279 ;
; mode_usb_n ; usb_d[2]    ; 3.091 ; 3.033 ; 3.279 ; 3.279 ;
; mode_usb_n ; usb_d[3]    ; 2.957 ; 2.891 ; 3.151 ; 3.151 ;
; mode_usb_n ; usb_d[4]    ; 2.952 ; 2.886 ; 3.151 ; 3.151 ;
; mode_usb_n ; usb_d[5]    ; 3.126 ; 3.068 ; 3.299 ; 3.299 ;
; mode_usb_n ; usb_d[6]    ; 3.309 ; 3.251 ; 3.453 ; 3.453 ;
; mode_usb_n ; usb_d[7]    ; 3.092 ; 3.034 ; 3.281 ; 3.281 ;
; mode_usb_n ; usb_rdn     ; 2.390 ; 2.390 ; 2.756 ; 2.690 ;
; mode_usb_n ; usb_wr      ; 2.545 ; 2.545 ; 2.884 ; 2.826 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+----------------------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                                   ; -4.815   ; -1.531   ; -3.185   ; -1.396  ; -1.285              ;
;  USBBridge:inst|USBRDn                             ; -4.815   ; -0.179   ; -3.185   ; 0.682   ; -1.285              ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.617   ; 0.847    ; N/A      ; N/A     ; -1.285              ;
;  clk_25mhz                                         ; N/A      ; N/A      ; N/A      ; N/A     ; 19.597              ;
;  inst4|altpll_component|auto_generated|pll1|clk[0] ; -2.610   ; -1.531   ; -1.620   ; -1.396  ; 499.533             ;
; Design-wide TNS                                    ; -755.66  ; -149.592 ; -76.053  ; -68.894 ; -190.18             ;
;  USBBridge:inst|USBRDn                             ; -397.217 ; -1.664   ; -5.540   ; 0.000   ; -149.060            ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -54.995  ; 0.000    ; N/A      ; N/A     ; -41.120             ;
;  clk_25mhz                                         ; N/A      ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[0] ; -303.448 ; -149.592 ; -70.513  ; -68.894 ; 0.000               ;
+----------------------------------------------------+----------+----------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.620 ; 5.085 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 4.037 ; 4.512 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 4.304 ; 4.690 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 2.818 ; 3.179 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 3.508 ; 3.895 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 4.620 ; 5.085 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.935 ; 3.277 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 3.607 ; 3.886 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 4.070 ; 4.467 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; 6.067 ; 6.521 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.331 ; 6.799 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.683 ; -1.284 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.807 ; -1.459 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.683 ; -1.284 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.739 ; -1.318 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.990 ; -1.655 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.847 ; -1.473 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.840 ; -1.455 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.740 ; -1.332 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.894 ; -1.511 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; -2.840 ; -3.479 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -2.982 ; -3.647 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 10.315 ; 10.331 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 10.315 ; 10.331 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 8.436  ; 8.426  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 16.605 ; 16.675 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 14.959 ; 14.790 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 14.289 ; 14.185 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 15.189 ; 15.088 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 15.501 ; 15.488 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 14.880 ; 14.715 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 14.929 ; 14.795 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 15.694 ; 15.545 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 16.605 ; 16.675 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.923  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.905  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.866 ; 14.853 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.108 ; 12.978 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.281 ; 12.187 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.747 ; 11.631 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.866 ; 14.853 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.306 ; 12.174 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.171 ; 13.027 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.678 ; 14.673 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.566 ; 13.542 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ;        ; 7.809  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ;        ; 7.809  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 6.252  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 13.396 ; 13.273 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 11.993 ; 9.772  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 9.831  ; 9.832  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 13.396 ; 13.273 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 12.852 ; 12.854 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.718  ; 9.619  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 9.705  ; 9.555  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 10.171 ; 10.053 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 11.236 ; 11.292 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 9.079  ; 9.097  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 9.079  ; 9.097  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 6.310  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 17.808 ; 17.796 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 16.897 ; 16.882 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 13.901 ; 13.878 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 11.813 ; 11.758 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 12.055 ; 12.067 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 17.808 ; 17.796 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 16.977 ; 16.638 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.743  ; 7.691  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.333  ; 7.290  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.163  ; 4.178  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 4.343 ; 4.062 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 4.924 ; 4.640 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 4.343 ; 4.062 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 4.247 ; 4.487 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.660 ; 4.901 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 4.247 ; 4.487 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.998 ; 5.166 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.990 ; 5.321 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.694 ; 4.931 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 4.466 ; 4.674 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.611 ; 4.775 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 4.968 ; 5.184 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.572 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.748 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.997 ; 5.217 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.333 ; 5.560 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.234 ; 5.451 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.997 ; 5.217 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.209 ; 6.591 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.478 ; 5.780 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.576 ; 5.834 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.053 ; 5.284 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.179 ; 6.498 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ;       ; 3.019 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ;       ; 3.597 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 3.019 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.487 ; 3.667 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.608 ; 3.763 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.584 ; 3.753 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.649 ; 3.817 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 4.146 ; 4.366 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.487 ; 3.667 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.530 ; 3.671 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.734 ; 3.868 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.502 ; 4.695 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 3.381 ; 4.498 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.962 ; 4.498 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 3.381 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.170 ; 3.170 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.286 ; 3.286 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.298 ; 3.298 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.298 ; 3.298 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.170 ; 3.170 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.170 ; 3.170 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.318 ; 3.318 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.472 ; 3.472 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.300 ; 3.300 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 1.956 ; 2.070 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 5.805 ; 5.685 ; 6.001 ; 6.001 ;
; mode_usb_n ; usb_d[1]    ; 5.784 ; 5.666 ; 6.000 ; 6.000 ;
; mode_usb_n ; usb_d[2]    ; 5.784 ; 5.666 ; 6.000 ; 6.000 ;
; mode_usb_n ; usb_d[3]    ; 5.563 ; 5.443 ; 5.742 ; 5.742 ;
; mode_usb_n ; usb_d[4]    ; 5.563 ; 5.443 ; 5.758 ; 5.758 ;
; mode_usb_n ; usb_d[5]    ; 5.881 ; 5.763 ; 6.071 ; 6.071 ;
; mode_usb_n ; usb_d[6]    ; 6.233 ; 6.115 ; 6.424 ; 6.424 ;
; mode_usb_n ; usb_d[7]    ; 5.823 ; 5.705 ; 6.023 ; 6.023 ;
; mode_usb_n ; usb_rdn     ; 4.531 ; 4.531 ; 4.731 ; 4.611 ;
; mode_usb_n ; usb_wr      ; 4.837 ; 4.837 ; 4.965 ; 4.847 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.085 ; 3.019 ; 3.267 ; 3.267 ;
; mode_usb_n ; usb_d[1]    ; 3.091 ; 3.033 ; 3.279 ; 3.279 ;
; mode_usb_n ; usb_d[2]    ; 3.091 ; 3.033 ; 3.279 ; 3.279 ;
; mode_usb_n ; usb_d[3]    ; 2.957 ; 2.891 ; 3.151 ; 3.151 ;
; mode_usb_n ; usb_d[4]    ; 2.952 ; 2.886 ; 3.151 ; 3.151 ;
; mode_usb_n ; usb_d[5]    ; 3.126 ; 3.068 ; 3.299 ; 3.299 ;
; mode_usb_n ; usb_d[6]    ; 3.309 ; 3.251 ; 3.453 ; 3.453 ;
; mode_usb_n ; usb_d[7]    ; 3.092 ; 3.034 ; 3.281 ; 3.281 ;
; mode_usb_n ; usb_rdn     ; 2.390 ; 2.390 ; 2.756 ; 2.690 ;
; mode_usb_n ; usb_wr      ; 2.545 ; 2.545 ; 2.884 ; 2.826 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; usb_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_usb_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_25mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.33 V              ; -0.0027 V           ; 0.131 V                              ; 0.055 V                              ; 3.54e-009 s                 ; 3.29e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.33 V             ; -0.0027 V          ; 0.131 V                             ; 0.055 V                             ; 3.54e-009 s                ; 3.29e-009 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-007 V                  ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-010 s                 ; 3.59e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-007 V                 ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-010 s                ; 3.59e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-007 V                   ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-010 s                  ; 7.91e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-007 V                  ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-010 s                 ; 7.91e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 195      ; 334      ; 5434     ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1161     ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 2        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 0        ; 32       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 195      ; 334      ; 5434     ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1161     ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 2        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 0        ; 32       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 57       ; 61       ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 175      ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 57       ; 61       ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 175      ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 141   ; 141  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 290   ; 290  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 15 14:01:55 2018
Info: Command: quartus_sta ALUUAPR -c ALUUAPR
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "test3" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'ALUUAPR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[0]} {inst4|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name USBBridge:inst|USBRDn USBBridge:inst|USBRDn
    Info: create_clock -period 1.000 -name USBBridge:inst|Z_ALTERA_SYNTHESIZED USBBridge:inst|Z_ALTERA_SYNTHESIZED
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.815
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.815      -397.217 USBBridge:inst|USBRDn 
    Info:    -2.617       -54.995 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -2.610      -303.448 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is -1.531
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.531      -149.592 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.031         0.000 USBBridge:inst|USBRDn 
    Info:     1.354         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case recovery slack is -3.185
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.185        -5.540 USBBridge:inst|USBRDn 
    Info:    -1.620       -70.513 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is -1.396
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.396       -68.894 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.450         0.000 USBBridge:inst|USBRDn 
Info: Worst-case minimum pulse width slack is -1.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.285      -149.060 USBBridge:inst|USBRDn 
    Info:    -1.285       -41.120 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    19.889         0.000 clk_25mhz 
    Info:   499.712         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.301
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.301      -357.333 USBBridge:inst|USBRDn 
    Info:    -2.436       -51.612 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -2.330      -271.399 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is -1.380
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.380      -134.505 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.160         0.000 USBBridge:inst|USBRDn 
    Info:     1.382         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case recovery slack is -2.908
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.908        -5.005 USBBridge:inst|USBRDn 
    Info:    -1.436       -60.928 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is -1.264
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.264       -62.949 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.317         0.000 USBBridge:inst|USBRDn 
Info: Worst-case minimum pulse width slack is -1.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.285      -149.060 USBBridge:inst|USBRDn 
    Info:    -1.285       -41.120 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    19.862         0.000 clk_25mhz 
    Info:   499.592         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.853
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.853      -141.827 USBBridge:inst|USBRDn 
    Info:    -1.181       -20.547 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -0.754       -72.894 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is -1.051
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.051       -94.728 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.179        -1.664 USBBridge:inst|USBRDn 
    Info:     0.847         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case recovery slack is -1.301
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.301        -2.153 USBBridge:inst|USBRDn 
    Info:    -0.309        -4.715 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is -0.865
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.865       -43.925 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.682         0.000 USBBridge:inst|USBRDn 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:inst|USBRDn 
    Info:    -1.000       -32.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    19.597         0.000 clk_25mhz 
    Info:   499.533         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 279 megabytes
    Info: Processing ended: Thu Mar 15 14:02:03 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


