# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Users/cjken/Dropbox/Documents/School/Computer Architecture/Project/FinalProjectCJK.mpf} 
# Loading project FinalProjectCJK
vsim work.CPU_tb
# vsim work.CPU_tb 
# Loading work.CPU_tb
# Loading work.Memory
# Loading work.CPU
# Loading work.mux5b2_1
# Loading work.mux32b2_1
# Loading work.reg_file
# Loading work.controlunit
# Loading work.alu
# Loading work.alu_control
# Loading work.signextender
# Loading work.leftshift2_32b
# ** Warning: (vsim-3015) C:/Users/cjken/Dropbox/Documents/School/Computer Architecture/Project/CPU.v(42): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'in'. The port definition is at: C:/Users/cjken/Dropbox/Documents/School/Computer Architecture/Project/leftshift2_32b.v(4).
# 
#         Region: /CPU_tb/cpu/shiftLeftJump
# ** Warning: (vsim-3015) C:/Users/cjken/Dropbox/Documents/School/Computer Architecture/Project/CPU.v(42): [PCDPC] - Port size (32 or 32) does not match connection size (28) for port 'out'. The port definition is at: C:/Users/cjken/Dropbox/Documents/School/Computer Architecture/Project/leftshift2_32b.v(4).
# 
#         Region: /CPU_tb/cpu/shiftLeftJump
restart
# ** Warning: (vsim-3015) C:/Users/cjken/Dropbox/Documents/School/Computer Architecture/Project/CPU.v(42): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'in'. The port definition is at: C:/Users/cjken/Dropbox/Documents/School/Computer Architecture/Project/leftshift2_32b.v(4).
# 
#         Region: /CPU_tb/cpu/shiftLeftJump
# ** Warning: (vsim-3015) C:/Users/cjken/Dropbox/Documents/School/Computer Architecture/Project/CPU.v(42): [PCDPC] - Port size (32 or 32) does not match connection size (28) for port 'out'. The port definition is at: C:/Users/cjken/Dropbox/Documents/School/Computer Architecture/Project/leftshift2_32b.v(4).
# 
#         Region: /CPU_tb/cpu/shiftLeftJump
add wave -position insertpoint sim:/CPU_tb/*
run
# Break in Module CPU at C:/Users/cjken/Dropbox/Documents/School/Computer Architecture/Project/CPU.v line 74
