$date
	Mon Nov 04 19:09:40 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module test $end
$var wire 1 ! z $end
$var reg 1 " dummy $end
$var reg 513 # dumpfile_path [512:0] $end
$var reg 1 $ w $end
$scope module Ej_2 $end
$var wire 1 % Y1 $end
$var wire 1 & Y2 $end
$var wire 1 $ w $end
$var wire 1 ' y1 $end
$var wire 1 ( y2 $end
$var wire 1 ! z $end
$var wire 1 ) clk $end
$scope module Clockers $end
$var reg 1 ) clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$scope module FFD1 $end
$var wire 1 % D $end
$var wire 1 ) clk $end
$var reg 1 * Q $end
$upscope $end
$scope module FFD2 $end
$var wire 1 & D $end
$var wire 1 ) clk $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
0)
x(
x'
x&
x%
x$
b1101111011101010111010001110000011101010111010000101110011101100110001101100100 #
0"
x!
$end
#1
1)
1$
#2
0)
#3
1)
#4
0)
x&
0!
0$
#5
1)
x!
1$
#6
0)
#7
1)
x&
0!
0$
#8
0)
x!
1$
#9
1)
x&
0!
0$
#10
0)
x!
1$
#11
1)
x&
0!
0$
#12
0)
#13
1)
#14
0)
#15
1)
#16
0)
#17
1)
#18
0)
#19
1)
#20
0)
#21
1)
