Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 15 23:43:34 2019
| Host         : Danielitoh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line36/r_BCD_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.639     -137.745                     28                  317        0.177        0.000                      0                  317        4.500        0.000                       0                   184  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.639     -137.745                     28                  317        0.177        0.000                      0                  317        4.500        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           28  Failing Endpoints,  Worst Slack       -5.639ns,  Total Violation     -137.745ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.639ns  (required time - arrival time)
  Source:                 nolabel_line50/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/monto_ingresado_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.135ns  (logic 11.306ns (74.703%)  route 3.829ns (25.297%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.572     5.093    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  nolabel_line50/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  nolabel_line50/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.613     6.162    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[0]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.286 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.799 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.370 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[13]_i_1/O[1]
                         net (fo=2, routed)           0.295     7.665    nolabel_line50/nolabel_line39/flip2/monto_ingresado3[1]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.306     7.971 r  nolabel_line50/nolabel_line39/flip2/monto_ingresado3_i_1/O
                         net (fo=1, routed)           0.377     8.348    nolabel_line50/nolabel_line39_n_28
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841    12.189 r  nolabel_line50/monto_ingresado3/P[13]
                         net (fo=1, routed)           0.438    12.627    nolabel_line50/monto_ingresado3_n_92
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.643 r  nolabel_line50/monto_ingresado2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    nolabel_line50/monto_ingresado2_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.358 r  nolabel_line50/monto_ingresado2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.360    nolabel_line50/monto_ingresado2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.878 f  nolabel_line50/monto_ingresado2__1/P[6]
                         net (fo=2, routed)           0.786    18.664    nolabel_line50/monto_ingresado2__1_n_99
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.124    18.788 f  nolabel_line50/monto_ingresado[13]_i_2/O
                         net (fo=5, routed)           0.679    19.467    nolabel_line50/monto_ingresado[13]_i_2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.591 r  nolabel_line50/monto_ingresado[13]_i_1/O
                         net (fo=14, routed)          0.637    20.228    nolabel_line50/p_0_in
    SLICE_X55Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.452    14.793    nolabel_line50/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[7]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y5          FDRE (Setup_fdre_C_R)       -0.429    14.589    nolabel_line50/monto_ingresado_reg[7]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -20.228    
  -------------------------------------------------------------------
                         slack                                 -5.639    

Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 nolabel_line50/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/monto_ingresado_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 11.306ns (75.253%)  route 3.718ns (24.747%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.572     5.093    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  nolabel_line50/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  nolabel_line50/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.613     6.162    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[0]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.286 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.799 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.370 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[13]_i_1/O[1]
                         net (fo=2, routed)           0.295     7.665    nolabel_line50/nolabel_line39/flip2/monto_ingresado3[1]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.306     7.971 r  nolabel_line50/nolabel_line39/flip2/monto_ingresado3_i_1/O
                         net (fo=1, routed)           0.377     8.348    nolabel_line50/nolabel_line39_n_28
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841    12.189 r  nolabel_line50/monto_ingresado3/P[13]
                         net (fo=1, routed)           0.438    12.627    nolabel_line50/monto_ingresado3_n_92
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.643 r  nolabel_line50/monto_ingresado2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    nolabel_line50/monto_ingresado2_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.358 r  nolabel_line50/monto_ingresado2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.360    nolabel_line50/monto_ingresado2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.878 f  nolabel_line50/monto_ingresado2__1/P[6]
                         net (fo=2, routed)           0.786    18.664    nolabel_line50/monto_ingresado2__1_n_99
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.124    18.788 f  nolabel_line50/monto_ingresado[13]_i_2/O
                         net (fo=5, routed)           0.679    19.467    nolabel_line50/monto_ingresado[13]_i_2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.591 r  nolabel_line50/monto_ingresado[13]_i_1/O
                         net (fo=14, routed)          0.527    20.117    nolabel_line50/p_0_in
    SLICE_X57Y6          FDRE                                         r  nolabel_line50/monto_ingresado_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.794    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  nolabel_line50/monto_ingresado_reg[4]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y6          FDRE (Setup_fdre_C_R)       -0.429    14.603    nolabel_line50/monto_ingresado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                 -5.514    

Slack (VIOLATED) :        -5.498ns  (required time - arrival time)
  Source:                 nolabel_line50/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/monto_ingresado_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.007ns  (logic 11.306ns (75.337%)  route 3.701ns (24.663%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.572     5.093    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  nolabel_line50/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  nolabel_line50/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.613     6.162    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[0]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.286 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.799 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.370 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[13]_i_1/O[1]
                         net (fo=2, routed)           0.295     7.665    nolabel_line50/nolabel_line39/flip2/monto_ingresado3[1]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.306     7.971 r  nolabel_line50/nolabel_line39/flip2/monto_ingresado3_i_1/O
                         net (fo=1, routed)           0.377     8.348    nolabel_line50/nolabel_line39_n_28
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841    12.189 r  nolabel_line50/monto_ingresado3/P[13]
                         net (fo=1, routed)           0.438    12.627    nolabel_line50/monto_ingresado3_n_92
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.643 r  nolabel_line50/monto_ingresado2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    nolabel_line50/monto_ingresado2_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.358 r  nolabel_line50/monto_ingresado2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.360    nolabel_line50/monto_ingresado2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.878 f  nolabel_line50/monto_ingresado2__1/P[6]
                         net (fo=2, routed)           0.786    18.664    nolabel_line50/monto_ingresado2__1_n_99
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.124    18.788 f  nolabel_line50/monto_ingresado[13]_i_2/O
                         net (fo=5, routed)           0.679    19.467    nolabel_line50/monto_ingresado[13]_i_2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.591 r  nolabel_line50/monto_ingresado[13]_i_1/O
                         net (fo=14, routed)          0.510    20.101    nolabel_line50/p_0_in
    SLICE_X57Y4          FDRE                                         r  nolabel_line50/monto_ingresado_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.794    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  nolabel_line50/monto_ingresado_reg[8]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    nolabel_line50/monto_ingresado_reg[8]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -20.101    
  -------------------------------------------------------------------
                         slack                                 -5.498    

Slack (VIOLATED) :        -5.498ns  (required time - arrival time)
  Source:                 nolabel_line50/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/monto_ingresado_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.007ns  (logic 11.306ns (75.337%)  route 3.701ns (24.663%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.572     5.093    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  nolabel_line50/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  nolabel_line50/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.613     6.162    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[0]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.286 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.799 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.370 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[13]_i_1/O[1]
                         net (fo=2, routed)           0.295     7.665    nolabel_line50/nolabel_line39/flip2/monto_ingresado3[1]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.306     7.971 r  nolabel_line50/nolabel_line39/flip2/monto_ingresado3_i_1/O
                         net (fo=1, routed)           0.377     8.348    nolabel_line50/nolabel_line39_n_28
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841    12.189 r  nolabel_line50/monto_ingresado3/P[13]
                         net (fo=1, routed)           0.438    12.627    nolabel_line50/monto_ingresado3_n_92
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.643 r  nolabel_line50/monto_ingresado2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    nolabel_line50/monto_ingresado2_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.358 r  nolabel_line50/monto_ingresado2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.360    nolabel_line50/monto_ingresado2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.878 f  nolabel_line50/monto_ingresado2__1/P[6]
                         net (fo=2, routed)           0.786    18.664    nolabel_line50/monto_ingresado2__1_n_99
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.124    18.788 f  nolabel_line50/monto_ingresado[13]_i_2/O
                         net (fo=5, routed)           0.679    19.467    nolabel_line50/monto_ingresado[13]_i_2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.591 r  nolabel_line50/monto_ingresado[13]_i_1/O
                         net (fo=14, routed)          0.510    20.101    nolabel_line50/p_0_in
    SLICE_X57Y4          FDRE                                         r  nolabel_line50/monto_ingresado_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.794    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  nolabel_line50/monto_ingresado_reg[9]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    nolabel_line50/monto_ingresado_reg[9]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -20.101    
  -------------------------------------------------------------------
                         slack                                 -5.498    

Slack (VIOLATED) :        -5.471ns  (required time - arrival time)
  Source:                 nolabel_line50/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/monto_ingresado_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.886ns  (logic 11.306ns (75.953%)  route 3.580ns (24.047%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.572     5.093    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  nolabel_line50/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  nolabel_line50/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.613     6.162    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[0]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.286 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.799 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.370 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[13]_i_1/O[1]
                         net (fo=2, routed)           0.295     7.665    nolabel_line50/nolabel_line39/flip2/monto_ingresado3[1]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.306     7.971 r  nolabel_line50/nolabel_line39/flip2/monto_ingresado3_i_1/O
                         net (fo=1, routed)           0.377     8.348    nolabel_line50/nolabel_line39_n_28
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841    12.189 r  nolabel_line50/monto_ingresado3/P[13]
                         net (fo=1, routed)           0.438    12.627    nolabel_line50/monto_ingresado3_n_92
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.643 r  nolabel_line50/monto_ingresado2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    nolabel_line50/monto_ingresado2_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.358 r  nolabel_line50/monto_ingresado2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.360    nolabel_line50/monto_ingresado2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.878 f  nolabel_line50/monto_ingresado2__1/P[6]
                         net (fo=2, routed)           0.786    18.664    nolabel_line50/monto_ingresado2__1_n_99
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.124    18.788 f  nolabel_line50/monto_ingresado[13]_i_2/O
                         net (fo=5, routed)           0.679    19.467    nolabel_line50/monto_ingresado[13]_i_2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.591 r  nolabel_line50/monto_ingresado[13]_i_1/O
                         net (fo=14, routed)          0.388    19.979    nolabel_line50/p_0_in
    SLICE_X56Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.794    nolabel_line50/clk_IBUF_BUFG
    SLICE_X56Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[0]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y5          FDRE (Setup_fdre_C_R)       -0.524    14.508    nolabel_line50/monto_ingresado_reg[0]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -19.979    
  -------------------------------------------------------------------
                         slack                                 -5.471    

Slack (VIOLATED) :        -5.471ns  (required time - arrival time)
  Source:                 nolabel_line50/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/monto_ingresado_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.886ns  (logic 11.306ns (75.953%)  route 3.580ns (24.047%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.572     5.093    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  nolabel_line50/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  nolabel_line50/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.613     6.162    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[0]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.286 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.799 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.370 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[13]_i_1/O[1]
                         net (fo=2, routed)           0.295     7.665    nolabel_line50/nolabel_line39/flip2/monto_ingresado3[1]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.306     7.971 r  nolabel_line50/nolabel_line39/flip2/monto_ingresado3_i_1/O
                         net (fo=1, routed)           0.377     8.348    nolabel_line50/nolabel_line39_n_28
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841    12.189 r  nolabel_line50/monto_ingresado3/P[13]
                         net (fo=1, routed)           0.438    12.627    nolabel_line50/monto_ingresado3_n_92
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.643 r  nolabel_line50/monto_ingresado2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    nolabel_line50/monto_ingresado2_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.358 r  nolabel_line50/monto_ingresado2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.360    nolabel_line50/monto_ingresado2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.878 f  nolabel_line50/monto_ingresado2__1/P[6]
                         net (fo=2, routed)           0.786    18.664    nolabel_line50/monto_ingresado2__1_n_99
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.124    18.788 f  nolabel_line50/monto_ingresado[13]_i_2/O
                         net (fo=5, routed)           0.679    19.467    nolabel_line50/monto_ingresado[13]_i_2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.591 r  nolabel_line50/monto_ingresado[13]_i_1/O
                         net (fo=14, routed)          0.388    19.979    nolabel_line50/p_0_in
    SLICE_X56Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.794    nolabel_line50/clk_IBUF_BUFG
    SLICE_X56Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[1]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y5          FDRE (Setup_fdre_C_R)       -0.524    14.508    nolabel_line50/monto_ingresado_reg[1]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -19.979    
  -------------------------------------------------------------------
                         slack                                 -5.471    

Slack (VIOLATED) :        -5.471ns  (required time - arrival time)
  Source:                 nolabel_line50/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/monto_ingresado_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.886ns  (logic 11.306ns (75.953%)  route 3.580ns (24.047%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.572     5.093    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  nolabel_line50/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  nolabel_line50/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.613     6.162    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[0]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.286 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.799 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.370 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[13]_i_1/O[1]
                         net (fo=2, routed)           0.295     7.665    nolabel_line50/nolabel_line39/flip2/monto_ingresado3[1]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.306     7.971 r  nolabel_line50/nolabel_line39/flip2/monto_ingresado3_i_1/O
                         net (fo=1, routed)           0.377     8.348    nolabel_line50/nolabel_line39_n_28
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841    12.189 r  nolabel_line50/monto_ingresado3/P[13]
                         net (fo=1, routed)           0.438    12.627    nolabel_line50/monto_ingresado3_n_92
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.643 r  nolabel_line50/monto_ingresado2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    nolabel_line50/monto_ingresado2_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.358 r  nolabel_line50/monto_ingresado2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.360    nolabel_line50/monto_ingresado2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.878 f  nolabel_line50/monto_ingresado2__1/P[6]
                         net (fo=2, routed)           0.786    18.664    nolabel_line50/monto_ingresado2__1_n_99
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.124    18.788 f  nolabel_line50/monto_ingresado[13]_i_2/O
                         net (fo=5, routed)           0.679    19.467    nolabel_line50/monto_ingresado[13]_i_2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.591 r  nolabel_line50/monto_ingresado[13]_i_1/O
                         net (fo=14, routed)          0.388    19.979    nolabel_line50/p_0_in
    SLICE_X56Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.794    nolabel_line50/clk_IBUF_BUFG
    SLICE_X56Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[2]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y5          FDRE (Setup_fdre_C_R)       -0.524    14.508    nolabel_line50/monto_ingresado_reg[2]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -19.979    
  -------------------------------------------------------------------
                         slack                                 -5.471    

Slack (VIOLATED) :        -5.471ns  (required time - arrival time)
  Source:                 nolabel_line50/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/monto_ingresado_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.886ns  (logic 11.306ns (75.953%)  route 3.580ns (24.047%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.572     5.093    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  nolabel_line50/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  nolabel_line50/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.613     6.162    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[0]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.286 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.799 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.370 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[13]_i_1/O[1]
                         net (fo=2, routed)           0.295     7.665    nolabel_line50/nolabel_line39/flip2/monto_ingresado3[1]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.306     7.971 r  nolabel_line50/nolabel_line39/flip2/monto_ingresado3_i_1/O
                         net (fo=1, routed)           0.377     8.348    nolabel_line50/nolabel_line39_n_28
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841    12.189 r  nolabel_line50/monto_ingresado3/P[13]
                         net (fo=1, routed)           0.438    12.627    nolabel_line50/monto_ingresado3_n_92
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.643 r  nolabel_line50/monto_ingresado2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    nolabel_line50/monto_ingresado2_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.358 r  nolabel_line50/monto_ingresado2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.360    nolabel_line50/monto_ingresado2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.878 f  nolabel_line50/monto_ingresado2__1/P[6]
                         net (fo=2, routed)           0.786    18.664    nolabel_line50/monto_ingresado2__1_n_99
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.124    18.788 f  nolabel_line50/monto_ingresado[13]_i_2/O
                         net (fo=5, routed)           0.679    19.467    nolabel_line50/monto_ingresado[13]_i_2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.591 r  nolabel_line50/monto_ingresado[13]_i_1/O
                         net (fo=14, routed)          0.388    19.979    nolabel_line50/p_0_in
    SLICE_X56Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.794    nolabel_line50/clk_IBUF_BUFG
    SLICE_X56Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[6]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y5          FDRE (Setup_fdre_C_R)       -0.524    14.508    nolabel_line50/monto_ingresado_reg[6]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -19.979    
  -------------------------------------------------------------------
                         slack                                 -5.471    

Slack (VIOLATED) :        -5.376ns  (required time - arrival time)
  Source:                 nolabel_line50/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/monto_ingresado_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.886ns  (logic 11.306ns (75.953%)  route 3.580ns (24.047%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.572     5.093    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  nolabel_line50/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  nolabel_line50/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.613     6.162    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[0]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.286 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.799 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.370 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[13]_i_1/O[1]
                         net (fo=2, routed)           0.295     7.665    nolabel_line50/nolabel_line39/flip2/monto_ingresado3[1]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.306     7.971 r  nolabel_line50/nolabel_line39/flip2/monto_ingresado3_i_1/O
                         net (fo=1, routed)           0.377     8.348    nolabel_line50/nolabel_line39_n_28
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841    12.189 r  nolabel_line50/monto_ingresado3/P[13]
                         net (fo=1, routed)           0.438    12.627    nolabel_line50/monto_ingresado3_n_92
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.643 r  nolabel_line50/monto_ingresado2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    nolabel_line50/monto_ingresado2_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.358 r  nolabel_line50/monto_ingresado2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.360    nolabel_line50/monto_ingresado2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.878 f  nolabel_line50/monto_ingresado2__1/P[6]
                         net (fo=2, routed)           0.786    18.664    nolabel_line50/monto_ingresado2__1_n_99
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.124    18.788 f  nolabel_line50/monto_ingresado[13]_i_2/O
                         net (fo=5, routed)           0.679    19.467    nolabel_line50/monto_ingresado[13]_i_2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.591 r  nolabel_line50/monto_ingresado[13]_i_1/O
                         net (fo=14, routed)          0.388    19.979    nolabel_line50/p_0_in
    SLICE_X57Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.794    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[10]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y5          FDRE (Setup_fdre_C_R)       -0.429    14.603    nolabel_line50/monto_ingresado_reg[10]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -19.979    
  -------------------------------------------------------------------
                         slack                                 -5.376    

Slack (VIOLATED) :        -5.376ns  (required time - arrival time)
  Source:                 nolabel_line50/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/monto_ingresado_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.886ns  (logic 11.306ns (75.953%)  route 3.580ns (24.047%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.572     5.093    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  nolabel_line50/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  nolabel_line50/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.613     6.162    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[0]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.286 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas[3]_i_2_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.799 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[3]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[7]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[11]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.370 r  nolabel_line50/nolabel_line43/flip2/monedas_10_ingresadas_reg[13]_i_1/O[1]
                         net (fo=2, routed)           0.295     7.665    nolabel_line50/nolabel_line39/flip2/monto_ingresado3[1]
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.306     7.971 r  nolabel_line50/nolabel_line39/flip2/monto_ingresado3_i_1/O
                         net (fo=1, routed)           0.377     8.348    nolabel_line50/nolabel_line39_n_28
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841    12.189 r  nolabel_line50/monto_ingresado3/P[13]
                         net (fo=1, routed)           0.438    12.627    nolabel_line50/monto_ingresado3_n_92
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.643 r  nolabel_line50/monto_ingresado2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    nolabel_line50/monto_ingresado2_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.358 r  nolabel_line50/monto_ingresado2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.360    nolabel_line50/monto_ingresado2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.878 f  nolabel_line50/monto_ingresado2__1/P[6]
                         net (fo=2, routed)           0.786    18.664    nolabel_line50/monto_ingresado2__1_n_99
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.124    18.788 f  nolabel_line50/monto_ingresado[13]_i_2/O
                         net (fo=5, routed)           0.679    19.467    nolabel_line50/monto_ingresado[13]_i_2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.591 r  nolabel_line50/monto_ingresado[13]_i_1/O
                         net (fo=14, routed)          0.388    19.979    nolabel_line50/p_0_in
    SLICE_X57Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.794    nolabel_line50/clk_IBUF_BUFG
    SLICE_X57Y5          FDRE                                         r  nolabel_line50/monto_ingresado_reg[11]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y5          FDRE (Setup_fdre_C_R)       -0.429    14.603    nolabel_line50/monto_ingresado_reg[11]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -19.979    
  -------------------------------------------------------------------
                         slack                                 -5.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line36/r_Loop_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line36/r_Loop_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.564     1.447    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[0]/Q
                         net (fo=8, routed)           0.132     1.720    nolabel_line53/nolabel_line36/r_Loop_Count_reg_n_0_[0]
    SLICE_X50Y10         LUT5 (Prop_lut5_I2_O)        0.048     1.768 r  nolabel_line53/nolabel_line36/r_Loop_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.768    nolabel_line53/nolabel_line36/r_Loop_Count[3]
    SLICE_X50Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     1.962    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[3]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.131     1.591    nolabel_line53/nolabel_line36/r_Loop_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line50/nolabel_line42/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/nolabel_line42/flip2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.566     1.449    nolabel_line50/nolabel_line42/flip1/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  nolabel_line50/nolabel_line42/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  nolabel_line50/nolabel_line42/flip1/Q_reg/Q
                         net (fo=2, routed)           0.123     1.713    nolabel_line50/nolabel_line42/flip2/cable1
    SLICE_X55Y3          FDRE                                         r  nolabel_line50/nolabel_line42/flip2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.837     1.964    nolabel_line50/nolabel_line42/flip2/clk_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  nolabel_line50/nolabel_line42/flip2/Q_reg/C
                         clock pessimism             -0.499     1.465    
    SLICE_X55Y3          FDRE (Hold_fdre_C_D)         0.066     1.531    nolabel_line50/nolabel_line42/flip2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line36/r_Loop_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line36/r_Loop_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.564     1.447    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[0]/Q
                         net (fo=8, routed)           0.132     1.720    nolabel_line53/nolabel_line36/r_Loop_Count_reg_n_0_[0]
    SLICE_X50Y10         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  nolabel_line53/nolabel_line36/r_Loop_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.765    nolabel_line53/nolabel_line36/r_Loop_Count[2]
    SLICE_X50Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     1.962    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[2]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.120     1.580    nolabel_line53/nolabel_line36/r_Loop_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line36/r_Loop_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line36/r_Loop_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.564     1.447    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[0]/Q
                         net (fo=8, routed)           0.136     1.724    nolabel_line53/nolabel_line36/r_Loop_Count_reg_n_0_[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.769 r  nolabel_line53/nolabel_line36/r_Loop_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.769    nolabel_line53/nolabel_line36/r_Loop_Count[4]
    SLICE_X50Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     1.962    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[4]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.121     1.581    nolabel_line53/nolabel_line36/r_Loop_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 nolabel_line50/nolabel_line43/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/nolabel_line43/flip2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.567     1.450    nolabel_line50/nolabel_line43/flip1/clk_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  nolabel_line50/nolabel_line43/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line50/nolabel_line43/flip1/Q_reg/Q
                         net (fo=2, routed)           0.127     1.718    nolabel_line50/nolabel_line43/flip2/cable1
    SLICE_X55Y0          FDRE                                         r  nolabel_line50/nolabel_line43/flip2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.838     1.965    nolabel_line50/nolabel_line43/flip2/clk_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  nolabel_line50/nolabel_line43/flip2/Q_reg/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.070     1.520    nolabel_line50/nolabel_line43/flip2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line36/r_BCD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line36/r_BCD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.445    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  nolabel_line53/nolabel_line36/r_BCD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line53/nolabel_line36/r_BCD_reg[1]/Q
                         net (fo=6, routed)           0.120     1.706    nolabel_line53/nolabel_line36/BCD[1]
    SLICE_X49Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.751 r  nolabel_line53/nolabel_line36/r_BCD[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    nolabel_line53/nolabel_line36/r_BCD0_in[2]
    SLICE_X49Y14         FDRE                                         r  nolabel_line53/nolabel_line36/r_BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.958    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  nolabel_line53/nolabel_line36/r_BCD_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.091     1.549    nolabel_line53/nolabel_line36/r_BCD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line36/r_Loop_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line36/r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.564     1.447    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  nolabel_line53/nolabel_line36/r_Loop_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  nolabel_line53/nolabel_line36/r_Loop_Count_reg[6]/Q
                         net (fo=4, routed)           0.106     1.717    nolabel_line53/nolabel_line36/r_Loop_Count_reg_n_0_[6]
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.762 r  nolabel_line53/nolabel_line36/r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.762    nolabel_line53/nolabel_line36/p_0_in__0[2]
    SLICE_X51Y11         FDRE                                         r  nolabel_line53/nolabel_line36/r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     1.962    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X51Y11         FDRE                                         r  nolabel_line53/nolabel_line36/r_SM_Main_reg[2]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.092     1.552    nolabel_line53/nolabel_line36/r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line50/nolabel_line42/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/monedas_50_ingresadas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.566     1.449    nolabel_line50/nolabel_line42/flip1/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  nolabel_line50/nolabel_line42/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  nolabel_line50/nolabel_line42/flip1/Q_reg/Q
                         net (fo=2, routed)           0.099     1.689    nolabel_line50/nolabel_line42/flip2/cable1
    SLICE_X54Y4          LUT3 (Prop_lut3_I2_O)        0.045     1.734 r  nolabel_line50/nolabel_line42/flip2/monedas_50_ingresadas[3]_i_2/O
                         net (fo=1, routed)           0.000     1.734    nolabel_line50/nolabel_line42/flip2/monedas_50_ingresadas[3]_i_2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.804 r  nolabel_line50/nolabel_line42/flip2/monedas_50_ingresadas_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.804    nolabel_line50/nolabel_line42_n_3
    SLICE_X54Y4          FDRE                                         r  nolabel_line50/monedas_50_ingresadas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.837     1.964    nolabel_line50/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  nolabel_line50/monedas_50_ingresadas_reg[0]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X54Y4          FDRE (Hold_fdre_C_D)         0.130     1.592    nolabel_line50/monedas_50_ingresadas_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line36/r_Binary_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line36/r_Binary_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.565     1.448    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  nolabel_line53/nolabel_line36/r_Binary_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  nolabel_line53/nolabel_line36/r_Binary_reg[12]/Q
                         net (fo=1, routed)           0.141     1.753    nolabel_line53/nolabel_line36/r_Binary_reg_n_0_[12]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.798 r  nolabel_line53/nolabel_line36/r_Binary[13]_i_2/O
                         net (fo=1, routed)           0.000     1.798    nolabel_line53/nolabel_line36/r_Binary[13]_i_2_n_0
    SLICE_X54Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Binary_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     1.962    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Binary_reg[13]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X54Y10         FDRE (Hold_fdre_C_D)         0.120     1.583    nolabel_line53/nolabel_line36/r_Binary_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line36/r_Binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line36/r_Binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.564     1.447    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  nolabel_line53/nolabel_line36/r_Binary_reg[2]/Q
                         net (fo=1, routed)           0.093     1.688    nolabel_line53/nolabel_line36/r_Binary_reg_n_0_[2]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.099     1.787 r  nolabel_line53/nolabel_line36/r_Binary[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    nolabel_line53/nolabel_line36/r_Binary[3]_i_1_n_0
    SLICE_X54Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     1.962    nolabel_line53/nolabel_line36/clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  nolabel_line53/nolabel_line36/r_Binary_reg[3]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y10         FDRE (Hold_fdre_C_D)         0.121     1.568    nolabel_line53/nolabel_line36/r_Binary_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    nolabel_line50/monedas_100_ingresadas_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y8    nolabel_line50/monedas_100_ingresadas_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y8    nolabel_line50/monedas_100_ingresadas_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y9    nolabel_line50/monedas_100_ingresadas_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y9    nolabel_line50/monedas_100_ingresadas_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    nolabel_line50/monedas_100_ingresadas_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    nolabel_line50/monedas_100_ingresadas_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    nolabel_line50/monedas_100_ingresadas_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y7    nolabel_line50/monedas_100_ingresadas_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   nolabel_line53/nolabel_line36/r_BCD_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   nolabel_line53/nolabel_line36/r_BCD_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   nolabel_line53/nolabel_line36/r_BCD_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   nolabel_line53/nolabel_line36/r_BCD_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   nolabel_line53/nolabel_line36/r_BCD_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   nolabel_line53/nolabel_line36/r_BCD_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13   nolabel_line53/nolabel_line36/r_BCD_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13   nolabel_line53/nolabel_line36/r_BCD_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13   nolabel_line53/nolabel_line36/r_BCD_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13   nolabel_line53/nolabel_line36/r_BCD_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    nolabel_line50/monedas_100_ingresadas_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    nolabel_line50/monedas_100_ingresadas_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   nolabel_line53/nolabel_line35/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   nolabel_line53/nolabel_line35/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   nolabel_line53/nolabel_line35/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   nolabel_line53/nolabel_line35/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   nolabel_line53/nolabel_line35/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   nolabel_line53/nolabel_line35/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   nolabel_line53/nolabel_line35/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   nolabel_line53/nolabel_line35/counter_reg[17]/C



