*******************************************************
 i++ debug log file                                    
 This file contains diagnostic information. Any errors 
 or unexpected behavior encountered when running i++   
 should be reported as bugs. Thank you.                
*******************************************************

Compiler Command: i++ -v -v -march=CycloneV --time quartus-hlssynt.log myproject_test.cpp firmware/myproject.cpp -o myproject-fpga

2026.02.22.01:30:21 Info: Doing: <b>qsys-script --script=myproject.tcl</b>
2026.02.22.01:30:24 Info: create_system myproject
2026.02.22.01:30:24 Info: set_project_property HIDE_FROM_IP_CATALOG false
2026.02.22.01:30:24 Info: set_project_property DEVICE_FAMILY CycloneV
2026.02.22.01:30:24 Info: set_project_property DEVICE 5CGXFC7C7F23C8
2026.02.22.01:30:24 Info: add_instance myproject_internal_inst myproject_internal 
2026.02.22.01:30:25 Info: set_instance_property myproject_internal_inst AUTO_EXPORT true
2026.02.22.01:30:25 Info: save_system myproject.qsys
Generating qsys simulation system: tb
2026.02.22.01:30:26 Info: Doing: <b>qsys-script --1 --search-path=/home/renz/intelFPGA_pro/24.1/hls/ip/,.,../components/**/*,$ --script=/home/renz/intelFPGA_pro/24.1/hls/share/lib/tcl/hls_sim_generate_qsys.tcl --cmd=set quartus_pro 0; set num_reset_cycles 4; set sim_qsys tb; set component_list myproject; set component_call_count_filename .</b>
2026.02.22.01:30:29 Info: create_system tb
2026.02.22.01:30:29 Info: add_instance clock_reset_inst hls_sim_clock_reset 
2026.02.22.01:30:29 Info: set_instance_parameter_value clock_reset_inst RESET_CYCLE_HOLD 4
2026.02.22.01:30:29 Info: add_instance myproject_inst myproject 
2026.02.22.01:30:30 Info: get_composed_instance_assignment myproject_inst myproject_internal_inst hls.compressed.name
2026.02.22.01:30:30 Info: add_instance main_dpi_controller_inst hls_sim_main_dpi_controller 
2026.02.22.01:30:30 Info: set_instance_parameter_value main_dpi_controller_inst NUM_COMPONENTS 1
2026.02.22.01:30:30 Info: set_instance_parameter_value main_dpi_controller_inst COMPONENT_NAMES_STR myproject
2026.02.22.01:30:30 Info: add_connection clock_reset_inst.clock main_dpi_controller_inst.clock
2026.02.22.01:30:30 Info: add_connection clock_reset_inst.clock2x main_dpi_controller_inst.clock2x
2026.02.22.01:30:30 Info: add_connection clock_reset_inst.reset main_dpi_controller_inst.reset
2026.02.22.01:30:30 Info: add_connection main_dpi_controller_inst.reset_ctrl clock_reset_inst.reset_ctrl
2026.02.22.01:30:30 Info: add_connection clock_reset_inst.clock myproject_inst.clock
2026.02.22.01:30:30 Info: add_connection clock_reset_inst.reset myproject_inst.reset
2026.02.22.01:30:30 Info: get_instance_interfaces myproject_inst
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst call DESCRIPTION
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst call CLASS_NAME
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst call
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst clock DESCRIPTION
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst clock CLASS_NAME
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst clock
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst inputs DESCRIPTION
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst inputs CLASS_NAME
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst inputs
2026.02.22.01:30:30 Info: get_composed_instance_assignment myproject_inst myproject_internal_inst hls.compressed.name
2026.02.22.01:30:30 Info: get_instance_interface_assignment myproject_inst inputs hls.cosim.name
2026.02.22.01:30:30 Info: add_instance stream_source_dpi_bfm_myproject_inputs_inst hls_sim_stream_source_dpi_bfm 
2026.02.22.01:30:30 Info: add_connection clock_reset_inst.clock stream_source_dpi_bfm_myproject_inputs_inst.clock
2026.02.22.01:30:30 Info: add_connection clock_reset_inst.clock2x stream_source_dpi_bfm_myproject_inputs_inst.clock2x
2026.02.22.01:30:30 Info: add_connection clock_reset_inst.reset stream_source_dpi_bfm_myproject_inputs_inst.reset
2026.02.22.01:30:30 Info: get_instance_interface_port_property myproject_inst inputs inputs WIDTH
2026.02.22.01:30:30 Info: set_instance_parameter_value stream_source_dpi_bfm_myproject_inputs_inst FORCE_STREAM_CONDUIT 1
2026.02.22.01:30:30 Info: set_instance_parameter_value stream_source_dpi_bfm_myproject_inputs_inst STREAM_DATAWIDTH 3136
2026.02.22.01:30:30 Info: set_instance_parameter_value stream_source_dpi_bfm_myproject_inputs_inst INTERFACE_NAME inputs
2026.02.22.01:30:30 Info: set_instance_parameter_value stream_source_dpi_bfm_myproject_inputs_inst COMPONENT_NAME myproject
2026.02.22.01:30:30 Info: add_connection stream_source_dpi_bfm_myproject_inputs_inst.source_data myproject_inst.inputs
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst reset DESCRIPTION
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst reset CLASS_NAME
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst reset
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst return DESCRIPTION
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst return CLASS_NAME
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst return
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst returndata DESCRIPTION
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst returndata CLASS_NAME
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst returndata
2026.02.22.01:30:30 Info: get_composed_instance_assignment myproject_inst myproject_internal_inst hls.cosim.name
2026.02.22.01:30:30 Info: get_composed_instance_assignment myproject_inst myproject_internal_inst hls.compressed.name
2026.02.22.01:30:30 Info: add_instance component_dpi_controller_myproject_inst hls_sim_component_dpi_controller 
2026.02.22.01:30:30 Info: add_connection clock_reset_inst.clock component_dpi_controller_myproject_inst.clock
2026.02.22.01:30:30 Info: add_connection clock_reset_inst.clock2x component_dpi_controller_myproject_inst.clock2x
2026.02.22.01:30:30 Info: add_connection clock_reset_inst.reset component_dpi_controller_myproject_inst.reset
2026.02.22.01:30:30 Info: add_connection component_dpi_controller_myproject_inst.component_call myproject_inst.call
2026.02.22.01:30:30 Info: add_connection myproject_inst.return component_dpi_controller_myproject_inst.component_return
2026.02.22.01:30:30 Info: get_instance_interfaces myproject_inst
2026.02.22.01:30:30 Info: get_instance_interface_port_property myproject_inst returndata returndata WIDTH
2026.02.22.01:30:30 Info: set_instance_parameter_value component_dpi_controller_myproject_inst RETURN_DATAWIDTH 160
2026.02.22.01:30:30 Info: add_connection myproject_inst.returndata component_dpi_controller_myproject_inst.returndata
2026.02.22.01:30:30 Info: set_instance_parameter_value component_dpi_controller_myproject_inst COMPONENT_NAME myproject
2026.02.22.01:30:30 Info: set_instance_parameter_value component_dpi_controller_myproject_inst COMPONENT_MANGLED_NAME _Z9myproject10input_data
2026.02.22.01:30:30 Info: add_instance myproject_component_dpi_controller_bind_conduit_fanout_inst avalon_conduit_fanout 
2026.02.22.01:30:30 Info: set_instance_parameter_value myproject_component_dpi_controller_bind_conduit_fanout_inst numFanOut 1
2026.02.22.01:30:30 Info: add_instance myproject_component_dpi_controller_enable_conduit_fanout_inst avalon_conduit_fanout 
2026.02.22.01:30:30 Info: set_instance_parameter_value myproject_component_dpi_controller_enable_conduit_fanout_inst numFanOut 1
2026.02.22.01:30:30 Info: add_instance myproject_component_dpi_controller_implicit_ready_conduit_fanout_inst avalon_conduit_fanout 
2026.02.22.01:30:30 Info: set_instance_parameter_value myproject_component_dpi_controller_implicit_ready_conduit_fanout_inst numFanOut 1
2026.02.22.01:30:30 Info: add_connection component_dpi_controller_myproject_inst.read_implicit_streams myproject_component_dpi_controller_implicit_ready_conduit_fanout_inst.in_conduit
2026.02.22.01:30:30 Info: add_connection component_dpi_controller_myproject_inst.dpi_control_bind myproject_component_dpi_controller_bind_conduit_fanout_inst.in_conduit
2026.02.22.01:30:30 Info: add_connection component_dpi_controller_myproject_inst.dpi_control_enable myproject_component_dpi_controller_enable_conduit_fanout_inst.in_conduit
2026.02.22.01:30:30 Info: get_instance_interfaces myproject_inst
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst call
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst clock
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst inputs
2026.02.22.01:30:30 Info: get_instance_interface_property myproject_inst inputs CLASS_NAME
2026.02.22.01:30:30 Info: add_connection myproject_component_dpi_controller_bind_conduit_fanout_inst.out_conduit_0 stream_source_dpi_bfm_myproject_inputs_inst.dpi_control_bind
2026.02.22.01:30:30 Info: add_connection myproject_component_dpi_controller_enable_conduit_fanout_inst.out_conduit_0 stream_source_dpi_bfm_myproject_inputs_inst.dpi_control_enable
2026.02.22.01:30:30 Info: add_connection myproject_component_dpi_controller_implicit_ready_conduit_fanout_inst.out_conduit_0 stream_source_dpi_bfm_myproject_inputs_inst.source_ready
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst reset
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst return
2026.02.22.01:30:30 Info: get_instance_interface_ports myproject_inst returndata
2026.02.22.01:30:30 Info: add_instance split_component_start_inst avalon_split_multibit_conduit 
2026.02.22.01:30:30 Info: set_instance_parameter_value split_component_start_inst multibit_width 1
2026.02.22.01:30:30 Info: add_connection main_dpi_controller_inst.component_enabled split_component_start_inst.in_conduit
2026.02.22.01:30:30 Info: add_connection split_component_start_inst.out_conduit_0 component_dpi_controller_myproject_inst.component_enabled
2026.02.22.01:30:30 Info: add_instance concatenate_component_done_inst avalon_concatenate_singlebit_conduits 
2026.02.22.01:30:30 Info: set_instance_parameter_value concatenate_component_done_inst multibit_width 1
2026.02.22.01:30:30 Info: add_connection concatenate_component_done_inst.out_conduit main_dpi_controller_inst.component_done
2026.02.22.01:30:30 Info: add_instance concatenate_component_wait_for_stream_writes_inst avalon_concatenate_singlebit_conduits 
2026.02.22.01:30:30 Info: set_instance_parameter_value concatenate_component_wait_for_stream_writes_inst multibit_width 1
2026.02.22.01:30:30 Info: add_connection concatenate_component_wait_for_stream_writes_inst.out_conduit main_dpi_controller_inst.component_wait_for_stream_writes
2026.02.22.01:30:30 Info: add_connection component_dpi_controller_myproject_inst.component_done concatenate_component_done_inst.in_conduit_0
2026.02.22.01:30:30 Info: add_connection component_dpi_controller_myproject_inst.component_wait_for_stream_writes concatenate_component_wait_for_stream_writes_inst.in_conduit_0
2026.02.22.01:30:30 Info: save_system tb.qsys
2026.02.22.01:30:34 Info: Saving generation log to /home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/tb_generation.rpt
2026.02.22.01:30:34 Info: Starting: <b>Create simulation model</b>
2026.02.22.01:30:34 Info: qsys-generate /home/renz/hls4ml_14/myproject-fpga.prj/verification/tb.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/simulation --family="Cyclone V" --part=5CGXFC7C7F23C8
2026.02.22.01:30:34 Info: Loading verification/tb.qsys
2026.02.22.01:30:34 Info: Reading input file
2026.02.22.01:30:34 Info: Adding clock_reset_inst [hls_sim_clock_reset 1.0]
2026.02.22.01:30:34 Info: Parameterizing module clock_reset_inst
2026.02.22.01:30:34 Info: Adding component_dpi_controller_myproject_inst [hls_sim_component_dpi_controller 1.0]
2026.02.22.01:30:34 Info: Parameterizing module component_dpi_controller_myproject_inst
2026.02.22.01:30:34 Info: Adding concatenate_component_done_inst [avalon_concatenate_singlebit_conduits 1.0]
2026.02.22.01:30:34 Info: Parameterizing module concatenate_component_done_inst
2026.02.22.01:30:34 Info: Adding concatenate_component_wait_for_stream_writes_inst [avalon_concatenate_singlebit_conduits 1.0]
2026.02.22.01:30:34 Info: Parameterizing module concatenate_component_wait_for_stream_writes_inst
2026.02.22.01:30:34 Info: Adding main_dpi_controller_inst [hls_sim_main_dpi_controller 1.0]
2026.02.22.01:30:34 Info: Parameterizing module main_dpi_controller_inst
2026.02.22.01:30:34 Info: Adding myproject_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
2026.02.22.01:30:34 Info: Parameterizing module myproject_component_dpi_controller_bind_conduit_fanout_inst
2026.02.22.01:30:34 Info: Adding myproject_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
2026.02.22.01:30:34 Info: Parameterizing module myproject_component_dpi_controller_enable_conduit_fanout_inst
2026.02.22.01:30:34 Info: Adding myproject_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
2026.02.22.01:30:34 Info: Parameterizing module myproject_component_dpi_controller_implicit_ready_conduit_fanout_inst
2026.02.22.01:30:34 Info: Adding myproject_inst [myproject 1.0]
2026.02.22.01:30:34 Info: Parameterizing module myproject_inst
2026.02.22.01:30:34 Info: Adding split_component_start_inst [avalon_split_multibit_conduit 1.0]
2026.02.22.01:30:34 Info: Parameterizing module split_component_start_inst
2026.02.22.01:30:34 Info: Adding stream_source_dpi_bfm_myproject_inputs_inst [hls_sim_stream_source_dpi_bfm 1.0]
2026.02.22.01:30:34 Info: Parameterizing module stream_source_dpi_bfm_myproject_inputs_inst
2026.02.22.01:30:34 Info: Building connections
2026.02.22.01:30:34 Info: Parameterizing connections
2026.02.22.01:30:34 Info: Validating
2026.02.22.01:30:34 Info: Done reading input file
2026.02.22.01:30:34 Warning: tb.component_dpi_controller_myproject_inst.dpi_control_agents_ready: Interface has no signals
2026.02.22.01:30:34 Warning: tb.component_dpi_controller_myproject_inst.dpi_control_agents_done: Interface has no signals
2026.02.22.01:30:34 Warning: tb.component_dpi_controller_myproject_inst.dpi_control_stream_writes_active: Interface has no signals
2026.02.22.01:30:34 Warning: tb.component_dpi_controller_myproject_inst: <b>component_dpi_controller_myproject_inst.dpi_control_agents_ready</b> must be exported, or connected to a matching conduit.
2026.02.22.01:30:34 Warning: tb.component_dpi_controller_myproject_inst: <b>component_dpi_controller_myproject_inst.dpi_control_agents_done</b> must be exported, or connected to a matching conduit.
2026.02.22.01:30:34 Warning: tb.component_dpi_controller_myproject_inst: <b>component_dpi_controller_myproject_inst.dpi_control_stream_writes_active</b> must be exported, or connected to a matching conduit.
2026.02.22.01:30:34 Warning: tb.component_dpi_controller_myproject_inst: <b>component_dpi_controller_myproject_inst.agent_busy</b> must be exported, or connected to a matching conduit.
2026.02.22.01:30:34 Warning: tb.component_dpi_controller_myproject_inst: <b>component_dpi_controller_myproject_inst.readback_from_agents</b> must be exported, or connected to a matching conduit.
2026.02.22.01:30:34 Warning: tb.stream_source_dpi_bfm_myproject_inputs_inst: <b>stream_source_dpi_bfm_myproject_inputs_inst.source</b> must be exported, or connected to a matching conduit.
2026.02.22.01:30:34 Info: tb: Generating <b>tb</b> "<b>tb</b>" for SIM_VERILOG
2026.02.22.01:30:35 Info: clock_reset_inst: "<b>tb</b>" instantiated <b>hls_sim_clock_reset</b> "<b>clock_reset_inst</b>"
2026.02.22.01:30:35 Info: component_dpi_controller_myproject_inst: "<b>tb</b>" instantiated <b>hls_sim_component_dpi_controller</b> "<b>component_dpi_controller_myproject_inst</b>"
2026.02.22.01:30:35 Info: concatenate_component_done_inst: "<b>tb</b>" instantiated <b>avalon_concatenate_singlebit_conduits</b> "<b>concatenate_component_done_inst</b>"
2026.02.22.01:30:35 Info: main_dpi_controller_inst: "<b>tb</b>" instantiated <b>hls_sim_main_dpi_controller</b> "<b>main_dpi_controller_inst</b>"
2026.02.22.01:30:35 Info: myproject_component_dpi_controller_bind_conduit_fanout_inst: "<b>tb</b>" instantiated <b>avalon_conduit_fanout</b> "<b>myproject_component_dpi_controller_bind_conduit_fanout_inst</b>"
2026.02.22.01:30:35 Info: myproject_inst: "<b>tb</b>" instantiated <b>myproject</b> "<b>myproject_inst</b>"
2026.02.22.01:30:35 Info: split_component_start_inst: "<b>tb</b>" instantiated <b>avalon_split_multibit_conduit</b> "<b>split_component_start_inst</b>"
2026.02.22.01:30:35 Info: stream_source_dpi_bfm_myproject_inputs_inst: "<b>tb</b>" instantiated <b>hls_sim_stream_source_dpi_bfm</b> "<b>stream_source_dpi_bfm_myproject_inputs_inst</b>"
2026.02.22.01:30:35 Info: Reusing file <b>/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/simulation/submodules/hls_sim_stream_source_dpi_bfm.sv</b>
2026.02.22.01:30:35 Info: irq_mapper: "<b>tb</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"
2026.02.22.01:30:35 Info: myproject_internal_inst: "<b>myproject_inst</b>" instantiated <b>myproject_internal</b> "<b>myproject_internal_inst</b>"
2026.02.22.01:30:35 Info: Reusing file <b>/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv</b>
2026.02.22.01:30:35 Info: tb: Done "<b>tb</b>" with 11 modules, 355 files
2026.02.22.01:30:35 Info: qsys-generate succeeded.
2026.02.22.01:30:35 Info: Finished: <b>Create simulation model</b>
2026.02.22.01:30:35 Info: Starting: <b>Create Modelsim Project.</b>
2026.02.22.01:30:35 Info: sim-script-gen --spd=/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/tb.spd --output-directory=/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/simulation/ --use-relative-paths=true
2026.02.22.01:30:35 Info: Doing: <b>ip-make-simscript --spd=/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/tb.spd --output-directory=/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/simulation/ --use-relative-paths=true</b>
2026.02.22.01:30:36 Info: Generating the following file(s) for <b>MODELSIM</b> simulator in <b>/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/simulation/</b> directory:
2026.02.22.01:30:36 Info: 	<b>mentor/msim_setup.tcl</b>
2026.02.22.01:30:36 Info: Generating the following file(s) for <b>VCS</b> simulator in <b>/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/simulation/</b> directory:
2026.02.22.01:30:36 Info: 	<b>synopsys/vcs/vcs_setup.sh</b>
2026.02.22.01:30:36 Info: Generating the following file(s) for <b>VCSMX</b> simulator in <b>/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/simulation/</b> directory:
2026.02.22.01:30:36 Info: 	<b>synopsys/vcsmx/synopsys_sim.setup</b>
2026.02.22.01:30:36 Info: 	<b>synopsys/vcsmx/vcsmx_setup.sh</b>
2026.02.22.01:30:36 Info: Generating the following file(s) for <b>NCSIM</b> simulator in <b>/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/simulation/</b> directory:
2026.02.22.01:30:36 Info: 	<b>cadence/cds.lib</b>
2026.02.22.01:30:36 Info: 	<b>cadence/hdl.var</b>
2026.02.22.01:30:36 Info: 	<b>cadence/ncsim_setup.sh</b>
2026.02.22.01:30:36 Info: 	<b>10 .cds.lib files</b> in <b>cadence/cds_libs/</b> directory
2026.02.22.01:30:36 Info: Generating the following file(s) for <b>RIVIERA</b> simulator in <b>/home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/simulation/</b> directory:
2026.02.22.01:30:36 Info: 	<b>aldec/rivierapro_setup.tcl</b>
2026.02.22.01:30:36 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/renz/hls4ml_14/myproject-fpga.prj/verification/tb/simulation/.
2026.02.22.01:30:36 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2026.02.22.01:30:36 Info: Finished: <b>Create Modelsim Project.</b>
# 
# do msim_compile.tcl
# Model Technology ModelSim - INTEL FPGA STARTER EDITION vsim 2020.1 Simulator 2020.02 Feb 28 2020
# .
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# +incdir+. +define+COSIM_LIB -suppress 14408 -suppress 7061
# [exec] dev_com
# ERROR: ld.so: object '/usr/lib/x86_64-linux-gnu/libstdc++.so.6' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS64): ignored.
# ** Warning: (vlog-52) Unknown message number: 14408.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:30:37 on Feb 22,2026
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 14408 -suppress 7061 /home/renz/intelFPGA/20.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 01:30:38 on Feb 22,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Error: /home/renz/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Executing ONERROR command at macro ./msim_compile.tcl line 6
# Errors: 1, Warnings: 0
ERROR: ld.so: object '/usr/lib/x86_64-linux-gnu/libstdc++.so.6' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS64): ignored.
ERROR: ld.so: object '/usr/lib/x86_64-linux-gnu/libstdc++.so.6' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS64): ignored.
ERROR: ld.so: object '/usr/lib/x86_64-linux-gnu/libstdc++.so.6' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS64): ignored.
