

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Wed Mar 13 17:38:58 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.13|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     593|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|     800|     388|
|Multiplexer      |        -|      -|       -|     369|
|Register         |        0|      -|     335|      32|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|    1135|    1382|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |correlateTop_mul_rcU_U1  |correlateTop_mul_rcU  |  i0 * i0  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |           Memory          |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |cor_phaseArray_phase_8_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_9_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_10_U  |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_11_U  |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_12_U  |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_U     |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_1_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_2_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_3_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_4_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_5_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_6_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_7_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_13_U  |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_14_U  |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_loadC_U     |correlateTop_cor_qcK  |        0|  80|  28|    16|   32|     1|          512|
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                      |                      |        0| 800| 388|   256|  272|    16|         4352|
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_2_5_i_fu_466_p2            |     +    |      0|  0|  16|          16|          16|
    |p_Val2_5_2_i_fu_424_p2            |     +    |      0|  0|  16|          16|          16|
    |tmp10_fu_454_p2                   |     +    |      0|  0|  23|          16|          16|
    |tmp11_fu_460_p2                   |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_394_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_400_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_406_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_412_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp5_fu_418_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_430_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp7_fu_436_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_442_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_448_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp_8_i_fu_505_p2                 |     +    |      0|  0|  39|           6|          32|
    |tmp_fu_388_p2                     |     +    |      0|  0|  23|          16|          16|
    |p_Val2_8_i_fu_480_p2              |     -    |      0|  0|  23|          16|          16|
    |p_Val2_9_i_fu_476_p2              |     -    |      0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state6_io                |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |i_data_last_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |i_data_last_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |o_data_data_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |o_data_data_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |o_data_last_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |o_data_last_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |i_data_last_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |o_data_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |o_data_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_512_p2                   |   icmp   |      0|  0|  13|          16|          13|
    |tmp_4_i_fu_472_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6_pp0_stage1_iter2  |    or    |      0|  0|   8|           1|           1|
    |o_data_data_V_tmp_fu_517_p3       |  select  |      0|  0|  32|           1|           1|
    |tmp_i_4_fu_484_p3                 |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 593|         321|         356|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  15|          3|    1|          3|
    |cor_phaseArray_loadC_address0     |  15|          3|    4|         12|
    |cor_phaseArray_phase_10_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_11_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_12_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_13_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_14_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_1_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_2_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_3_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_4_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_5_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_6_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_7_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_8_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_9_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_address0     |  15|          3|    4|         12|
    |i_data_TDATA_blk_n                |   9|          2|    1|          2|
    |i_data_data_V_0_data_out          |   9|          2|   32|         64|
    |i_data_data_V_0_state             |  15|          3|    2|          6|
    |i_data_last_V_0_data_out          |   9|          2|    1|          2|
    |i_data_last_V_0_state             |  15|          3|    2|          6|
    |o_data_TDATA_blk_n                |   9|          2|    1|          2|
    |o_data_data_V_1_data_out          |   9|          2|   32|         64|
    |o_data_data_V_1_state             |  15|          3|    2|          6|
    |o_data_last_V_1_data_out          |   9|          2|    1|          2|
    |o_data_last_V_1_state             |  15|          3|    2|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 369|         75|  141|        355|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_cor_phaseArray_loadC_reg_616  |   4|   0|    4|          0|
    |cor_phaseArray_loadC_reg_616                   |   4|   0|    4|          0|
    |cor_phaseArray_phase_10_reg_566                |   4|   0|    4|          0|
    |cor_phaseArray_phase_12_reg_571                |   4|   0|    4|          0|
    |cor_phaseArray_phase_14_reg_576                |   4|   0|    4|          0|
    |cor_phaseArray_phase_16_reg_581                |   4|   0|    4|          0|
    |cor_phaseArray_phase_18_reg_586                |   4|   0|    4|          0|
    |cor_phaseArray_phase_20_reg_591                |   4|   0|    4|          0|
    |cor_phaseArray_phase_22_reg_596                |   4|   0|    4|          0|
    |cor_phaseArray_phase_24_reg_601                |   4|   0|    4|          0|
    |cor_phaseArray_phase_26_reg_606                |   4|   0|    4|          0|
    |cor_phaseArray_phase_28_reg_611                |   4|   0|    4|          0|
    |cor_phaseArray_phase_2_reg_546                 |   4|   0|    4|          0|
    |cor_phaseArray_phase_4_reg_551                 |   4|   0|    4|          0|
    |cor_phaseArray_phase_6_reg_556                 |   4|   0|    4|          0|
    |cor_phaseArray_phase_8_reg_561                 |   4|   0|    4|          0|
    |cor_phaseArray_phase_reg_541                   |   4|   0|    4|          0|
    |currentState                                   |   1|   0|    1|          0|
    |currentState_load_reg_533                      |   1|   0|    1|          0|
    |i_data_data_V_0_payload_A                      |  32|   0|   32|          0|
    |i_data_data_V_0_payload_B                      |  32|   0|   32|          0|
    |i_data_data_V_0_sel_rd                         |   1|   0|    1|          0|
    |i_data_data_V_0_sel_wr                         |   1|   0|    1|          0|
    |i_data_data_V_0_state                          |   2|   0|    2|          0|
    |i_data_last_V_0_payload_A                      |   1|   0|    1|          0|
    |i_data_last_V_0_payload_B                      |   1|   0|    1|          0|
    |i_data_last_V_0_sel_rd                         |   1|   0|    1|          0|
    |i_data_last_V_0_sel_wr                         |   1|   0|    1|          0|
    |i_data_last_V_0_state                          |   2|   0|    2|          0|
    |i_data_last_V_tmp_reg_621                      |   1|   0|    1|          0|
    |o_data_data_V_1_payload_A                      |  32|   0|   32|          0|
    |o_data_data_V_1_payload_B                      |  32|   0|   32|          0|
    |o_data_data_V_1_sel_rd                         |   1|   0|    1|          0|
    |o_data_data_V_1_sel_wr                         |   1|   0|    1|          0|
    |o_data_data_V_1_state                          |   2|   0|    2|          0|
    |o_data_last_V_1_payload_A                      |   1|   0|    1|          0|
    |o_data_last_V_1_payload_B                      |   1|   0|    1|          0|
    |o_data_last_V_1_sel_rd                         |   1|   0|    1|          0|
    |o_data_last_V_1_sel_wr                         |   1|   0|    1|          0|
    |o_data_last_V_1_state                          |   2|   0|    2|          0|
    |p_Val2_2_5_i_reg_633                           |  16|   0|   16|          0|
    |p_Val2_5_2_i_reg_626                           |  16|   0|   16|          0|
    |res_V_reg_640                                  |  16|   0|   16|          0|
    |currentState_load_reg_533                      |  64|  32|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 335|  32|  272|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |  correlateTop | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |  correlateTop | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |    start_V    |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |  phaseClass_V |    scalar    |
+---------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [correlator.cpp:53]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %2, label %0" [correlator.cpp:59]

 <State 2> : 1.43ns
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %1, label %._crit_edge52" [correlator.cpp:61]
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "store i1 false, i1* @loadCountPhase0_V, align 1" [correlator.cpp:62]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:64]
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = zext i4 %phaseClass_V_read to i64" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase = getelementptr [16 x i16]* @cor_phaseArray_phase_8, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 17 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_1 = load i16* %cor_phaseArray_phase, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_2 = getelementptr [16 x i16]* @cor_phaseArray_phase_9, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 19 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_3 = load i16* %cor_phaseArray_phase_2, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_4 = getelementptr [16 x i16]* @cor_phaseArray_phase_10, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 21 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_5 = load i16* %cor_phaseArray_phase_4, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_6 = getelementptr [16 x i16]* @cor_phaseArray_phase_11, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 23 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_7 = load i16* %cor_phaseArray_phase_6, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_8 = getelementptr [16 x i16]* @cor_phaseArray_phase_12, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 25 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_9 = load i16* %cor_phaseArray_phase_8, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_10 = getelementptr [16 x i16]* @cor_phaseArray_phase, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 27 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_11 = load i16* %cor_phaseArray_phase_10, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_12 = getelementptr [16 x i16]* @cor_phaseArray_phase_1, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 29 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_13 = load i16* %cor_phaseArray_phase_12, align 16" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_14 = getelementptr [16 x i16]* @cor_phaseArray_phase_2, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 31 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_15 = load i16* %cor_phaseArray_phase_14, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_16 = getelementptr [16 x i16]* @cor_phaseArray_phase_3, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 33 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_17 = load i16* %cor_phaseArray_phase_16, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_18 = getelementptr [16 x i16]* @cor_phaseArray_phase_4, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 35 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_19 = load i16* %cor_phaseArray_phase_18, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_20 = getelementptr [16 x i16]* @cor_phaseArray_phase_5, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 37 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_21 = load i16* %cor_phaseArray_phase_20, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_22 = getelementptr [16 x i16]* @cor_phaseArray_phase_6, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 39 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_23 = load i16* %cor_phaseArray_phase_22, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_24 = getelementptr [16 x i16]* @cor_phaseArray_phase_7, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 41 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_25 = load i16* %cor_phaseArray_phase_24, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_26 = getelementptr [16 x i16]* @cor_phaseArray_phase_13, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 43 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_27 = load i16* %cor_phaseArray_phase_26, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%cor_phaseArray_phase_28 = getelementptr [16 x i16]* @cor_phaseArray_phase_14, i64 0, i64 %tmp_i" [correlator.cpp:95->correlator.cpp:71]
ST_2 : Operation 45 [2/2] (1.42ns)   --->   "%cor_phaseArray_phase_29 = load i16* %cor_phaseArray_phase_28, align 16" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%cor_phaseArray_loadC = getelementptr [16 x i32]* @cor_phaseArray_loadC, i64 0, i64 %tmp_i" [correlator.cpp:100->correlator.cpp:71]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:84]

 <State 3> : 8.00ns
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue { i32, i1 } %empty, 0"
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1"
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %p_Val2_s to i16" [correlator.cpp:70]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "store i16 %tmp_1, i16* @newVal_V, align 2" [correlator.cpp:70]
ST_3 : Operation 53 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_1 = load i16* %cor_phaseArray_phase, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 54 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_3 = load i16* %cor_phaseArray_phase_2, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 55 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_3, i16* %cor_phaseArray_phase, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 56 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_5 = load i16* %cor_phaseArray_phase_4, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 57 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_5, i16* %cor_phaseArray_phase_2, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 58 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_7 = load i16* %cor_phaseArray_phase_6, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 59 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_7, i16* %cor_phaseArray_phase_4, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 60 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_9 = load i16* %cor_phaseArray_phase_8, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 61 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_9, i16* %cor_phaseArray_phase_6, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_11 = load i16* %cor_phaseArray_phase_10, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_11, i16* %cor_phaseArray_phase_8, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_13 = load i16* %cor_phaseArray_phase_12, align 16" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 65 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_13, i16* %cor_phaseArray_phase_10, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_15 = load i16* %cor_phaseArray_phase_14, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 67 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_15, i16* %cor_phaseArray_phase_12, align 16" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_17 = load i16* %cor_phaseArray_phase_16, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 69 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_17, i16* %cor_phaseArray_phase_14, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 70 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_19 = load i16* %cor_phaseArray_phase_18, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 71 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_19, i16* %cor_phaseArray_phase_16, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 72 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_21 = load i16* %cor_phaseArray_phase_20, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_21, i16* %cor_phaseArray_phase_18, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 74 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_23 = load i16* %cor_phaseArray_phase_22, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 75 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_23, i16* %cor_phaseArray_phase_20, align 8" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 76 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_25 = load i16* %cor_phaseArray_phase_24, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 77 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_25, i16* %cor_phaseArray_phase_22, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 78 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_27 = load i16* %cor_phaseArray_phase_26, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 79 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_27, i16* %cor_phaseArray_phase_24, align 4" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 80 [1/2] (1.42ns)   --->   "%cor_phaseArray_phase_29 = load i16* %cor_phaseArray_phase_28, align 16" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 81 [1/1] (1.42ns)   --->   "store i16 %cor_phaseArray_phase_29, i16* %cor_phaseArray_phase_26, align 2" [correlator.cpp:95->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 82 [1/1] (1.42ns)   --->   "store i16 %tmp_1, i16* %cor_phaseArray_phase_28, align 16" [correlator.cpp:99->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 83 [1/1] (1.48ns)   --->   "%tmp = add i16 %cor_phaseArray_phase_25, %cor_phaseArray_phase_23" [correlator.cpp:110->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %cor_phaseArray_phase_15, %cor_phaseArray_phase_19" [correlator.cpp:110->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp2 = add i16 %tmp, %tmp1" [correlator.cpp:110->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (1.48ns)   --->   "%tmp3 = add i16 %cor_phaseArray_phase_13, %cor_phaseArray_phase_11" [correlator.cpp:110->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.48ns)   --->   "%tmp4 = add i16 %cor_phaseArray_phase_29, %cor_phaseArray_phase_9" [correlator.cpp:110->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 %tmp3, %tmp4" [correlator.cpp:110->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%p_Val2_5_2_i = add i16 %tmp2, %tmp5" [correlator.cpp:110->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (1.48ns)   --->   "%tmp6 = add i16 %cor_phaseArray_phase_27, %cor_phaseArray_phase_21" [correlator.cpp:112->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i16 %cor_phaseArray_phase_7, %cor_phaseArray_phase_17" [correlator.cpp:112->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp8 = add i16 %tmp6, %tmp7" [correlator.cpp:112->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (1.48ns)   --->   "%tmp9 = add i16 %cor_phaseArray_phase_5, %cor_phaseArray_phase_3" [correlator.cpp:112->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.48ns)   --->   "%tmp10 = add i16 %tmp_1, %cor_phaseArray_phase_1" [correlator.cpp:112->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i16 %tmp9, %tmp10" [correlator.cpp:112->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%p_Val2_2_5_i = add i16 %tmp8, %tmp11" [correlator.cpp:112->correlator.cpp:72]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 4> : 8.13ns
ST_4 : Operation 97 [2/2] (1.42ns)   --->   "%cor_phaseArray_load = load i32* %cor_phaseArray_loadC, align 4" [correlator.cpp:100->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 98 [1/1] (1.49ns)   --->   "%tmp_4_i = icmp sgt i16 %p_Val2_5_2_i, %p_Val2_2_5_i" [correlator.cpp:116->correlator.cpp:72]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.48ns)   --->   "%p_Val2_9_i = sub i16 %p_Val2_2_5_i, %p_Val2_5_2_i" [correlator.cpp:119->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.48ns)   --->   "%p_Val2_8_i = sub i16 %p_Val2_5_2_i, %p_Val2_2_5_i" [correlator.cpp:117->correlator.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.84ns)   --->   "%tmp_i_4 = select i1 %tmp_4_i, i16 %p_Val2_8_i, i16 %p_Val2_9_i" [correlator.cpp:116->correlator.cpp:72]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i16 %tmp_i_4 to i21" [correlator.cpp:121->correlator.cpp:72]
ST_4 : Operation 103 [1/1] (5.79ns)   --->   "%p_Val2_1 = mul i21 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:121->correlator.cpp:72]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%res_V = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_1, i32 5, i32 20)" [correlator.cpp:121->correlator.cpp:72]

 <State 5> : 4.63ns
ST_5 : Operation 105 [1/2] (1.42ns)   --->   "%cor_phaseArray_load = load i32* %cor_phaseArray_loadC, align 4" [correlator.cpp:100->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 106 [1/1] (1.78ns)   --->   "%tmp_8_i = add nsw i32 32, %cor_phaseArray_load" [correlator.cpp:100->correlator.cpp:71]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.42ns)   --->   "store i32 %tmp_8_i, i32* %cor_phaseArray_loadC, align 4" [correlator.cpp:100->correlator.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 108 [1/1] (1.49ns)   --->   "%tmp_2 = icmp slt i16 %res_V, 8000" [correlator.cpp:75]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.84ns)   --->   "%o_data_data_V_tmp = select i1 %tmp_2, i32 0, i32 %tmp_8_i" [correlator.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)" [correlator.cpp:75]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !79"
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !83"
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !87"
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !91"
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !95"
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !101"
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind"
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [correlator.cpp:12]
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [correlator.cpp:13]
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [correlator.cpp:14]
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [correlator.cpp:17]
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str3) nounwind" [correlator.cpp:26]
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @loadCountPhase0_V, i32 1, [1 x i8]* @p_str3) nounwind" [correlator.cpp:39]
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str3) nounwind" [correlator.cpp:45]
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str3) nounwind" [correlator.cpp:48]
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str3) nounwind" [correlator.cpp:53]
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge52" [correlator.cpp:65]
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "br label %._crit_edge51" [correlator.cpp:66]
ST_6 : Operation 129 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)" [correlator.cpp:75]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge51" [correlator.cpp:86]
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:89]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phaseClass_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ loadCountPhase0_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseArray_phase_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_loadC]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
currentState_load       (load         ) [ 0111111]
StgValue_8              (br           ) [ 0000000]
phaseClass_V_read       (read         ) [ 0000000]
start_V_read            (read         ) [ 0111111]
StgValue_11             (br           ) [ 0000000]
StgValue_12             (store        ) [ 0000000]
StgValue_13             (store        ) [ 0000000]
tmp_i                   (zext         ) [ 0000000]
cor_phaseArray_phase    (getelementptr) [ 0101000]
cor_phaseArray_phase_2  (getelementptr) [ 0101000]
cor_phaseArray_phase_4  (getelementptr) [ 0101000]
cor_phaseArray_phase_6  (getelementptr) [ 0101000]
cor_phaseArray_phase_8  (getelementptr) [ 0101000]
cor_phaseArray_phase_10 (getelementptr) [ 0101000]
cor_phaseArray_phase_12 (getelementptr) [ 0101000]
cor_phaseArray_phase_14 (getelementptr) [ 0101000]
cor_phaseArray_phase_16 (getelementptr) [ 0101000]
cor_phaseArray_phase_18 (getelementptr) [ 0101000]
cor_phaseArray_phase_20 (getelementptr) [ 0101000]
cor_phaseArray_phase_22 (getelementptr) [ 0101000]
cor_phaseArray_phase_24 (getelementptr) [ 0101000]
cor_phaseArray_phase_26 (getelementptr) [ 0101000]
cor_phaseArray_phase_28 (getelementptr) [ 0101000]
cor_phaseArray_loadC    (getelementptr) [ 0111110]
StgValue_47             (store        ) [ 0000000]
empty                   (read         ) [ 0000000]
p_Val2_s                (extractvalue ) [ 0000000]
i_data_last_V_tmp       (extractvalue ) [ 0110111]
tmp_1                   (trunc        ) [ 0000000]
StgValue_52             (store        ) [ 0000000]
cor_phaseArray_phase_1  (load         ) [ 0000000]
cor_phaseArray_phase_3  (load         ) [ 0000000]
StgValue_55             (store        ) [ 0000000]
cor_phaseArray_phase_5  (load         ) [ 0000000]
StgValue_57             (store        ) [ 0000000]
cor_phaseArray_phase_7  (load         ) [ 0000000]
StgValue_59             (store        ) [ 0000000]
cor_phaseArray_phase_9  (load         ) [ 0000000]
StgValue_61             (store        ) [ 0000000]
cor_phaseArray_phase_11 (load         ) [ 0000000]
StgValue_63             (store        ) [ 0000000]
cor_phaseArray_phase_13 (load         ) [ 0000000]
StgValue_65             (store        ) [ 0000000]
cor_phaseArray_phase_15 (load         ) [ 0000000]
StgValue_67             (store        ) [ 0000000]
cor_phaseArray_phase_17 (load         ) [ 0000000]
StgValue_69             (store        ) [ 0000000]
cor_phaseArray_phase_19 (load         ) [ 0000000]
StgValue_71             (store        ) [ 0000000]
cor_phaseArray_phase_21 (load         ) [ 0000000]
StgValue_73             (store        ) [ 0000000]
cor_phaseArray_phase_23 (load         ) [ 0000000]
StgValue_75             (store        ) [ 0000000]
cor_phaseArray_phase_25 (load         ) [ 0000000]
StgValue_77             (store        ) [ 0000000]
cor_phaseArray_phase_27 (load         ) [ 0000000]
StgValue_79             (store        ) [ 0000000]
cor_phaseArray_phase_29 (load         ) [ 0000000]
StgValue_81             (store        ) [ 0000000]
StgValue_82             (store        ) [ 0000000]
tmp                     (add          ) [ 0000000]
tmp1                    (add          ) [ 0000000]
tmp2                    (add          ) [ 0000000]
tmp3                    (add          ) [ 0000000]
tmp4                    (add          ) [ 0000000]
tmp5                    (add          ) [ 0000000]
p_Val2_5_2_i            (add          ) [ 0010100]
tmp6                    (add          ) [ 0000000]
tmp7                    (add          ) [ 0000000]
tmp8                    (add          ) [ 0000000]
tmp9                    (add          ) [ 0000000]
tmp10                   (add          ) [ 0000000]
tmp11                   (add          ) [ 0000000]
p_Val2_2_5_i            (add          ) [ 0010100]
tmp_4_i                 (icmp         ) [ 0000000]
p_Val2_9_i              (sub          ) [ 0000000]
p_Val2_8_i              (sub          ) [ 0000000]
tmp_i_4                 (select       ) [ 0000000]
OP1_V_cast              (sext         ) [ 0000000]
p_Val2_1                (mul          ) [ 0000000]
res_V                   (partselect   ) [ 0100010]
cor_phaseArray_load     (load         ) [ 0000000]
tmp_8_i                 (add          ) [ 0000000]
StgValue_107            (store        ) [ 0000000]
tmp_2                   (icmp         ) [ 0000000]
o_data_data_V_tmp       (select       ) [ 0010001]
StgValue_111            (specbitsmap  ) [ 0000000]
StgValue_112            (specbitsmap  ) [ 0000000]
StgValue_113            (specbitsmap  ) [ 0000000]
StgValue_114            (specbitsmap  ) [ 0000000]
StgValue_115            (specbitsmap  ) [ 0000000]
StgValue_116            (specbitsmap  ) [ 0000000]
StgValue_117            (spectopmodule) [ 0000000]
StgValue_118            (specinterface) [ 0000000]
StgValue_119            (specinterface) [ 0000000]
StgValue_120            (specinterface) [ 0000000]
StgValue_121            (specpipeline ) [ 0000000]
StgValue_122            (specreset    ) [ 0000000]
StgValue_123            (specreset    ) [ 0000000]
StgValue_124            (specreset    ) [ 0000000]
StgValue_125            (specreset    ) [ 0000000]
StgValue_126            (specreset    ) [ 0000000]
StgValue_127            (br           ) [ 0000000]
StgValue_128            (br           ) [ 0000000]
StgValue_129            (write        ) [ 0000000]
StgValue_130            (br           ) [ 0000000]
StgValue_131            (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="currentState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="loadCountPhase0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadCountPhase0_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="newVal_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cor_phaseArray_phase_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cor_phaseArray_phase_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cor_phaseArray_phase_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cor_phaseArray_phase_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cor_phaseArray_phase_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cor_phaseArray_phase">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cor_phaseArray_phase_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cor_phaseArray_phase_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cor_phaseArray_phase_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cor_phaseArray_phase_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cor_phaseArray_phase_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cor_phaseArray_phase_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="cor_phaseArray_phase_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cor_phaseArray_phase_13">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cor_phaseArray_phase_14">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="cor_phaseArray_loadC">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_loadC"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlateTop_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="phaseClass_V_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phaseClass_V_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="start_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="33" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="32" slack="0"/>
<pin id="123" dir="0" index="4" bw="1" slack="2"/>
<pin id="124" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_110/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="cor_phaseArray_phase_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_1/2 StgValue_55/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="cor_phaseArray_phase_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_2/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_3/2 StgValue_57/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="cor_phaseArray_phase_4_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_4/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_5/2 StgValue_59/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="cor_phaseArray_phase_6_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_6/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_7/2 StgValue_61/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="cor_phaseArray_phase_8_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_8/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_9/2 StgValue_63/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="cor_phaseArray_phase_10_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_10/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_11/2 StgValue_65/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="cor_phaseArray_phase_12_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_12/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_13/2 StgValue_67/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="cor_phaseArray_phase_14_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_14/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_15/2 StgValue_69/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="cor_phaseArray_phase_16_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_16/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_17/2 StgValue_71/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="cor_phaseArray_phase_18_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_18/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_19/2 StgValue_73/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="cor_phaseArray_phase_20_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_20/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_21/2 StgValue_75/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="cor_phaseArray_phase_22_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_22/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_23/2 StgValue_77/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="cor_phaseArray_phase_24_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_24/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_25/2 StgValue_79/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="cor_phaseArray_phase_26_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_26/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="0"/>
<pin id="294" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_27/2 StgValue_81/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="cor_phaseArray_phase_28_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_28/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_29/2 StgValue_82/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="cor_phaseArray_loadC_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_loadC/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="2"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_load/4 StgValue_107/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/2 StgValue_47/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="currentState_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="StgValue_12_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_12/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_i_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Val2_s_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="33" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_data_last_V_tmp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="33" slack="0"/>
<pin id="375" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="i_data_last_V_tmp/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="StgValue_52_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="0"/>
<pin id="409" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp5_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Val2_5_2_i_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5_2_i/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp6_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="0"/>
<pin id="433" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp7_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp8_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp9_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp10_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp11_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Val2_2_5_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2_5_i/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_4_i_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="1"/>
<pin id="474" dir="0" index="1" bw="16" slack="1"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Val2_9_i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="0" index="1" bw="16" slack="1"/>
<pin id="479" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_9_i/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_Val2_8_i_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="1"/>
<pin id="482" dir="0" index="1" bw="16" slack="1"/>
<pin id="483" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_i/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_i_4_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="0" index="2" bw="16" slack="0"/>
<pin id="488" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_4/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="OP1_V_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="res_V_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="21" slack="0"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="0" index="3" bw="6" slack="0"/>
<pin id="501" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_V/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_8_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="1"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="o_data_data_V_tmp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="32" slack="0"/>
<pin id="521" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_data_data_V_tmp/5 "/>
</bind>
</comp>

<comp id="526" class="1007" name="p_Val2_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="0"/>
<pin id="529" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="533" class="1005" name="currentState_load_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="537" class="1005" name="start_V_read_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="4"/>
<pin id="539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="cor_phaseArray_phase_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="1"/>
<pin id="543" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase "/>
</bind>
</comp>

<comp id="546" class="1005" name="cor_phaseArray_phase_2_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="1"/>
<pin id="548" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="cor_phaseArray_phase_4_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="1"/>
<pin id="553" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_4 "/>
</bind>
</comp>

<comp id="556" class="1005" name="cor_phaseArray_phase_6_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_6 "/>
</bind>
</comp>

<comp id="561" class="1005" name="cor_phaseArray_phase_8_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="1"/>
<pin id="563" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_8 "/>
</bind>
</comp>

<comp id="566" class="1005" name="cor_phaseArray_phase_10_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="1"/>
<pin id="568" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_10 "/>
</bind>
</comp>

<comp id="571" class="1005" name="cor_phaseArray_phase_12_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="1"/>
<pin id="573" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_12 "/>
</bind>
</comp>

<comp id="576" class="1005" name="cor_phaseArray_phase_14_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="1"/>
<pin id="578" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_14 "/>
</bind>
</comp>

<comp id="581" class="1005" name="cor_phaseArray_phase_16_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="1"/>
<pin id="583" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_16 "/>
</bind>
</comp>

<comp id="586" class="1005" name="cor_phaseArray_phase_18_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_18 "/>
</bind>
</comp>

<comp id="591" class="1005" name="cor_phaseArray_phase_20_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="1"/>
<pin id="593" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_20 "/>
</bind>
</comp>

<comp id="596" class="1005" name="cor_phaseArray_phase_22_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="1"/>
<pin id="598" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_22 "/>
</bind>
</comp>

<comp id="601" class="1005" name="cor_phaseArray_phase_24_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="1"/>
<pin id="603" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_24 "/>
</bind>
</comp>

<comp id="606" class="1005" name="cor_phaseArray_phase_26_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="1"/>
<pin id="608" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_26 "/>
</bind>
</comp>

<comp id="611" class="1005" name="cor_phaseArray_phase_28_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="1"/>
<pin id="613" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_28 "/>
</bind>
</comp>

<comp id="616" class="1005" name="cor_phaseArray_loadC_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="2"/>
<pin id="618" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="cor_phaseArray_loadC "/>
</bind>
</comp>

<comp id="621" class="1005" name="i_data_last_V_tmp_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="2"/>
<pin id="623" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="i_data_last_V_tmp "/>
</bind>
</comp>

<comp id="626" class="1005" name="p_Val2_5_2_i_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5_2_i "/>
</bind>
</comp>

<comp id="633" class="1005" name="p_Val2_2_5_i_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="1"/>
<pin id="635" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_5_i "/>
</bind>
</comp>

<comp id="640" class="1005" name="res_V_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="1"/>
<pin id="642" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_V "/>
</bind>
</comp>

<comp id="645" class="1005" name="o_data_data_V_tmp_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_data_data_V_tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="125"><net_src comp="74" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="60" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="60" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="60" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="60" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="60" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="147" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="316"><net_src comp="159" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="317"><net_src comp="171" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="318"><net_src comp="183" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="319"><net_src comp="195" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="320"><net_src comp="207" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="321"><net_src comp="219" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="322"><net_src comp="231" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="323"><net_src comp="243" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="324"><net_src comp="255" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="325"><net_src comp="267" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="326"><net_src comp="279" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="327"><net_src comp="291" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="328"><net_src comp="303" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="12" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="14" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="98" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="360"><net_src comp="349" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="361"><net_src comp="349" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="362"><net_src comp="349" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="363"><net_src comp="349" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="364"><net_src comp="349" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="365"><net_src comp="349" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="366"><net_src comp="349" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="367"><net_src comp="349" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="368"><net_src comp="349" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="372"><net_src comp="110" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="110" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="369" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="16" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="279" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="267" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="219" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="243" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="388" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="207" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="195" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="303" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="183" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="406" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="400" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="291" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="255" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="171" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="231" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="430" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="159" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="147" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="377" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="135" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="448" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="442" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="489"><net_src comp="472" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="476" pin="2"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="62" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="64" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="66" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="509"><net_src comp="68" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="329" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="505" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="516"><net_src comp="70" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="72" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="505" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="525"><net_src comp="517" pin="3"/><net_sink comp="118" pin=3"/></net>

<net id="530"><net_src comp="492" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="492" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="526" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="536"><net_src comp="339" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="104" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="128" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="549"><net_src comp="140" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="554"><net_src comp="152" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="559"><net_src comp="164" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="564"><net_src comp="176" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="569"><net_src comp="188" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="574"><net_src comp="200" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="579"><net_src comp="212" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="584"><net_src comp="224" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="589"><net_src comp="236" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="594"><net_src comp="248" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="599"><net_src comp="260" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="604"><net_src comp="272" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="609"><net_src comp="284" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="614"><net_src comp="296" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="619"><net_src comp="308" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="624"><net_src comp="373" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="118" pin=4"/></net>

<net id="629"><net_src comp="424" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="636"><net_src comp="466" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="643"><net_src comp="496" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="648"><net_src comp="517" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="118" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_data_V | {6 }
	Port: o_data_last_V | {6 }
	Port: currentState | {2 }
	Port: loadCountPhase0_V | {2 }
	Port: newVal_V | {3 }
	Port: cor_phaseArray_phase_8 | {3 }
	Port: cor_phaseArray_phase_9 | {3 }
	Port: cor_phaseArray_phase_10 | {3 }
	Port: cor_phaseArray_phase_11 | {3 }
	Port: cor_phaseArray_phase_12 | {3 }
	Port: cor_phaseArray_phase | {3 }
	Port: cor_phaseArray_phase_1 | {3 }
	Port: cor_phaseArray_phase_2 | {3 }
	Port: cor_phaseArray_phase_3 | {3 }
	Port: cor_phaseArray_phase_4 | {3 }
	Port: cor_phaseArray_phase_5 | {3 }
	Port: cor_phaseArray_phase_6 | {3 }
	Port: cor_phaseArray_phase_7 | {3 }
	Port: cor_phaseArray_phase_13 | {3 }
	Port: cor_phaseArray_phase_14 | {3 }
	Port: cor_phaseArray_loadC | {5 }
 - Input state : 
	Port: correlateTop : i_data_data_V | {2 }
	Port: correlateTop : i_data_last_V | {2 }
	Port: correlateTop : start_V | {2 }
	Port: correlateTop : phaseClass_V | {2 }
	Port: correlateTop : currentState | {1 }
	Port: correlateTop : cor_phaseArray_phase_8 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_9 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_10 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_11 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_12 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_1 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_2 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_3 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_4 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_5 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_6 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_7 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_13 | {2 3 }
	Port: correlateTop : cor_phaseArray_phase_14 | {2 3 }
	Port: correlateTop : cor_phaseArray_loadC | {4 5 }
  - Chain level:
	State 1
		StgValue_8 : 1
	State 2
		cor_phaseArray_phase : 1
		cor_phaseArray_phase_1 : 2
		cor_phaseArray_phase_2 : 1
		cor_phaseArray_phase_3 : 2
		cor_phaseArray_phase_4 : 1
		cor_phaseArray_phase_5 : 2
		cor_phaseArray_phase_6 : 1
		cor_phaseArray_phase_7 : 2
		cor_phaseArray_phase_8 : 1
		cor_phaseArray_phase_9 : 2
		cor_phaseArray_phase_10 : 1
		cor_phaseArray_phase_11 : 2
		cor_phaseArray_phase_12 : 1
		cor_phaseArray_phase_13 : 2
		cor_phaseArray_phase_14 : 1
		cor_phaseArray_phase_15 : 2
		cor_phaseArray_phase_16 : 1
		cor_phaseArray_phase_17 : 2
		cor_phaseArray_phase_18 : 1
		cor_phaseArray_phase_19 : 2
		cor_phaseArray_phase_20 : 1
		cor_phaseArray_phase_21 : 2
		cor_phaseArray_phase_22 : 1
		cor_phaseArray_phase_23 : 2
		cor_phaseArray_phase_24 : 1
		cor_phaseArray_phase_25 : 2
		cor_phaseArray_phase_26 : 1
		cor_phaseArray_phase_27 : 2
		cor_phaseArray_phase_28 : 1
		cor_phaseArray_phase_29 : 2
		cor_phaseArray_loadC : 1
	State 3
		tmp_1 : 1
		StgValue_52 : 2
		StgValue_55 : 1
		StgValue_57 : 1
		StgValue_59 : 1
		StgValue_61 : 1
		StgValue_63 : 1
		StgValue_65 : 1
		StgValue_67 : 1
		StgValue_69 : 1
		StgValue_71 : 1
		StgValue_73 : 1
		StgValue_75 : 1
		StgValue_77 : 1
		StgValue_79 : 1
		StgValue_81 : 1
		StgValue_82 : 2
		tmp : 1
		tmp1 : 1
		tmp2 : 2
		tmp3 : 1
		tmp4 : 1
		tmp5 : 2
		p_Val2_5_2_i : 3
		tmp6 : 1
		tmp7 : 1
		tmp8 : 2
		tmp9 : 1
		tmp10 : 2
		tmp11 : 3
		p_Val2_2_5_i : 4
	State 4
		tmp_i_4 : 1
		OP1_V_cast : 2
		p_Val2_1 : 3
		res_V : 4
	State 5
		tmp_8_i : 1
		StgValue_107 : 2
		o_data_data_V_tmp : 2
		StgValue_110 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_388          |    0    |    0    |    23   |
|          |          tmp1_fu_394         |    0    |    0    |    16   |
|          |          tmp2_fu_400         |    0    |    0    |    16   |
|          |          tmp3_fu_406         |    0    |    0    |    23   |
|          |          tmp4_fu_412         |    0    |    0    |    23   |
|          |          tmp5_fu_418         |    0    |    0    |    16   |
|          |      p_Val2_5_2_i_fu_424     |    0    |    0    |    16   |
|    add   |          tmp6_fu_430         |    0    |    0    |    23   |
|          |          tmp7_fu_436         |    0    |    0    |    16   |
|          |          tmp8_fu_442         |    0    |    0    |    16   |
|          |          tmp9_fu_448         |    0    |    0    |    23   |
|          |         tmp10_fu_454         |    0    |    0    |    23   |
|          |         tmp11_fu_460         |    0    |    0    |    16   |
|          |      p_Val2_2_5_i_fu_466     |    0    |    0    |    16   |
|          |        tmp_8_i_fu_505        |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|  select  |        tmp_i_4_fu_484        |    0    |    0    |    16   |
|          |   o_data_data_V_tmp_fu_517   |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       p_Val2_9_i_fu_476      |    0    |    0    |    23   |
|          |       p_Val2_8_i_fu_480      |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |        tmp_4_i_fu_472        |    0    |    0    |    13   |
|          |         tmp_2_fu_512         |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        p_Val2_1_fu_526       |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | phaseClass_V_read_read_fu_98 |    0    |    0    |    0    |
|   read   |   start_V_read_read_fu_104   |    0    |    0    |    0    |
|          |        grp_read_fu_110       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_118       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |         tmp_i_fu_349         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|        p_Val2_s_fu_369       |    0    |    0    |    0    |
|          |   i_data_last_V_tmp_fu_373   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_1_fu_377         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       OP1_V_cast_fu_492      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         res_V_fu_496         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   425   |
|----------|------------------------------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
|  cor_phaseArray_loadC |    0   |   80   |   28   |
|  cor_phaseArray_phase |    0   |   48   |   24   |
| cor_phaseArray_phase_1|    0   |   48   |   24   |
|cor_phaseArray_phase_10|    0   |   48   |   24   |
|cor_phaseArray_phase_11|    0   |   48   |   24   |
|cor_phaseArray_phase_12|    0   |   48   |   24   |
|cor_phaseArray_phase_13|    0   |   48   |   24   |
|cor_phaseArray_phase_14|    0   |   48   |   24   |
| cor_phaseArray_phase_2|    0   |   48   |   24   |
| cor_phaseArray_phase_3|    0   |   48   |   24   |
| cor_phaseArray_phase_4|    0   |   48   |   24   |
| cor_phaseArray_phase_5|    0   |   48   |   24   |
| cor_phaseArray_phase_6|    0   |   48   |   24   |
| cor_phaseArray_phase_7|    0   |   48   |   24   |
| cor_phaseArray_phase_8|    0   |   48   |   24   |
| cor_phaseArray_phase_9|    0   |   48   |   24   |
+-----------------------+--------+--------+--------+
|         Total         |    0   |   800  |   388  |
+-----------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|  cor_phaseArray_loadC_reg_616 |    4   |
|cor_phaseArray_phase_10_reg_566|    4   |
|cor_phaseArray_phase_12_reg_571|    4   |
|cor_phaseArray_phase_14_reg_576|    4   |
|cor_phaseArray_phase_16_reg_581|    4   |
|cor_phaseArray_phase_18_reg_586|    4   |
|cor_phaseArray_phase_20_reg_591|    4   |
|cor_phaseArray_phase_22_reg_596|    4   |
|cor_phaseArray_phase_24_reg_601|    4   |
|cor_phaseArray_phase_26_reg_606|    4   |
|cor_phaseArray_phase_28_reg_611|    4   |
| cor_phaseArray_phase_2_reg_546|    4   |
| cor_phaseArray_phase_4_reg_551|    4   |
| cor_phaseArray_phase_6_reg_556|    4   |
| cor_phaseArray_phase_8_reg_561|    4   |
|  cor_phaseArray_phase_reg_541 |    4   |
|   currentState_load_reg_533   |    1   |
|   i_data_last_V_tmp_reg_621   |    1   |
|   o_data_data_V_tmp_reg_645   |   32   |
|      p_Val2_2_5_i_reg_633     |   16   |
|      p_Val2_5_2_i_reg_626     |   16   |
|         res_V_reg_640         |   16   |
|      start_V_read_reg_537     |    1   |
+-------------------------------+--------+
|             Total             |   147  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_118 |  p3  |   2  |  32  |   64   ||    9    |
| grp_access_fu_135 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_159 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_171 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_207 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_231 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_243 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_267 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_279 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_291 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_303 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   184  ||  16.976 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   425  |
|   Memory  |    0   |    -   |    -   |   800  |   388  |
|Multiplexer|    -   |    -   |   16   |    -   |   144  |
|  Register |    -   |    -   |    -   |   147  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   16   |   947  |   957  |
+-----------+--------+--------+--------+--------+--------+
