/*
 * SC16IS740_defines.h
 *
 *  Created on: Jun 23, 2025
 *      Author: JuanP
 */

#ifndef SC16IS740_SC16IS740_DEFINES_H_
#define SC16IS740_SC16IS740_DEFINES_H_

#define IS740_REGSEL_SHIFT						3

/*
 * 	REGISTER ADDRESSES AND BIT DEFINITIONS
 */

/* Receive/Transmit Holding Registers	*/
#define IS740_RHR_ADDR							(0X00)
#define IS740_THR_ADDR							(0X00)

/* INTERRUPT ENABLE REGISTER */
#define IS740_IER_ADDR							(1U)
#define IS740_IER_ADDR_REGSEL					(IS740_IER_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_IER_RXNEIT_POS					(0U)
#define IS740_IER_RXNEIT						(0X01<<IS740_IER_RXNEIT_POS)
#define IS740_IER_TXEIT_POS						(1U)
#define IS740_IER_TXEIT							(0X01<<IS740_IER_TXEIT_POS)
#define IS740_IER_RXSTATUS_POS					(2U)
#define IS740_IER_RXSTATUS						(0X01<<IS740_IER_RXSTATUS_POS)
#define IS740_IER_MODEMSTATUS_POS				(3U)
#define IS740_IER_MODEMSTATUS					(0X01<<IS740_IER_MODEMSTATUS_POS)
#define IS740_IER_SLEEP_POS						(4U)
#define IS740_IER_SLEEP							(0X01<<IS740_IER_SLEEP_POS)
#define IS740_IER_XOFF_POS						(5U)
#define IS740_IER_XOFF							(0X01<<IS740_IER_XOFF_POS)
#define IS740_IER_nRTS_POS						(6U)
#define IS740_IER_nRTS							(0X01<<IS740_IER_nRTS_POS)
#define IS740_IER_nCTS_POS						(7U)
#define IS740_IER_nCTS							(0X01<<IS740_IER_nCTS_POS)


/* FIFO CONTROL REGISTER */
#define IS740_FCR_ADDR							(2U)
#define IS740_FCR_ADDR_REGSEL					(IS740_FCR_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_FCR_FIFOEN_POS					(0)
#define IS740_FCR_FIFOEN						(0X01U<<IS740_FCR_FIFOEN_POS)
#define IS740_FCR_RXRST_POS						(1U)
#define IS740_FCR_RXRST							(0X01U<<IS740_FCR_RXRST_POS)
#define IS740_FCR_TXRST_POS						(2U)
#define IS740_FCR_TXRST							(0X01U<<IS740_FCR_TXRST_POS)
#define IS740_FCR_TXTL_POS						(4U)
#define IS740_FCR_TXTL							(0X03U<<IS740_FCR_TXTL_POS)
#define IS740_FCR_RXTL_POS						(6U)
#define IS740_FCR_RXTL							(0X03U<<IS740_FCR_RXTL_POS)

/* INTERRUPT IDENTIFICATION REGISTER */

#define IS740_IIR_ADDR							(2U)
#define IS740_IIR_ADDR_REGSEL					(IS740_IIR_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_IIR_IST_POS						(0)
#define IS740_IIR_IST							(0X01U<<IS740_IIR_IST_POS)
#define IS740_IIR_IPR_POS						(1U)
#define IS740_IIR_IPR							(0X1FU<<IS740_IIR_IPR_POS)
#define IS740_IIR_FIFOEN_POS					(6U)
#define IS740_IIR_FIFOEN						(0X03U<<IS740_IIR_FIFOEN_POS)

/* LINE CONTROL REGISTER */

#define IS740_LCR_ADDR							(3U)
#define IS740_LCR_ADDR_REGSEL					(IS740_LCR_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_LCR_WORDLEN_POS					(0U)
#define IS740_LCR_WORDLEN						(0X03<<IS740_LCR_WORDLEN_POS)
#define IS740_LCR_STOP_POS						(2U)
#define IS740_LCR_STOP							(0X01<<IS740_LCR_STOP_POS)
#define IS740_LCR_PARITYEN_POS					(3U)
#define IS740_LCR_PARITYEN						(0X01<<IS740_LCR_PARITYEN_POS)
#define IS740_LCR_EVENPARITY_POS				(4U)
#define IS740_LCR_EVENPARITY					(0X01<<IS740_LCR_EVENPARITY_POS)
#define IS740_LCR_SETPARITY_POS					(5U)
#define IS740_LCR_SETPARITY						(0X01<<IS740_LCR_SETPARITY_POS)
#define IS740_LCR_SETBREAK_POS					(6U)
#define IS740_LCR_SETBREAK						(0X01<<IS740_LCR_SETBREAK_POS)
#define IS740_LCR_DIVLATCHEN_POS				(7U)
#define IS740_LCR_DIVLATCHEN					(0X01<<IS740_LCR_DIVLATCHEN_POS)

/* MODEM CONTROL REGISTER */

#define IS740_MCR_ADDR							(4U)
#define IS740_MCR_ADDR_REGSEL					(IS740_MCR_ADDR<<IS740_REGSEL_SHIFT)


#define IS740_MCR_nRTS_POS						(1U)
#define IS740_MCR_nRTS							(0X01<<IS740_MCR_nRTS_POS)
#define IS740_MCR_TCRTCLEN_POS					(2U)
#define IS740_MCR_TCRTCLEN						(0X01<<IS740_MCR_TCRTCLEN_POS)
#define IS740_MCR_LOOPBACKEN_POS				(4U)
#define IS740_MCR_LOOPBACKEN					(0X01<<IS740_MCR_LOOPBACKEN_POS)
#define IS740_MCR_XONANY_POS					(5U)
#define IS740_MCR_XONANY						(0X01<<IS740_MCR_XONANY_POS)
#define IS740_MCR_IrDAEN_POS					(6U)
#define IS740_MCR_IrDAEN						(0X01<<IS740_MCR_IrDAEN_POS)
#define IS740_MCR_CLKDIV_POS					(7U)
#define IS740_MCR_CLKDIV						(0X01<<IS740_MCR_CLKDIV_POS)

/* LINE STATUS REGISTER */

#define IS740_LSR_ADDR							(5U)
#define IS740_LSR_ADDR_REGSEL					(IS740_LSR_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_LSR_RXDATA_POS					(0U)
#define IS740_LSR_RXDATA						(0X01<<IS740_LSR_RXDATA_POS)
#define IS740_LSR_OVR_POS						(1U)
#define IS740_LSR_OVR							(0X01<<IS740_LSR_OVR_POS)
#define IS740_LSR_PARITY_POS					(2U)
#define IS740_LSR_PARITY						(0X01<<IS740_LSR_PARITY_POS)
#define IS740_LSR_FRAMING_POS					(3U)
#define IS740_LSR_FRAMING						(0X01<<IS740_LSR_FRAMING_POS)
#define IS740_LSR_BREAK_POS						(4U)
#define IS740_LSR_BREAK							(0X01<<IS740_LSR_BREAK_POS)
#define IS740_LSR_THRE_POS						(5U)
#define IS740_LSR_THRE							(0X01<<IS740_LSR_THRE_POS)
#define IS740_LSR_TXF_POS						(6U)
#define IS740_LSR_TXF							(0X01<<IS740_LSR_TXF_POS)
#define IS740_LSR_FIFOERR_POS					(7U)
#define IS740_LSR_FIFOERR						(0X01<<IS740_LSR_FIFOERR_POS)

/* MODEM STATUS REGISTER */

#define IS740_MSR_ADDR							(6U)
#define IS740_MSR_ADDR_REGSEL					(IS740_MSR_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_MSR_DCTS_POS						(0U)
#define IS740_MSR_DCTS							(0X01<<IS740_MSR_DCTS_POS)
#define IS740_MSR_CTS_POS						(4U)
#define IS740_MSR_CTS							(0X01<<IS740_MSR_CTS_POS)


/* SCRATCH PAD REGISTER */

#define IS740_SPR_ADDR							(7U)
#define IS740_SPR_ADDR_REGSEL					(IS740_SPR_ADDR<<IS740_REGSEL_SHIFT)

/* TRANSMISSION CONTROL REGISTER */

#define IS740_TCR_ADDR							(6U)
#define IS740_TCR_ADDR_REGSEL					(IS740_TCR_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_TCR_TXHALT_POS					(0U)
#define IS740_TCR_TXHALT						(0X01<<IS740_TCR_TXHALT_POS)
#define IS740_TCR_TXRESUME_POS					(4U)
#define IS740_TCR_TXRESUME						(0X01<<IS740_TCR_TXRESUME_POS)

/* TRIGGER LEVEL REGISTER */

#define IS740_TLR_ADDR							(07U)
#define IS740_TLR_ADDR_REGSEL					(IS740_TLR_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_TLR_TXTL_POS						(0U)
#define IS740_TLR_TXTL							(0X01<<IS740_TLR_TXTL_POS)
#define IS740_TLR_RXTL_POS						(4U)
#define IS740_TLR_RXTL							(0X01<<IS740_TLR_RXTL_POS)

/* TRANSMITTER FIFO LEVEL REGISTER */

#define IS740_TXLVL_ADDR						(8U)
#define IS740_TXLVL_ADDR_REGSEL					(IS740_TXLVL_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_TXLVL								(0X7F)



/* RECEIVER FIFO LEVEL REGISTER */

#define IS740_RXLVL_ADDR						(9U)
#define IS740_RXLVL_ADDR_REGSEL					(IS740_RXLVL_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_RXLVL								(0X7F)


/* EXTRA FEATURES CONTROL REGISTER */

#define IS740_EFCR_ADDR							(15U)
#define IS740_EFCR_ADDR_REGSEL					(IS740_EFCR_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_EFCR_9BITMODE_POS					(0U)
#define IS740_EFCR_9BITMODE						(0X01<<IS740_EFCR_9BITMODE_POS)
#define IS740_EFCR_RXDISABLE_POS				(1U)
#define IS740_EFCR_RXDISABLE					(0X01<<IS740_EFCR_RXDISABLE_POS)
#define IS740_EFCR_TXDISABLE_POS				(2U)
#define IS740_EFCR_TXDISABLE					(0X01<<IS740_EFCR_TXDISABLE_POS)
#define IS740_EFCR_RTSCON_POS					(4U)
#define IS740_EFCR_RTSCON						(0X01<<IS740_EFCR_RTSCON_POS)
#define IS740_EFCR_RTSINVER_POS					(5U)
#define IS740_EFCR_RTSINVER						(0X01<<IS740_EFCR_RTSINVER_POS)
#define IS740_EFCR_IRDAMODE_POS					(7U)
#define IS740_EFCR_IRDAMODE						(0X01<<IS740_EFCR_IRDAMODE_POS)

/*
 * SPECIAL REGISTERS
 */

/* DIVISOR LATCH LOW */
#define IS740_DLL_ADDR							(0U)
#define IS740_DLL_ADDR_REGSEL					(IS740_DLL_ADDR<<IS740_REGSEL_SHIFT)
/* DIVISOR LATCH HIGH */
#define IS740_DLH_ADDR							(1U)
#define IS740_DLH_ADDR_REGSEL					(IS740_DLH_ADDR<<IS740_REGSEL_SHIFT)

/*
 * ENHANCED REGISTER SET
 */

/* ENHANCED FEATURES REGISTER */
#define IS740_EFR_ADDR							(2U)
#define IS740_EFR_ADDR_REGSEL					(IS740_EFR_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_EFR_SWFC_POS						(0U)
#define IS740_EFR_SWFC							(0X07<<IS740_EFR_SWFC_POS)
#define IS740_EFR_EFEN_POS						(4U)
#define IS740_EFR_EFEN							(0X01<<IS740_EFR_EFEN_POS)
#define IS740_EFR_SPCHAR_POS					(5U)
#define IS740_EFR_SPCHAR						(0X01<<IS740_EFR_SPCHAR_POS)
#define IS740_EFR_AnRTS_POS						(6U)
#define IS740_EFR_AnRTS							(0X01<<IS740_EFR_AnRTS_POS)
#define IS740_EFR_AnCTS_POS						(7U)
#define IS740_EFR_AnCTS							(0X01<<IS740_EFR_AnCTS_POS)

/* XON/XOFF */

#define IS740_XON1_ADDR							(4U)
#define IS740_XON1_ADDR_REGSEL					(IS740_XON1_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_XON2_ADDR							(5U)
#define IS740_XON2_ADDR_REGSEL					(IS740_XON2_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_XOFF1_ADDR						(6U)
#define IS740_XOFF1_ADDR_REGSEL					(IS740_XOFF1_ADDR<<IS740_REGSEL_SHIFT)
#define IS740_XOFF2_ADDR						(7U)
#define IS740_XOFF2_ADDR_REGSEL					(IS740_XOFF2_ADDR<<IS740_REGSEL_SHIFT)


/*
 * 	Helper macros
 */


#define IS740_PARITY_NONE				(0U<<IS740_LCR_PARITYEN_POS)
#define IS740_PARITY_ODD				(1U<<IS740_LCR_PARITYEN_POS)
#define IS740_PARITY_EVEN				(3U<<IS740_LCR_PARITYEN_POS)
#define IS740_PARITY_FORCE1				(5U<<IS740_LCR_PARITYEN_POS)
#define IS740_PARITY_FORCE0				(7U<<IS740_LCR_PARITYEN_POS)

#define IS740_STOPLEN_1					(0U<<IS740_LCR_STOP_POS)
#define IS740_STOPLEN_1HALF				(1U<<IS740_LCR_STOP_POS)
#define IS740_STOPLEN_2					(1U<<IS740_LCR_STOP_POS)

#define IS740_WORDLEN_5					(0U<<IS740_LCR_WORDLEN_POS)
#define IS740_WORDLEN_6					(1U<<IS740_LCR_WORDLEN_POS)
#define IS740_WORDLEN_7					(2U<<IS740_LCR_WORDLEN_POS)
#define IS740_WORDLEN_8					(3U<<IS740_LCR_WORDLEN_POS)


#endif /* SC16IS740_SC16IS740_DEFINES_H_ */
