
basis_uebung.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000311c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000005c  00802000  0000311c  000031b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000019b  0080205c  0080205c  0000320c  2**0
                  ALLOC
  3 .stab         000063e4  00000000  00000000  0000320c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000f9c0  00000000  00000000  000095f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00018fb0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000020  00000000  00000000  00018fdf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000001a5  00000000  00000000  00018fff  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000109  00000000  00000000  000191a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000106  00000000  00000000  000192ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000044  00000000  00000000  000193b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000000d4  00000000  00000000  000193f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000010f  00000000  00000000  000194cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000010  00000000  00000000  000195db  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 60 01 	jmp	0x2c0	; 0x2c0 <__ctors_end>
       4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
       8:	0c 94 d5 09 	jmp	0x13aa	; 0x13aa <__vector_2>
       c:	0c 94 12 0a 	jmp	0x1424	; 0x1424 <__vector_3>
      10:	0c 94 2b 0d 	jmp	0x1a56	; 0x1a56 <__vector_4>
      14:	0c 94 68 0d 	jmp	0x1ad0	; 0x1ad0 <__vector_5>
      18:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      1c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      20:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      24:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      28:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      2c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      30:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      34:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      38:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      3c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      40:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      44:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      48:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      4c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      50:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      54:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      58:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      5c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      60:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      64:	0c 94 89 12 	jmp	0x2512	; 0x2512 <__vector_25>
      68:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      6c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      70:	0c 94 bd 12 	jmp	0x257a	; 0x257a <__vector_28>
      74:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      78:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      7c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      80:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      84:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      88:	0c 94 5b 09 	jmp	0x12b6	; 0x12b6 <__vector_34>
      8c:	0c 94 98 09 	jmp	0x1330	; 0x1330 <__vector_35>
      90:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      94:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      98:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      9c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      a0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      a4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      a8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      ac:	0c 94 4f 0a 	jmp	0x149e	; 0x149e <__vector_43>
      b0:	0c 94 8c 0a 	jmp	0x1518	; 0x1518 <__vector_44>
      b4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      b8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      bc:	0c 94 c9 0e 	jmp	0x1d92	; 0x1d92 <__vector_47>
      c0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      c4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      c8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      cc:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      d0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      d4:	0c 94 01 0f 	jmp	0x1e02	; 0x1e02 <__vector_53>
      d8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      dc:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      e0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      e4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      e8:	0c 94 59 13 	jmp	0x26b2	; 0x26b2 <__vector_58>
      ec:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      f0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      f4:	0c 94 8d 13 	jmp	0x271a	; 0x271a <__vector_61>
      f8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      fc:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     100:	0c 94 2e 17 	jmp	0x2e5c	; 0x2e5c <__vector_64>
     104:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     108:	0c 94 e1 08 	jmp	0x11c2	; 0x11c2 <__vector_66>
     10c:	0c 94 1e 09 	jmp	0x123c	; 0x123c <__vector_67>
     110:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     114:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     118:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     11c:	0c 94 b3 15 	jmp	0x2b66	; 0x2b66 <__vector_71>
     120:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     124:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     128:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     12c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     130:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     134:	0c 94 59 0e 	jmp	0x1cb2	; 0x1cb2 <__vector_77>
     138:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     13c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     140:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     144:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     148:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     14c:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__vector_83>
     150:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     154:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     158:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     15c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     160:	0c 94 f1 12 	jmp	0x25e2	; 0x25e2 <__vector_88>
     164:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     168:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     16c:	0c 94 25 13 	jmp	0x264a	; 0x264a <__vector_91>
     170:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     174:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     178:	0c 94 b1 0c 	jmp	0x1962	; 0x1962 <__vector_94>
     17c:	0c 94 ee 0c 	jmp	0x19dc	; 0x19dc <__vector_95>
     180:	0c 94 43 0b 	jmp	0x1686	; 0x1686 <__vector_96>
     184:	0c 94 80 0b 	jmp	0x1700	; 0x1700 <__vector_97>
     188:	0c 94 bd 0b 	jmp	0x177a	; 0x177a <__vector_98>
     18c:	0c 94 fa 0b 	jmp	0x17f4	; 0x17f4 <__vector_99>
     190:	0c 94 37 0c 	jmp	0x186e	; 0x186e <__vector_100>
     194:	0c 94 74 0c 	jmp	0x18e8	; 0x18e8 <__vector_101>
     198:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     19c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1a0:	0c 94 c9 0a 	jmp	0x1592	; 0x1592 <__vector_104>
     1a4:	0c 94 06 0b 	jmp	0x160c	; 0x160c <__vector_105>
     1a8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1ac:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1b0:	0c 94 39 0f 	jmp	0x1e72	; 0x1e72 <__vector_108>
     1b4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1b8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1bc:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1c0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1c4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1c8:	0c 94 71 0f 	jmp	0x1ee2	; 0x1ee2 <__vector_114>
     1cc:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1d0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1d4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1d8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1dc:	0c 94 c1 13 	jmp	0x2782	; 0x2782 <__vector_119>
     1e0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1e4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1e8:	0c 94 f5 13 	jmp	0x27ea	; 0x27ea <__vector_122>
     1ec:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1f0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1f4:	89 06       	cpc	r8, r25
     1f6:	89 06       	cpc	r8, r25
     1f8:	96 06       	cpc	r9, r22
     1fa:	96 06       	cpc	r9, r22
     1fc:	a3 06       	cpc	r10, r19
     1fe:	a3 06       	cpc	r10, r19
     200:	b0 06       	cpc	r11, r16
     202:	b0 06       	cpc	r11, r16
     204:	bd 06       	cpc	r11, r29
     206:	bd 06       	cpc	r11, r29
     208:	ca 06       	cpc	r12, r26
     20a:	ca 06       	cpc	r12, r26
     20c:	d7 06       	cpc	r13, r23
     20e:	d7 06       	cpc	r13, r23
     210:	e4 06       	cpc	r14, r20
     212:	e4 06       	cpc	r14, r20
     214:	f1 06       	cpc	r15, r17
     216:	f1 06       	cpc	r15, r17
     218:	fe 06       	cpc	r15, r30
     21a:	fe 06       	cpc	r15, r30
     21c:	e7 0d       	add	r30, r7
     21e:	ea 0d       	add	r30, r10
     220:	ed 0d       	add	r30, r13
     222:	f0 0d       	add	r31, r0
     224:	f3 0d       	add	r31, r3
     226:	f6 0d       	add	r31, r6
     228:	f9 0d       	add	r31, r9
     22a:	fc 0d       	add	r31, r12
     22c:	ff 0d       	add	r31, r15
     22e:	02 0e       	add	r0, r18
     230:	05 0e       	add	r0, r21
     232:	08 0e       	add	r0, r24
     234:	0b 0e       	add	r0, r27
     236:	0e 0e       	add	r0, r30
     238:	11 0e       	add	r1, r17
     23a:	14 0e       	add	r1, r20
     23c:	17 0e       	add	r1, r23
     23e:	1a 0e       	add	r1, r26
     240:	1d 0e       	add	r1, r29
     242:	20 0e       	add	r2, r16

00000244 <__trampolines_start>:
     244:	0c 94 f3 0d 	jmp	0x1be6	; 0x1be6 <mcu_io_interrupt_init+0x9c>
     248:	0c 94 f0 0d 	jmp	0x1be0	; 0x1be0 <mcu_io_interrupt_init+0x96>
     24c:	0c 94 1a 0e 	jmp	0x1c34	; 0x1c34 <mcu_io_interrupt_init+0xea>
     250:	0c 94 0b 0e 	jmp	0x1c16	; 0x1c16 <mcu_io_interrupt_init+0xcc>
     254:	0c 94 a3 06 	jmp	0xd46	; 0xd46 <mcu_io_int_set_intctrl+0x50>
     258:	0c 94 d7 06 	jmp	0xdae	; 0xdae <mcu_io_int_set_intctrl+0xb8>
     25c:	0c 94 05 0e 	jmp	0x1c0a	; 0x1c0a <mcu_io_interrupt_init+0xc0>
     260:	0c 94 1d 0e 	jmp	0x1c3a	; 0x1c3a <mcu_io_interrupt_init+0xf0>
     264:	0c 94 ca 06 	jmp	0xd94	; 0xd94 <mcu_io_int_set_intctrl+0x9e>
     268:	0c 94 e4 06 	jmp	0xdc8	; 0xdc8 <mcu_io_int_set_intctrl+0xd2>
     26c:	0c 94 6c 17 	jmp	0x2ed8	; 0x2ed8 <lcd_putc>
     270:	0c 94 89 06 	jmp	0xd12	; 0xd12 <mcu_io_int_set_intctrl+0x1c>
     274:	0c 94 0e 0e 	jmp	0x1c1c	; 0x1c1c <mcu_io_interrupt_init+0xd2>
     278:	0c 94 11 0e 	jmp	0x1c22	; 0x1c22 <mcu_io_interrupt_init+0xd8>
     27c:	0c 94 bd 06 	jmp	0xd7a	; 0xd7a <mcu_io_int_set_intctrl+0x84>
     280:	0c 94 17 0e 	jmp	0x1c2e	; 0x1c2e <mcu_io_interrupt_init+0xe4>
     284:	0c 94 96 06 	jmp	0xd2c	; 0xd2c <mcu_io_int_set_intctrl+0x36>
     288:	0c 94 e7 0d 	jmp	0x1bce	; 0x1bce <mcu_io_interrupt_init+0x84>
     28c:	0c 94 14 0e 	jmp	0x1c28	; 0x1c28 <mcu_io_interrupt_init+0xde>
     290:	0c 94 02 0e 	jmp	0x1c04	; 0x1c04 <mcu_io_interrupt_init+0xba>
     294:	0c 94 f6 0d 	jmp	0x1bec	; 0x1bec <mcu_io_interrupt_init+0xa2>
     298:	0c 94 fc 0d 	jmp	0x1bf8	; 0x1bf8 <mcu_io_interrupt_init+0xae>
     29c:	0c 94 ed 0d 	jmp	0x1bda	; 0x1bda <mcu_io_interrupt_init+0x90>
     2a0:	0c 94 ff 0d 	jmp	0x1bfe	; 0x1bfe <mcu_io_interrupt_init+0xb4>
     2a4:	0c 94 ea 0d 	jmp	0x1bd4	; 0x1bd4 <mcu_io_interrupt_init+0x8a>
     2a8:	0c 94 f9 0d 	jmp	0x1bf2	; 0x1bf2 <mcu_io_interrupt_init+0xa8>
     2ac:	0c 94 08 0e 	jmp	0x1c10	; 0x1c10 <mcu_io_interrupt_init+0xc6>
     2b0:	0c 94 20 0e 	jmp	0x1c40	; 0x1c40 <mcu_io_interrupt_init+0xf6>
     2b4:	0c 94 f1 06 	jmp	0xde2	; 0xde2 <mcu_io_int_set_intctrl+0xec>
     2b8:	0c 94 b0 06 	jmp	0xd60	; 0xd60 <mcu_io_int_set_intctrl+0x6a>
     2bc:	0c 94 fe 06 	jmp	0xdfc	; 0xdfc <mcu_io_int_set_intctrl+0x106>

000002c0 <__ctors_end>:
     2c0:	11 24       	eor	r1, r1
     2c2:	1f be       	out	0x3f, r1	; 63
     2c4:	cf ef       	ldi	r28, 0xFF	; 255
     2c6:	df e3       	ldi	r29, 0x3F	; 63
     2c8:	de bf       	out	0x3e, r29	; 62
     2ca:	cd bf       	out	0x3d, r28	; 61
     2cc:	00 e0       	ldi	r16, 0x00	; 0
     2ce:	0c bf       	out	0x3c, r16	; 60
     2d0:	18 be       	out	0x38, r1	; 56
     2d2:	19 be       	out	0x39, r1	; 57
     2d4:	1a be       	out	0x3a, r1	; 58
     2d6:	1b be       	out	0x3b, r1	; 59

000002d8 <__do_copy_data>:
     2d8:	10 e2       	ldi	r17, 0x20	; 32
     2da:	a0 e0       	ldi	r26, 0x00	; 0
     2dc:	b0 e2       	ldi	r27, 0x20	; 32
     2de:	ec e1       	ldi	r30, 0x1C	; 28
     2e0:	f1 e3       	ldi	r31, 0x31	; 49
     2e2:	00 e0       	ldi	r16, 0x00	; 0
     2e4:	0b bf       	out	0x3b, r16	; 59
     2e6:	02 c0       	rjmp	.+4      	; 0x2ec <__do_copy_data+0x14>
     2e8:	07 90       	elpm	r0, Z+
     2ea:	0d 92       	st	X+, r0
     2ec:	ac 35       	cpi	r26, 0x5C	; 92
     2ee:	b1 07       	cpc	r27, r17
     2f0:	d9 f7       	brne	.-10     	; 0x2e8 <__do_copy_data+0x10>
     2f2:	1b be       	out	0x3b, r1	; 59

000002f4 <__do_clear_bss>:
     2f4:	21 e2       	ldi	r18, 0x21	; 33
     2f6:	ac e5       	ldi	r26, 0x5C	; 92
     2f8:	b0 e2       	ldi	r27, 0x20	; 32
     2fa:	01 c0       	rjmp	.+2      	; 0x2fe <.do_clear_bss_start>

000002fc <.do_clear_bss_loop>:
     2fc:	1d 92       	st	X+, r1

000002fe <.do_clear_bss_start>:
     2fe:	a7 3f       	cpi	r26, 0xF7	; 247
     300:	b2 07       	cpc	r27, r18
     302:	e1 f7       	brne	.-8      	; 0x2fc <.do_clear_bss_loop>
     304:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <main>
     308:	0c 94 8c 18 	jmp	0x3118	; 0x3118 <_exit>

0000030c <__bad_interrupt>:
     30c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000310 <st7036_wr_register>:
     310:	cf 93       	push	r28
     312:	df 93       	push	r29
     314:	c8 2f       	mov	r28, r24
     316:	d6 2f       	mov	r29, r22
     318:	60 e0       	ldi	r22, 0x00	; 0
     31a:	80 91 5f 20 	lds	r24, 0x205F
     31e:	0e 94 86 08 	call	0x110c	; 0x110c <mcu_io_set>
     322:	6d 2f       	mov	r22, r29
     324:	6c 2b       	or	r22, r28
     326:	40 91 5e 20 	lds	r20, 0x205E
     32a:	80 91 60 20 	lds	r24, 0x2060
     32e:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <mcu_spi_send>
     332:	0e 94 3f 08 	call	0x107e	; 0x107e <mcu_disable_interrupt>
     336:	8b e1       	ldi	r24, 0x1B	; 27
     338:	90 e0       	ldi	r25, 0x00	; 0
     33a:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <mcu_wait_us>
     33e:	df 91       	pop	r29
     340:	cf 91       	pop	r28
     342:	0c 94 3d 08 	jmp	0x107a	; 0x107a <mcu_enable_interrupt>

00000346 <st7036_set_contrast>:
	st7036_clear();
	temp_var_reg_function_set = var_reg_function_set;
	contrast_value = 0x0C;
}

void st7036_set_contrast(uint8_t contrast_v) {
     346:	cf 93       	push	r28
     348:	c8 2f       	mov	r28, r24
	if ((contrast_v <= 0x0F) && (contrast_v >= 0x00)) {
     34a:	80 31       	cpi	r24, 0x10	; 16
     34c:	60 f4       	brcc	.+24     	; 0x366 <st7036_set_contrast+0x20>
		st7036_wr_register(ST7036_REG_FUNCTION_SET,
     34e:	60 91 f6 21 	lds	r22, 0x21F6
     352:	61 60       	ori	r22, 0x01	; 1
     354:	80 e2       	ldi	r24, 0x20	; 32
     356:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
				temp_var_reg_function_set
						| ST7036_OPT_FUNCTION_SET_INST_SET_EXT_1);
		st7036_wr_register(ST7036_REG_CONTRAST_SET, contrast_v);
     35a:	6c 2f       	mov	r22, r28
     35c:	80 e7       	ldi	r24, 0x70	; 112
     35e:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
		contrast_value = contrast_v;
     362:	c0 93 f5 21 	sts	0x21F5, r28
	}
}
     366:	cf 91       	pop	r28
     368:	08 95       	ret

0000036a <st7036_get_contrast>:

uint8_t st7036_get_contrast(void) {
	return contrast_value;
     36a:	80 91 f5 21 	lds	r24, 0x21F5
}
     36e:	08 95       	ret

00000370 <st7036_goto>:
	st7036_goto(0, 0);	// Schneller als der "Return Home" Befehl...
}

void st7036_goto(uint8_t row, uint8_t col) {
	uint8_t jump_addr = 0x00;
	if (row >= st7036_row_num)
     370:	90 91 61 20 	lds	r25, 0x2061
     374:	89 17       	cp	r24, r25
     376:	18 f5       	brcc	.+70     	; 0x3be <st7036_goto+0x4e>
		return;	// Verhindern, dass Zeichen in Zeile angesprungen werden die es nicht gibt
	if (col >= st7036_col_num)
     378:	90 91 62 20 	lds	r25, 0x2062
     37c:	69 17       	cp	r22, r25
     37e:	f8 f4       	brcc	.+62     	; 0x3be <st7036_goto+0x4e>
		return;	// Verhindern, dass zuviele Zeichen in der Zeile eingetragen werden.
	st7036_cur_pos_col = col;
     380:	60 93 dc 20 	sts	0x20DC, r22
	st7036_cur_pos_row = row;
     384:	80 93 db 20 	sts	0x20DB, r24
	jump_addr = st7036_cur_pos_col;
	switch (st7036_type) {
     388:	20 91 5c 20 	lds	r18, 0x205C
     38c:	30 91 5d 20 	lds	r19, 0x205D
     390:	28 32       	cpi	r18, 0x28	; 40
     392:	92 e0       	ldi	r25, 0x02	; 2
     394:	39 07       	cpc	r19, r25
     396:	21 f0       	breq	.+8      	; 0x3a0 <st7036_goto+0x30>
     398:	20 31       	cpi	r18, 0x10	; 16
     39a:	33 40       	sbci	r19, 0x03	; 3
     39c:	61 f4       	brne	.+24     	; 0x3b6 <st7036_goto+0x46>
     39e:	05 c0       	rjmp	.+10     	; 0x3aa <st7036_goto+0x3a>
	case ST7036_DISPLAY_1x8:
		break;
	case ST7036_DISPLAY_1x20:
		break;
	case ST7036_DISPLAY_2x40:
		jump_addr += st7036_2x40_ddr_addr[st7036_cur_pos_row];
     3a0:	e8 2f       	mov	r30, r24
     3a2:	f0 e0       	ldi	r31, 0x00	; 0
     3a4:	e0 5e       	subi	r30, 0xE0	; 224
     3a6:	ff 4d       	sbci	r31, 0xDF	; 223
     3a8:	04 c0       	rjmp	.+8      	; 0x3b2 <st7036_goto+0x42>
		break;
	case ST7036_DISPLAY_3x16:
		jump_addr += st7036_3x16_ddr_addr[st7036_cur_pos_row];
     3aa:	e8 2f       	mov	r30, r24
     3ac:	f0 e0       	ldi	r31, 0x00	; 0
     3ae:	ee 5d       	subi	r30, 0xDE	; 222
     3b0:	ff 4d       	sbci	r31, 0xDF	; 223
     3b2:	80 81       	ld	r24, Z
     3b4:	68 0f       	add	r22, r24
		break;
	}
	st7036_wr_register(ST7036_REG_SET_DDRAM, (jump_addr & 0x7F));
     3b6:	6f 77       	andi	r22, 0x7F	; 127
     3b8:	80 e8       	ldi	r24, 0x80	; 128
     3ba:	0c 94 88 01 	jmp	0x310	; 0x310 <st7036_wr_register>
     3be:	08 95       	ret

000003c0 <st7036_clear>:
void st7036_home(void) {
	st7036_goto(0, 0);	// Schneller als der "Return Home" Befehl...
}

void st7036_clear(void) {
	st7036_wr_register(ST7036_REG_CLEAR, 0);
     3c0:	60 e0       	ldi	r22, 0x00	; 0
     3c2:	81 e0       	ldi	r24, 0x01	; 1
     3c4:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
	memset(st7036_cur_shown, 0x20, sizeof(st7036_cur_shown));// Leerzeichen ins Array schreiben, da jetzt nix mehr angezeigt wird
     3c8:	48 e7       	ldi	r20, 0x78	; 120
     3ca:	50 e0       	ldi	r21, 0x00	; 0
     3cc:	60 e2       	ldi	r22, 0x20	; 32
     3ce:	70 e0       	ldi	r23, 0x00	; 0
     3d0:	83 e6       	ldi	r24, 0x63	; 99
     3d2:	90 e2       	ldi	r25, 0x20	; 32
     3d4:	0e 94 5a 18 	call	0x30b4	; 0x30b4 <memset>
	mcu_wait_ms(1);
     3d8:	81 e0       	ldi	r24, 0x01	; 1
     3da:	90 e0       	ldi	r25, 0x00	; 0
     3dc:	0e 94 c4 16 	call	0x2d88	; 0x2d88 <mcu_wait_ms>
	st7036_goto(0, 0);	// Schneller als der "Return Home" Befehl...
     3e0:	60 e0       	ldi	r22, 0x00	; 0
     3e2:	80 e0       	ldi	r24, 0x00	; 0
     3e4:	0c 94 b8 01 	jmp	0x370	; 0x370 <st7036_goto>

000003e8 <st7036_init>:

/************************************************
 * Externe Funktionen
 ***********************************************/
void st7036_init(ST7036_DISPLAY_TYPE type, MCU_IO_PIN cs, MCU_IO_PIN rs,
		MCU_SPI_NUM num, uint32_t spi_speed) {
     3e8:	cf 92       	push	r12
     3ea:	df 92       	push	r13
     3ec:	ef 92       	push	r14
     3ee:	ff 92       	push	r15
     3f0:	0f 93       	push	r16
     3f2:	1f 93       	push	r17
     3f4:	cf 93       	push	r28
     3f6:	c6 2f       	mov	r28, r22
     3f8:	67 01       	movw	r12, r14
     3fa:	78 01       	movw	r14, r16
	uint8_t var_reg_function_set = ST7036_OPT_FUNCTION_SET_8BIT_MODE;
	uint8_t var_reg_bias = ST7036_OPT_BIAS_DIV_5;

	st7036_type = type;
     3fc:	80 93 5c 20 	sts	0x205C, r24
     400:	90 93 5d 20 	sts	0x205D, r25
	st7036_chip_select = cs;
     404:	60 93 5e 20 	sts	0x205E, r22
	st7036_register_select = rs;
     408:	40 93 5f 20 	sts	0x205F, r20
	st7036_spi_num = num;
     40c:	20 93 60 20 	sts	0x2060, r18

	// Spalten und Zeilen laden
	st7036_row_num = (type >> 8) & 0xFF;
     410:	90 93 61 20 	sts	0x2061, r25
	st7036_col_num = type & 0xFF;
     414:	80 93 62 20 	sts	0x2062, r24
	memset(st7036_cur_shown, 0x20, sizeof(st7036_cur_shown));// Leerzeichen ins Array schreiben, da diese beim Start gezeigt werden
     418:	48 e7       	ldi	r20, 0x78	; 120
     41a:	50 e0       	ldi	r21, 0x00	; 0
     41c:	60 e2       	ldi	r22, 0x20	; 32
     41e:	70 e0       	ldi	r23, 0x00	; 0
     420:	83 e6       	ldi	r24, 0x63	; 99
     422:	90 e2       	ldi	r25, 0x20	; 32
     424:	0e 94 5a 18 	call	0x30b4	; 0x30b4 <memset>

	// IO Pins initialisieren
	mcu_io_set_dir(st7036_chip_select, MCU_IO_DIR_OUT);
     428:	61 e0       	ldi	r22, 0x01	; 1
     42a:	8c 2f       	mov	r24, r28
     42c:	0e 94 59 08 	call	0x10b2	; 0x10b2 <mcu_io_set_dir>
	mcu_io_set(st7036_chip_select, 1);
     430:	61 e0       	ldi	r22, 0x01	; 1
     432:	80 91 5e 20 	lds	r24, 0x205E
     436:	0e 94 86 08 	call	0x110c	; 0x110c <mcu_io_set>
	mcu_io_set_dir(st7036_register_select, MCU_IO_DIR_OUT);
     43a:	61 e0       	ldi	r22, 0x01	; 1
     43c:	80 91 5f 20 	lds	r24, 0x205F
     440:	0e 94 59 08 	call	0x10b2	; 0x10b2 <mcu_io_set_dir>
	mcu_io_set(st7036_register_select, 0);
     444:	60 e0       	ldi	r22, 0x00	; 0
     446:	80 91 5f 20 	lds	r24, 0x205F
     44a:	0e 94 86 08 	call	0x110c	; 0x110c <mcu_io_set>

	// SPI initialisieren
	mcu_spi_init(st7036_spi_num, MCU_SPI_MODE_3, spi_speed);
     44e:	a7 01       	movw	r20, r14
     450:	96 01       	movw	r18, r12
     452:	63 e0       	ldi	r22, 0x03	; 3
     454:	80 91 60 20 	lds	r24, 0x2060
     458:	0e 94 f6 14 	call	0x29ec	; 0x29ec <mcu_spi_init>
     45c:	e0 91 61 20 	lds	r30, 0x2061
     460:	e2 50       	subi	r30, 0x02	; 2
     462:	e2 30       	cpi	r30, 0x02	; 2
     464:	30 f4       	brcc	.+12     	; 0x472 <st7036_init+0x8a>
     466:	f0 e0       	ldi	r31, 0x00	; 0
     468:	e2 5e       	subi	r30, 0xE2	; 226
     46a:	ff 4d       	sbci	r31, 0xDF	; 223
     46c:	f0 80       	ld	r15, Z

	// Auf Display Typ prüfen
	switch (st7036_row_num) {
     46e:	c8 e1       	ldi	r28, 0x18	; 24
     470:	02 c0       	rjmp	.+4      	; 0x476 <st7036_init+0x8e>
     472:	f1 2c       	mov	r15, r1
     474:	c0 e1       	ldi	r28, 0x10	; 16
		var_reg_function_set |= ST7036_OPT_FUNCTION_SET_2_LINE_MODE; // Für 2 und 3 Linien!
		break;
	}

	// ST7036 Initialisierungsroutine	
	st7036_wr_register(ST7036_REG_FUNCTION_SET,
     476:	6c 2f       	mov	r22, r28
     478:	61 60       	ori	r22, 0x01	; 1
     47a:	80 e2       	ldi	r24, 0x20	; 32
     47c:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
			var_reg_function_set | ST7036_OPT_FUNCTION_SET_INST_SET_EXT_1);	// Displayabhängige Funktionen, die vorher gesetzt wurden
	st7036_wr_register(ST7036_REG_BIAS, var_reg_bias);// Hat Display Typ abhängige Funktionen, die gesetzt wurden
     480:	6f 2d       	mov	r22, r15
     482:	84 e1       	ldi	r24, 0x14	; 20
     484:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_POWER_ICON_CONTROL,
     488:	64 e0       	ldi	r22, 0x04	; 4
     48a:	80 e5       	ldi	r24, 0x50	; 80
     48c:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
	ST7036_OPT_POWER_ICON_BOOSTER_ON);
	//st7036_wr_register(ST7036_REG_FOLLOWER_CONTROL, ST7036_REG_FOLLOWER_CONTROL_INTERNAL_ON | 0x05);	// 0x05 für die Stromversorgung
	st7036_wr_register(ST7036_REG_FOLLOWER_CONTROL,
     490:	6e e0       	ldi	r22, 0x0E	; 14
     492:	80 e6       	ldi	r24, 0x60	; 96
     494:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
	ST7036_REG_FOLLOWER_CONTROL_INTERNAL_ON | 0x06);// 0x06 für die Stromversorgung
	st7036_wr_register(ST7036_REG_CONTRAST_SET, 0x0C);	// 0x0C für den Kontrast
     498:	6c e0       	ldi	r22, 0x0C	; 12
     49a:	80 e7       	ldi	r24, 0x70	; 112
     49c:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_FUNCTION_SET, var_reg_function_set);
     4a0:	6c 2f       	mov	r22, r28
     4a2:	80 e2       	ldi	r24, 0x20	; 32
     4a4:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_DISPLAY_ONOFF,
     4a8:	64 e0       	ldi	r22, 0x04	; 4
     4aa:	88 e0       	ldi	r24, 0x08	; 8
     4ac:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
	ST7036_OPT_DISPLAY_ONOFF_DISPLAY_ON);
	st7036_wr_register(ST7036_REG_CLEAR, 0);
     4b0:	60 e0       	ldi	r22, 0x00	; 0
     4b2:	81 e0       	ldi	r24, 0x01	; 1
     4b4:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_ENTRY_MODE,
     4b8:	62 e0       	ldi	r22, 0x02	; 2
     4ba:	84 e0       	ldi	r24, 0x04	; 4
     4bc:	0e 94 88 01 	call	0x310	; 0x310 <st7036_wr_register>
	ST7036_OPT_ENTRY_MODE_INCREMENT_ADRESS);
	st7036_clear();
     4c0:	0e 94 e0 01 	call	0x3c0	; 0x3c0 <st7036_clear>
	temp_var_reg_function_set = var_reg_function_set;
     4c4:	c0 93 f6 21 	sts	0x21F6, r28
	contrast_value = 0x0C;
     4c8:	8c e0       	ldi	r24, 0x0C	; 12
     4ca:	80 93 f5 21 	sts	0x21F5, r24
}
     4ce:	cf 91       	pop	r28
     4d0:	1f 91       	pop	r17
     4d2:	0f 91       	pop	r16
     4d4:	ff 90       	pop	r15
     4d6:	ef 90       	pop	r14
     4d8:	df 90       	pop	r13
     4da:	cf 90       	pop	r12
     4dc:	08 95       	ret

000004de <st7036_home>:
	if (st7036_cur_pos_col == st7036_col_num)// Überprüfen ob Zeilenende erreicht wurde
		st7036_next_line();
}

void st7036_home(void) {
	st7036_goto(0, 0);	// Schneller als der "Return Home" Befehl...
     4de:	60 e0       	ldi	r22, 0x00	; 0
     4e0:	80 e0       	ldi	r24, 0x00	; 0
     4e2:	0c 94 b8 01 	jmp	0x370	; 0x370 <st7036_goto>

000004e6 <st7036_next_line>:
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col + 1);// Nächstes Zeichen in Zeile
}

void st7036_next_line() {
	st7036_goto(
			(st7036_cur_pos_row >= (st7036_row_num - 1)) ?
     4e6:	80 91 db 20 	lds	r24, 0x20DB
     4ea:	48 2f       	mov	r20, r24
     4ec:	50 e0       	ldi	r21, 0x00	; 0
     4ee:	20 91 61 20 	lds	r18, 0x2061
     4f2:	30 e0       	ldi	r19, 0x00	; 0
     4f4:	21 50       	subi	r18, 0x01	; 1
     4f6:	31 09       	sbc	r19, r1
	else
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col + 1);// Nächstes Zeichen in Zeile
}

void st7036_next_line() {
	st7036_goto(
     4f8:	42 17       	cp	r20, r18
     4fa:	53 07       	cpc	r21, r19
     4fc:	14 f4       	brge	.+4      	; 0x502 <st7036_next_line+0x1c>
     4fe:	8f 5f       	subi	r24, 0xFF	; 255
     500:	01 c0       	rjmp	.+2      	; 0x504 <st7036_next_line+0x1e>
     502:	80 e0       	ldi	r24, 0x00	; 0
     504:	60 e0       	ldi	r22, 0x00	; 0
     506:	0c 94 b8 01 	jmp	0x370	; 0x370 <st7036_goto>

0000050a <st7036_putc>:

uint8_t st7036_get_contrast(void) {
	return contrast_value;
}

void st7036_putc(char letter) {
     50a:	cf 93       	push	r28
     50c:	c8 2f       	mov	r28, r24
	switch (letter) {
     50e:	8a 30       	cpi	r24, 0x0A	; 10
     510:	e9 f1       	breq	.+122    	; 0x58c <st7036_putc+0x82>
     512:	8d 30       	cpi	r24, 0x0D	; 13
     514:	31 f4       	brne	.+12     	; 0x522 <st7036_putc+0x18>
	case '\r':
		st7036_goto(st7036_cur_pos_row, 0);
     516:	60 e0       	ldi	r22, 0x00	; 0
     518:	80 91 db 20 	lds	r24, 0x20DB
		else
			st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
	}
	if (st7036_cur_pos_col == st7036_col_num)// Überprüfen ob Zeilenende erreicht wurde
		st7036_next_line();
}
     51c:	cf 91       	pop	r28
}

void st7036_putc(char letter) {
	switch (letter) {
	case '\r':
		st7036_goto(st7036_cur_pos_row, 0);
     51e:	0c 94 b8 01 	jmp	0x370	; 0x370 <st7036_goto>
		return;
	case '\n':
		st7036_next_line();
		return;
	}
	if (st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col] != letter)	// Zeichen steht nicht auf dem Display
     522:	80 91 db 20 	lds	r24, 0x20DB
     526:	60 91 dc 20 	lds	r22, 0x20DC
     52a:	98 e2       	ldi	r25, 0x28	; 40
     52c:	89 9f       	mul	r24, r25
     52e:	f0 01       	movw	r30, r0
     530:	11 24       	eor	r1, r1
     532:	e6 0f       	add	r30, r22
     534:	f1 1d       	adc	r31, r1
     536:	ed 59       	subi	r30, 0x9D	; 157
     538:	ff 4d       	sbci	r31, 0xDF	; 223
     53a:	90 81       	ld	r25, Z
     53c:	9c 17       	cp	r25, r28
     53e:	e9 f0       	breq	.+58     	; 0x57a <st7036_putc+0x70>
			{
		st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col] = letter;// neues Zeichen in Array schreiben
     540:	c0 83       	st	Z, r28
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col);// Zur aktuellen Koordinate springen
     542:	0e 94 b8 01 	call	0x370	; 0x370 <st7036_goto>
	mcu_wait_us(ST7036_INSTRUCTION_WAIT_US);
	mcu_enable_interrupt();
}

void st7036_wr_letter(char value) {
	mcu_io_set(st7036_register_select, 1);
     546:	61 e0       	ldi	r22, 0x01	; 1
     548:	80 91 5f 20 	lds	r24, 0x205F
     54c:	0e 94 86 08 	call	0x110c	; 0x110c <mcu_io_set>
	mcu_spi_send(st7036_spi_num, value, st7036_chip_select);
     550:	40 91 5e 20 	lds	r20, 0x205E
     554:	6c 2f       	mov	r22, r28
     556:	80 91 60 20 	lds	r24, 0x2060
     55a:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <mcu_spi_send>
	mcu_disable_interrupt();
     55e:	0e 94 3f 08 	call	0x107e	; 0x107e <mcu_disable_interrupt>
	mcu_wait_us(ST7036_INSTRUCTION_WAIT_US);
     562:	8b e1       	ldi	r24, 0x1B	; 27
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <mcu_wait_us>
	mcu_enable_interrupt();
     56a:	0e 94 3d 08 	call	0x107a	; 0x107a <mcu_enable_interrupt>
	if (st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col] != letter)	// Zeichen steht nicht auf dem Display
			{
		st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col] = letter;// neues Zeichen in Array schreiben
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col);// Zur aktuellen Koordinate springen
		st7036_wr_letter(letter);					// Daten auf LCD ausgeben
		st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
     56e:	80 91 dc 20 	lds	r24, 0x20DC
     572:	8f 5f       	subi	r24, 0xFF	; 255
     574:	80 93 dc 20 	sts	0x20DC, r24
     578:	03 c0       	rjmp	.+6      	; 0x580 <st7036_putc+0x76>
	} else // Zeichen steht bereits auf dem Display
	{
		if (st7036_cursor_active || st7036_blink_active) // Wenn Cursor aktiv ist oder Blinken Aktiv ist muss visuell das nächste Zeichen angezeigt werden
			st7036_shift_right();						// Also shiften
		else
			st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
     57a:	6f 5f       	subi	r22, 0xFF	; 255
     57c:	60 93 dc 20 	sts	0x20DC, r22
	}
	if (st7036_cur_pos_col == st7036_col_num)// Überprüfen ob Zeilenende erreicht wurde
     580:	90 91 dc 20 	lds	r25, 0x20DC
     584:	80 91 62 20 	lds	r24, 0x2062
     588:	98 13       	cpse	r25, r24
     58a:	03 c0       	rjmp	.+6      	; 0x592 <st7036_putc+0x88>
		st7036_next_line();
}
     58c:	cf 91       	pop	r28
			st7036_shift_right();						// Also shiften
		else
			st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
	}
	if (st7036_cur_pos_col == st7036_col_num)// Überprüfen ob Zeilenende erreicht wurde
		st7036_next_line();
     58e:	0c 94 73 02 	jmp	0x4e6	; 0x4e6 <st7036_next_line>
}
     592:	cf 91       	pop	r28
     594:	08 95       	ret

00000596 <fifo_init>:
 */
static uint16_t fifo_get_median16(fifo_struct *bs);


FIFO_RESULT fifo_init(fifo_struct *bs, uint8_t elementsize, void *buf, uint16_t total_elements)
{
     596:	fc 01       	movw	r30, r24
	uint32_t tmp = elementsize * total_elements;
	if(elementsize<1)	return FIFO_ELEMENTSIZE_INVALID;
     598:	66 23       	and	r22, r22
     59a:	c1 f0       	breq	.+48     	; 0x5cc <fifo_init+0x36>
	if(tmp>=65536)		return FIFO_BUFFERSIZE_INVALID;
	bs->data = (uint8_t*)buf;
     59c:	40 83       	st	Z, r20
     59e:	51 83       	std	Z+1, r21	; 0x01
	bs->max_elements = total_elements;
     5a0:	24 83       	std	Z+4, r18	; 0x04
     5a2:	35 83       	std	Z+5, r19	; 0x05
	bs->element_size = elementsize;
     5a4:	70 e0       	ldi	r23, 0x00	; 0
     5a6:	62 83       	std	Z+2, r22	; 0x02
     5a8:	73 83       	std	Z+3, r23	; 0x03
	bs->max_len = total_elements * elementsize;
     5aa:	26 9f       	mul	r18, r22
     5ac:	c0 01       	movw	r24, r0
     5ae:	27 9f       	mul	r18, r23
     5b0:	90 0d       	add	r25, r0
     5b2:	36 9f       	mul	r19, r22
     5b4:	90 0d       	add	r25, r0
     5b6:	11 24       	eor	r1, r1
     5b8:	86 83       	std	Z+6, r24	; 0x06
     5ba:	97 83       	std	Z+7, r25	; 0x07
	return FIFO_OK;
}

inline void fifo_clear(fifo_struct *bs)
{
	bs->read_pos = 0;
     5bc:	10 86       	std	Z+8, r1	; 0x08
     5be:	11 86       	std	Z+9, r1	; 0x09
	bs->write_pos = 0;
     5c0:	12 86       	std	Z+10, r1	; 0x0a
     5c2:	13 86       	std	Z+11, r1	; 0x0b
	bs->entries = 0;
     5c4:	14 86       	std	Z+12, r1	; 0x0c
     5c6:	15 86       	std	Z+13, r1	; 0x0d
	bs->data = (uint8_t*)buf;
	bs->max_elements = total_elements;
	bs->element_size = elementsize;
	bs->max_len = total_elements * elementsize;
	fifo_clear(bs);
	return FIFO_OK;
     5c8:	80 e0       	ldi	r24, 0x00	; 0
     5ca:	08 95       	ret


FIFO_RESULT fifo_init(fifo_struct *bs, uint8_t elementsize, void *buf, uint16_t total_elements)
{
	uint32_t tmp = elementsize * total_elements;
	if(elementsize<1)	return FIFO_ELEMENTSIZE_INVALID;
     5cc:	81 e0       	ldi	r24, 0x01	; 1
	bs->max_elements = total_elements;
	bs->element_size = elementsize;
	bs->max_len = total_elements * elementsize;
	fifo_clear(bs);
	return FIFO_OK;
}
     5ce:	08 95       	ret

000005d0 <fifo_clear>:

inline void fifo_clear(fifo_struct *bs)
{
     5d0:	fc 01       	movw	r30, r24
	bs->read_pos = 0;
     5d2:	10 86       	std	Z+8, r1	; 0x08
     5d4:	11 86       	std	Z+9, r1	; 0x09
	bs->write_pos = 0;
     5d6:	12 86       	std	Z+10, r1	; 0x0a
     5d8:	13 86       	std	Z+11, r1	; 0x0b
	bs->entries = 0;
     5da:	14 86       	std	Z+12, r1	; 0x0c
     5dc:	15 86       	std	Z+13, r1	; 0x0d
     5de:	08 95       	ret

000005e0 <fifo_put>:
{
	return fifo_put(bs, (uint8_t*)&c);
}

bool fifo_put(fifo_struct *bs, uint8_t* c)
{
     5e0:	0f 93       	push	r16
     5e2:	1f 93       	push	r17
     5e4:	cf 93       	push	r28
     5e6:	df 93       	push	r29
     5e8:	1f 92       	push	r1
     5ea:	1f 92       	push	r1
     5ec:	cd b7       	in	r28, 0x3d	; 61
     5ee:	de b7       	in	r29, 0x3e	; 62
     5f0:	8c 01       	movw	r16, r24
	mcu_disable_interrupt();
     5f2:	69 83       	std	Y+1, r22	; 0x01
     5f4:	7a 83       	std	Y+2, r23	; 0x02
     5f6:	0e 94 3f 08 	call	0x107e	; 0x107e <mcu_disable_interrupt>
	if(bs->entries<bs->max_elements)
     5fa:	f8 01       	movw	r30, r16
     5fc:	24 85       	ldd	r18, Z+12	; 0x0c
     5fe:	35 85       	ldd	r19, Z+13	; 0x0d
     600:	84 81       	ldd	r24, Z+4	; 0x04
     602:	95 81       	ldd	r25, Z+5	; 0x05
     604:	69 81       	ldd	r22, Y+1	; 0x01
     606:	7a 81       	ldd	r23, Y+2	; 0x02
     608:	28 17       	cp	r18, r24
     60a:	39 07       	cpc	r19, r25
     60c:	08 f5       	brcc	.+66     	; 0x650 <fifo_put+0x70>
	{
		memcpy(bs->data+bs->write_pos, c, bs->element_size);
     60e:	20 81       	ld	r18, Z
     610:	31 81       	ldd	r19, Z+1	; 0x01
     612:	82 85       	ldd	r24, Z+10	; 0x0a
     614:	93 85       	ldd	r25, Z+11	; 0x0b
     616:	28 0f       	add	r18, r24
     618:	39 1f       	adc	r19, r25
     61a:	42 81       	ldd	r20, Z+2	; 0x02
     61c:	53 81       	ldd	r21, Z+3	; 0x03
     61e:	c9 01       	movw	r24, r18
     620:	0e 94 51 18 	call	0x30a2	; 0x30a2 <memcpy>
		bs->write_pos = (bs->write_pos+bs->element_size)%bs->max_len;
     624:	f8 01       	movw	r30, r16
     626:	82 81       	ldd	r24, Z+2	; 0x02
     628:	93 81       	ldd	r25, Z+3	; 0x03
     62a:	22 85       	ldd	r18, Z+10	; 0x0a
     62c:	33 85       	ldd	r19, Z+11	; 0x0b
     62e:	82 0f       	add	r24, r18
     630:	93 1f       	adc	r25, r19
     632:	66 81       	ldd	r22, Z+6	; 0x06
     634:	77 81       	ldd	r23, Z+7	; 0x07
     636:	0e 94 fe 17 	call	0x2ffc	; 0x2ffc <__udivmodhi4>
     63a:	82 87       	std	Z+10, r24	; 0x0a
     63c:	93 87       	std	Z+11, r25	; 0x0b
		(bs->entries)++;
     63e:	84 85       	ldd	r24, Z+12	; 0x0c
     640:	95 85       	ldd	r25, Z+13	; 0x0d
     642:	01 96       	adiw	r24, 0x01	; 1
     644:	84 87       	std	Z+12, r24	; 0x0c
     646:	95 87       	std	Z+13, r25	; 0x0d
		mcu_enable_interrupt();
     648:	0e 94 3d 08 	call	0x107a	; 0x107a <mcu_enable_interrupt>
     64c:	81 e0       	ldi	r24, 0x01	; 1
     64e:	03 c0       	rjmp	.+6      	; 0x656 <fifo_put+0x76>
		return true;
	}
	mcu_enable_interrupt();
     650:	0e 94 3d 08 	call	0x107a	; 0x107a <mcu_enable_interrupt>
	return false;
     654:	80 e0       	ldi	r24, 0x00	; 0
}
     656:	0f 90       	pop	r0
     658:	0f 90       	pop	r0
     65a:	df 91       	pop	r29
     65c:	cf 91       	pop	r28
     65e:	1f 91       	pop	r17
     660:	0f 91       	pop	r16
     662:	08 95       	ret

00000664 <fifo_put32>:
{
	return fifo_put(bs, (uint8_t*)&c);
}

inline bool fifo_put32(fifo_struct*bs, uint32_t c)
{
     664:	cf 93       	push	r28
     666:	df 93       	push	r29
     668:	00 d0       	rcall	.+0      	; 0x66a <fifo_put32+0x6>
     66a:	1f 92       	push	r1
     66c:	cd b7       	in	r28, 0x3d	; 61
     66e:	de b7       	in	r29, 0x3e	; 62
     670:	49 83       	std	Y+1, r20	; 0x01
     672:	5a 83       	std	Y+2, r21	; 0x02
     674:	6b 83       	std	Y+3, r22	; 0x03
     676:	7c 83       	std	Y+4, r23	; 0x04
	return fifo_put(bs, (uint8_t*)&c);
     678:	be 01       	movw	r22, r28
     67a:	6f 5f       	subi	r22, 0xFF	; 255
     67c:	7f 4f       	sbci	r23, 0xFF	; 255
     67e:	0e 94 f0 02 	call	0x5e0	; 0x5e0 <fifo_put>
}
     682:	24 96       	adiw	r28, 0x04	; 4
     684:	cd bf       	out	0x3d, r28	; 61
     686:	de bf       	out	0x3e, r29	; 62
     688:	df 91       	pop	r29
     68a:	cf 91       	pop	r28
     68c:	08 95       	ret

0000068e <fifo_put16>:
{
	return fifo_put(bs, (uint8_t*)&c);
}

inline bool fifo_put16(fifo_struct*bs, uint16_t c)
{
     68e:	cf 93       	push	r28
     690:	df 93       	push	r29
     692:	1f 92       	push	r1
     694:	1f 92       	push	r1
     696:	cd b7       	in	r28, 0x3d	; 61
     698:	de b7       	in	r29, 0x3e	; 62
     69a:	69 83       	std	Y+1, r22	; 0x01
     69c:	7a 83       	std	Y+2, r23	; 0x02
	return fifo_put(bs, (uint8_t*)&c);
     69e:	be 01       	movw	r22, r28
     6a0:	6f 5f       	subi	r22, 0xFF	; 255
     6a2:	7f 4f       	sbci	r23, 0xFF	; 255
     6a4:	0e 94 f0 02 	call	0x5e0	; 0x5e0 <fifo_put>
}
     6a8:	0f 90       	pop	r0
     6aa:	0f 90       	pop	r0
     6ac:	df 91       	pop	r29
     6ae:	cf 91       	pop	r28
     6b0:	08 95       	ret

000006b2 <fifo_put8>:
	bs->write_pos = 0;
	bs->entries = 0;
}

inline bool fifo_put8(fifo_struct*bs, uint8_t c)
{
     6b2:	cf 93       	push	r28
     6b4:	df 93       	push	r29
     6b6:	1f 92       	push	r1
     6b8:	cd b7       	in	r28, 0x3d	; 61
     6ba:	de b7       	in	r29, 0x3e	; 62
     6bc:	69 83       	std	Y+1, r22	; 0x01
	return fifo_put(bs, (uint8_t*)&c);
     6be:	be 01       	movw	r22, r28
     6c0:	6f 5f       	subi	r22, 0xFF	; 255
     6c2:	7f 4f       	sbci	r23, 0xFF	; 255
     6c4:	0e 94 f0 02 	call	0x5e0	; 0x5e0 <fifo_put>
}
     6c8:	0f 90       	pop	r0
     6ca:	df 91       	pop	r29
     6cc:	cf 91       	pop	r28
     6ce:	08 95       	ret

000006d0 <fifo_get>:
	mcu_enable_interrupt();
	return false;
}

bool fifo_get(fifo_struct *bs, uint8_t* c)
{
     6d0:	0f 93       	push	r16
     6d2:	1f 93       	push	r17
     6d4:	cf 93       	push	r28
     6d6:	df 93       	push	r29
     6d8:	1f 92       	push	r1
     6da:	1f 92       	push	r1
     6dc:	cd b7       	in	r28, 0x3d	; 61
     6de:	de b7       	in	r29, 0x3e	; 62
     6e0:	8c 01       	movw	r16, r24
     6e2:	cb 01       	movw	r24, r22
	mcu_disable_interrupt();
     6e4:	69 83       	std	Y+1, r22	; 0x01
     6e6:	9a 83       	std	Y+2, r25	; 0x02
     6e8:	0e 94 3f 08 	call	0x107e	; 0x107e <mcu_disable_interrupt>
	if(bs->entries>0)
     6ec:	f8 01       	movw	r30, r16
     6ee:	24 85       	ldd	r18, Z+12	; 0x0c
     6f0:	35 85       	ldd	r19, Z+13	; 0x0d
     6f2:	89 81       	ldd	r24, Y+1	; 0x01
     6f4:	9a 81       	ldd	r25, Y+2	; 0x02
     6f6:	23 2b       	or	r18, r19
     6f8:	09 f1       	breq	.+66     	; 0x73c <fifo_get+0x6c>
	{
		memcpy(c, bs->data+bs->read_pos, bs->element_size);
     6fa:	20 81       	ld	r18, Z
     6fc:	31 81       	ldd	r19, Z+1	; 0x01
     6fe:	40 85       	ldd	r20, Z+8	; 0x08
     700:	51 85       	ldd	r21, Z+9	; 0x09
     702:	24 0f       	add	r18, r20
     704:	35 1f       	adc	r19, r21
     706:	42 81       	ldd	r20, Z+2	; 0x02
     708:	53 81       	ldd	r21, Z+3	; 0x03
     70a:	b9 01       	movw	r22, r18
     70c:	0e 94 51 18 	call	0x30a2	; 0x30a2 <memcpy>
		bs->read_pos = (bs->read_pos+bs->element_size)%bs->max_len;
     710:	f8 01       	movw	r30, r16
     712:	82 81       	ldd	r24, Z+2	; 0x02
     714:	93 81       	ldd	r25, Z+3	; 0x03
     716:	20 85       	ldd	r18, Z+8	; 0x08
     718:	31 85       	ldd	r19, Z+9	; 0x09
     71a:	82 0f       	add	r24, r18
     71c:	93 1f       	adc	r25, r19
     71e:	66 81       	ldd	r22, Z+6	; 0x06
     720:	77 81       	ldd	r23, Z+7	; 0x07
     722:	0e 94 fe 17 	call	0x2ffc	; 0x2ffc <__udivmodhi4>
     726:	80 87       	std	Z+8, r24	; 0x08
     728:	91 87       	std	Z+9, r25	; 0x09
		(bs->entries)--;
     72a:	84 85       	ldd	r24, Z+12	; 0x0c
     72c:	95 85       	ldd	r25, Z+13	; 0x0d
     72e:	01 97       	sbiw	r24, 0x01	; 1
     730:	84 87       	std	Z+12, r24	; 0x0c
     732:	95 87       	std	Z+13, r25	; 0x0d
		mcu_enable_interrupt();
     734:	0e 94 3d 08 	call	0x107a	; 0x107a <mcu_enable_interrupt>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	03 c0       	rjmp	.+6      	; 0x742 <fifo_get+0x72>
		return true;
	}
	mcu_enable_interrupt();
     73c:	0e 94 3d 08 	call	0x107a	; 0x107a <mcu_enable_interrupt>
	return false;
     740:	80 e0       	ldi	r24, 0x00	; 0
}
     742:	0f 90       	pop	r0
     744:	0f 90       	pop	r0
     746:	df 91       	pop	r29
     748:	cf 91       	pop	r28
     74a:	1f 91       	pop	r17
     74c:	0f 91       	pop	r16
     74e:	08 95       	ret

00000750 <fifo_get8>:

inline uint8_t fifo_get8(fifo_struct* bs)
{
     750:	cf 93       	push	r28
     752:	df 93       	push	r29
     754:	1f 92       	push	r1
     756:	cd b7       	in	r28, 0x3d	; 61
     758:	de b7       	in	r29, 0x3e	; 62
	uint8_t c = 0;
     75a:	19 82       	std	Y+1, r1	; 0x01
	fifo_get(bs, (uint8_t*)&c);
     75c:	be 01       	movw	r22, r28
     75e:	6f 5f       	subi	r22, 0xFF	; 255
     760:	7f 4f       	sbci	r23, 0xFF	; 255
     762:	0e 94 68 03 	call	0x6d0	; 0x6d0 <fifo_get>
	return c;
}
     766:	89 81       	ldd	r24, Y+1	; 0x01
     768:	0f 90       	pop	r0
     76a:	df 91       	pop	r29
     76c:	cf 91       	pop	r28
     76e:	08 95       	ret

00000770 <fifo_get16>:

inline uint16_t fifo_get16(fifo_struct* bs)
{
     770:	cf 93       	push	r28
     772:	df 93       	push	r29
     774:	1f 92       	push	r1
     776:	1f 92       	push	r1
     778:	cd b7       	in	r28, 0x3d	; 61
     77a:	de b7       	in	r29, 0x3e	; 62
	uint16_t c = 0;
     77c:	19 82       	std	Y+1, r1	; 0x01
     77e:	1a 82       	std	Y+2, r1	; 0x02
	fifo_get(bs, (uint8_t*)&c);
     780:	be 01       	movw	r22, r28
     782:	6f 5f       	subi	r22, 0xFF	; 255
     784:	7f 4f       	sbci	r23, 0xFF	; 255
     786:	0e 94 68 03 	call	0x6d0	; 0x6d0 <fifo_get>
	return c;
}
     78a:	89 81       	ldd	r24, Y+1	; 0x01
     78c:	9a 81       	ldd	r25, Y+2	; 0x02
     78e:	0f 90       	pop	r0
     790:	0f 90       	pop	r0
     792:	df 91       	pop	r29
     794:	cf 91       	pop	r28
     796:	08 95       	ret

00000798 <fifo_get32>:

inline uint32_t fifo_get32(fifo_struct* bs)
{
     798:	cf 93       	push	r28
     79a:	df 93       	push	r29
     79c:	00 d0       	rcall	.+0      	; 0x79e <fifo_get32+0x6>
     79e:	1f 92       	push	r1
     7a0:	cd b7       	in	r28, 0x3d	; 61
     7a2:	de b7       	in	r29, 0x3e	; 62
	uint32_t c = 0;
     7a4:	19 82       	std	Y+1, r1	; 0x01
     7a6:	1a 82       	std	Y+2, r1	; 0x02
     7a8:	1b 82       	std	Y+3, r1	; 0x03
     7aa:	1c 82       	std	Y+4, r1	; 0x04
	fifo_get(bs, (uint8_t*)&c);
     7ac:	be 01       	movw	r22, r28
     7ae:	6f 5f       	subi	r22, 0xFF	; 255
     7b0:	7f 4f       	sbci	r23, 0xFF	; 255
     7b2:	0e 94 68 03 	call	0x6d0	; 0x6d0 <fifo_get>
	return c;
     7b6:	69 81       	ldd	r22, Y+1	; 0x01
     7b8:	7a 81       	ldd	r23, Y+2	; 0x02
}
     7ba:	8b 81       	ldd	r24, Y+3	; 0x03
     7bc:	9c 81       	ldd	r25, Y+4	; 0x04
     7be:	24 96       	adiw	r28, 0x04	; 4
     7c0:	cd bf       	out	0x3d, r28	; 61
     7c2:	de bf       	out	0x3e, r29	; 62
     7c4:	df 91       	pop	r29
     7c6:	cf 91       	pop	r28
     7c8:	08 95       	ret

000007ca <fifo_data_available>:


inline uint16_t fifo_data_available(fifo_struct *bs)
{
     7ca:	fc 01       	movw	r30, r24
	return bs->entries;
}
     7cc:	84 85       	ldd	r24, Z+12	; 0x0c
     7ce:	95 85       	ldd	r25, Z+13	; 0x0d
     7d0:	08 95       	ret

000007d2 <fifo_is_full>:


inline bool fifo_is_full(fifo_struct *bs)
{
     7d2:	fc 01       	movw	r30, r24
	return (bs->entries>=bs->max_elements);
     7d4:	81 e0       	ldi	r24, 0x01	; 1
     7d6:	44 85       	ldd	r20, Z+12	; 0x0c
     7d8:	55 85       	ldd	r21, Z+13	; 0x0d
     7da:	24 81       	ldd	r18, Z+4	; 0x04
     7dc:	35 81       	ldd	r19, Z+5	; 0x05
     7de:	42 17       	cp	r20, r18
     7e0:	53 07       	cpc	r21, r19
     7e2:	08 f4       	brcc	.+2      	; 0x7e6 <fifo_is_full+0x14>
     7e4:	80 e0       	ldi	r24, 0x00	; 0
}
     7e6:	08 95       	ret

000007e8 <fifo_get_average>:

uint32_t fifo_get_average(fifo_struct *bs)
{
     7e8:	af 92       	push	r10
     7ea:	bf 92       	push	r11
     7ec:	cf 92       	push	r12
     7ee:	df 92       	push	r13
     7f0:	ef 92       	push	r14
     7f2:	ff 92       	push	r15
     7f4:	0f 93       	push	r16
     7f6:	1f 93       	push	r17
     7f8:	cf 93       	push	r28
     7fa:	df 93       	push	r29
     7fc:	00 d0       	rcall	.+0      	; 0x7fe <fifo_get_average+0x16>
     7fe:	1f 92       	push	r1
     800:	cd b7       	in	r28, 0x3d	; 61
     802:	de b7       	in	r29, 0x3e	; 62
     804:	8c 01       	movw	r16, r24
	uint32_t c = 0;
     806:	19 82       	std	Y+1, r1	; 0x01
     808:	1a 82       	std	Y+2, r1	; 0x02
     80a:	1b 82       	std	Y+3, r1	; 0x03
     80c:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t average = 0;
	uint16_t len = bs->entries;
     80e:	fc 01       	movw	r30, r24
     810:	a4 84       	ldd	r10, Z+12	; 0x0c
     812:	b5 84       	ldd	r11, Z+13	; 0x0d
}

uint32_t fifo_get_average(fifo_struct *bs)
{
	uint32_t c = 0;
	uint32_t average = 0;
     814:	c1 2c       	mov	r12, r1
     816:	d1 2c       	mov	r13, r1
     818:	76 01       	movw	r14, r12
	uint16_t len = bs->entries;
	while(fifo_get(bs, (uint8_t*)&c))
     81a:	08 c0       	rjmp	.+16     	; 0x82c <fifo_get_average+0x44>
		average+=c;
     81c:	89 81       	ldd	r24, Y+1	; 0x01
     81e:	9a 81       	ldd	r25, Y+2	; 0x02
     820:	ab 81       	ldd	r26, Y+3	; 0x03
     822:	bc 81       	ldd	r27, Y+4	; 0x04
     824:	c8 0e       	add	r12, r24
     826:	d9 1e       	adc	r13, r25
     828:	ea 1e       	adc	r14, r26
     82a:	fb 1e       	adc	r15, r27
uint32_t fifo_get_average(fifo_struct *bs)
{
	uint32_t c = 0;
	uint32_t average = 0;
	uint16_t len = bs->entries;
	while(fifo_get(bs, (uint8_t*)&c))
     82c:	be 01       	movw	r22, r28
     82e:	6f 5f       	subi	r22, 0xFF	; 255
     830:	7f 4f       	sbci	r23, 0xFF	; 255
     832:	c8 01       	movw	r24, r16
     834:	0e 94 68 03 	call	0x6d0	; 0x6d0 <fifo_get>
     838:	81 11       	cpse	r24, r1
     83a:	f0 cf       	rjmp	.-32     	; 0x81c <fifo_get_average+0x34>
		average+=c;
	average/=len;
     83c:	95 01       	movw	r18, r10
     83e:	40 e0       	ldi	r20, 0x00	; 0
     840:	50 e0       	ldi	r21, 0x00	; 0
     842:	c7 01       	movw	r24, r14
     844:	b6 01       	movw	r22, r12
     846:	0e 94 12 18 	call	0x3024	; 0x3024 <__udivmodsi4>
	return average;
}
     84a:	b9 01       	movw	r22, r18
     84c:	ca 01       	movw	r24, r20
     84e:	24 96       	adiw	r28, 0x04	; 4
     850:	cd bf       	out	0x3d, r28	; 61
     852:	de bf       	out	0x3e, r29	; 62
     854:	df 91       	pop	r29
     856:	cf 91       	pop	r28
     858:	1f 91       	pop	r17
     85a:	0f 91       	pop	r16
     85c:	ff 90       	pop	r15
     85e:	ef 90       	pop	r14
     860:	df 90       	pop	r13
     862:	cf 90       	pop	r12
     864:	bf 90       	pop	r11
     866:	af 90       	pop	r10
     868:	08 95       	ret

0000086a <fifo_get_median>:

uint32_t fifo_get_median(fifo_struct *bs)
{
     86a:	cf 92       	push	r12
     86c:	df 92       	push	r13
     86e:	ef 92       	push	r14
     870:	ff 92       	push	r15
     872:	0f 93       	push	r16
     874:	1f 93       	push	r17
     876:	cf 93       	push	r28
     878:	df 93       	push	r29
     87a:	fc 01       	movw	r30, r24
	/// @todo Median Funktion um Funktionen für 8 Bit und 32 Bit erweitern.
	switch(bs->element_size)
     87c:	82 81       	ldd	r24, Z+2	; 0x02
     87e:	93 81       	ldd	r25, Z+3	; 0x03
     880:	02 97       	sbiw	r24, 0x02	; 2
     882:	09 f0       	breq	.+2      	; 0x886 <fifo_get_median+0x1c>
     884:	43 c0       	rjmp	.+134    	; 0x90c <fifo_get_median+0xa2>

static uint16_t fifo_get_median16(fifo_struct *bs)
{
	uint16_t c = 0;
	uint16_t median = 0;
	uint16_t len = bs->entries;
     886:	84 85       	ldd	r24, Z+12	; 0x0c
     888:	95 85       	ldd	r25, Z+13	; 0x0d
	uint16_t i, j;
	uint16_t* b = (uint16_t*)bs->data;
     88a:	40 81       	ld	r20, Z
     88c:	51 81       	ldd	r21, Z+1	; 0x01
	if(len==0)	return 0;
     88e:	00 97       	sbiw	r24, 0x00	; 0
     890:	c1 f1       	breq	.+112    	; 0x902 <fifo_get_median+0x98>
	if(len<=2)	return b[0];
     892:	83 30       	cpi	r24, 0x03	; 3
     894:	91 05       	cpc	r25, r1
     896:	40 f0       	brcs	.+16     	; 0x8a8 <fifo_get_median+0x3e>
     898:	da 01       	movw	r26, r20
     89a:	20 e0       	ldi	r18, 0x00	; 0
     89c:	30 e0       	ldi	r19, 0x00	; 0
	for(i=0; i<len-1; i++)
     89e:	6c 01       	movw	r12, r24
     8a0:	61 e0       	ldi	r22, 0x01	; 1
     8a2:	c6 1a       	sub	r12, r22
     8a4:	d1 08       	sbc	r13, r1
     8a6:	1d c0       	rjmp	.+58     	; 0x8e2 <fifo_get_median+0x78>
	uint16_t median = 0;
	uint16_t len = bs->entries;
	uint16_t i, j;
	uint16_t* b = (uint16_t*)bs->data;
	if(len==0)	return 0;
	if(len<=2)	return b[0];
     8a8:	fa 01       	movw	r30, r20
     8aa:	00 81       	ld	r16, Z
     8ac:	11 81       	ldd	r17, Z+1	; 0x01
     8ae:	2b c0       	rjmp	.+86     	; 0x906 <fifo_get_median+0x9c>
	for(i=0; i<len-1; i++)
	{
		for(j=i+1; j<len; j++)
     8b0:	2f 5f       	subi	r18, 0xFF	; 255
     8b2:	3f 4f       	sbci	r19, 0xFF	; 255
     8b4:	ed 01       	movw	r28, r26
     8b6:	b9 01       	movw	r22, r18
     8b8:	10 c0       	rjmp	.+32     	; 0x8da <fifo_get_median+0x70>
		{
			if(b[i]<b[j])
     8ba:	0d 91       	ld	r16, X+
     8bc:	1c 91       	ld	r17, X
     8be:	11 97       	sbiw	r26, 0x01	; 1
     8c0:	ea 80       	ldd	r14, Y+2	; 0x02
     8c2:	fb 80       	ldd	r15, Y+3	; 0x03
     8c4:	0e 15       	cp	r16, r14
     8c6:	1f 05       	cpc	r17, r15
     8c8:	28 f4       	brcc	.+10     	; 0x8d4 <fifo_get_median+0x6a>
			{
				c = b[i];
				b[i] = b[j];
     8ca:	ed 92       	st	X+, r14
     8cc:	fc 92       	st	X, r15
     8ce:	11 97       	sbiw	r26, 0x01	; 1
				b[j] = c;
     8d0:	0a 83       	std	Y+2, r16	; 0x02
     8d2:	1b 83       	std	Y+3, r17	; 0x03
	uint16_t* b = (uint16_t*)bs->data;
	if(len==0)	return 0;
	if(len<=2)	return b[0];
	for(i=0; i<len-1; i++)
	{
		for(j=i+1; j<len; j++)
     8d4:	6f 5f       	subi	r22, 0xFF	; 255
     8d6:	7f 4f       	sbci	r23, 0xFF	; 255
     8d8:	22 96       	adiw	r28, 0x02	; 2
     8da:	68 17       	cp	r22, r24
     8dc:	79 07       	cpc	r23, r25
     8de:	68 f3       	brcs	.-38     	; 0x8ba <fifo_get_median+0x50>
     8e0:	12 96       	adiw	r26, 0x02	; 2
	uint16_t len = bs->entries;
	uint16_t i, j;
	uint16_t* b = (uint16_t*)bs->data;
	if(len==0)	return 0;
	if(len<=2)	return b[0];
	for(i=0; i<len-1; i++)
     8e2:	2c 15       	cp	r18, r12
     8e4:	3d 05       	cpc	r19, r13
     8e6:	20 f3       	brcs	.-56     	; 0x8b0 <fifo_get_median+0x46>
				b[i] = b[j];
				b[j] = c;
			}
		}
	}
	median = b[len/2];
     8e8:	dc 01       	movw	r26, r24
     8ea:	ae 7f       	andi	r26, 0xFE	; 254
     8ec:	a4 0f       	add	r26, r20
     8ee:	b5 1f       	adc	r27, r21
     8f0:	0d 91       	ld	r16, X+
     8f2:	1c 91       	ld	r17, X
	return FIFO_OK;
}

inline void fifo_clear(fifo_struct *bs)
{
	bs->read_pos = 0;
     8f4:	10 86       	std	Z+8, r1	; 0x08
     8f6:	11 86       	std	Z+9, r1	; 0x09
	bs->write_pos = 0;
     8f8:	12 86       	std	Z+10, r1	; 0x0a
     8fa:	13 86       	std	Z+11, r1	; 0x0b
	bs->entries = 0;
     8fc:	14 86       	std	Z+12, r1	; 0x0c
     8fe:	15 86       	std	Z+13, r1	; 0x0d
     900:	02 c0       	rjmp	.+4      	; 0x906 <fifo_get_median+0x9c>
	uint16_t c = 0;
	uint16_t median = 0;
	uint16_t len = bs->entries;
	uint16_t i, j;
	uint16_t* b = (uint16_t*)bs->data;
	if(len==0)	return 0;
     902:	00 e0       	ldi	r16, 0x00	; 0
     904:	10 e0       	ldi	r17, 0x00	; 0
uint32_t fifo_get_median(fifo_struct *bs)
{
	/// @todo Median Funktion um Funktionen für 8 Bit und 32 Bit erweitern.
	switch(bs->element_size)
	{
		case 2:		return fifo_get_median16(bs);
     906:	20 e0       	ldi	r18, 0x00	; 0
     908:	30 e0       	ldi	r19, 0x00	; 0
     90a:	03 c0       	rjmp	.+6      	; 0x912 <fifo_get_median+0xa8>
		default: 	return 0;
     90c:	00 e0       	ldi	r16, 0x00	; 0
     90e:	10 e0       	ldi	r17, 0x00	; 0
     910:	98 01       	movw	r18, r16
	}
}
     912:	b8 01       	movw	r22, r16
     914:	c9 01       	movw	r24, r18
     916:	df 91       	pop	r29
     918:	cf 91       	pop	r28
     91a:	1f 91       	pop	r17
     91c:	0f 91       	pop	r16
     91e:	ff 90       	pop	r15
     920:	ef 90       	pop	r14
     922:	df 90       	pop	r13
     924:	cf 90       	pop	r12
     926:	08 95       	ret

00000928 <mcu_atxega128a1_init>:
	if(frq_ext==0)		return MCU_ERROR_FRQ_EXT_INVALID;	// Division durch 0 verhindern!
	return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR, (320000000/frq_ext));	// Maximale Frequenz 200 MHz
}

static MCU_RESULT mcu_atxega128a1_init(uint32_t frq_ext, MCU_FRQ_SYS_SOURCE sys_src, MCU_FRQ_PLL_SOURCE pll_src, uint8_t pll_multiplicator)
{	
     928:	cf 92       	push	r12
     92a:	df 92       	push	r13
     92c:	ef 92       	push	r14
     92e:	ff 92       	push	r15
     930:	0f 93       	push	r16
     932:	1f 93       	push	r17
	uint8_t pll_src_reg = 0;
	uint32_t pll_src_frq = 0;
	uint8_t clk_src = 0;
	switch(sys_src)
     934:	41 30       	cpi	r20, 0x01	; 1
     936:	09 f4       	brne	.+2      	; 0x93a <mcu_atxega128a1_init+0x12>
     938:	4c c0       	rjmp	.+152    	; 0x9d2 <mcu_atxega128a1_init+0xaa>
     93a:	38 f0       	brcs	.+14     	; 0x94a <mcu_atxega128a1_init+0x22>
     93c:	42 30       	cpi	r20, 0x02	; 2
     93e:	09 f4       	brne	.+2      	; 0x942 <mcu_atxega128a1_init+0x1a>
     940:	5f c0       	rjmp	.+190    	; 0xa00 <mcu_atxega128a1_init+0xd8>
     942:	43 30       	cpi	r20, 0x03	; 3
     944:	09 f0       	breq	.+2      	; 0x948 <mcu_atxega128a1_init+0x20>
     946:	12 c1       	rjmp	.+548    	; 0xb6c <mcu_atxega128a1_init+0x244>
     948:	72 c0       	rjmp	.+228    	; 0xa2e <mcu_atxega128a1_init+0x106>
	{
		case MCU_FRQ_SYS_SRC_EXTERNAL_OSCILLATOR:
			if(frq_ext>16000000)	return MCU_ERROR_FRQ_EXT_INVALID;	// Der ATXMega 128 A1 verträgt maximal 16 MHz!
     94a:	61 30       	cpi	r22, 0x01	; 1
     94c:	24 e2       	ldi	r18, 0x24	; 36
     94e:	72 07       	cpc	r23, r18
     950:	24 ef       	ldi	r18, 0xF4	; 244
     952:	82 07       	cpc	r24, r18
     954:	91 05       	cpc	r25, r1
     956:	28 f0       	brcs	.+10     	; 0x962 <mcu_atxega128a1_init+0x3a>
     958:	01 e0       	ldi	r16, 0x01	; 1
     95a:	10 e0       	ldi	r17, 0x00	; 0
     95c:	20 e0       	ldi	r18, 0x00	; 0
     95e:	30 e0       	ldi	r19, 0x00	; 0
     960:	09 c1       	rjmp	.+530    	; 0xb74 <mcu_atxega128a1_init+0x24c>
			if(frq_ext<400000)		return MCU_ERROR_FRQ_EXT_INVALID;	// Es werden mindestens 400 kHz benötigt!
     962:	60 38       	cpi	r22, 0x80	; 128
     964:	2a e1       	ldi	r18, 0x1A	; 26
     966:	72 07       	cpc	r23, r18
     968:	26 e0       	ldi	r18, 0x06	; 6
     96a:	82 07       	cpc	r24, r18
     96c:	91 05       	cpc	r25, r1
     96e:	a0 f3       	brcs	.-24     	; 0x958 <mcu_atxega128a1_init+0x30>

			if(frq_ext>=12000000)		OSC.XOSCCTRL = 0xC3;	// Range 12-16 und CTAL_256CLK
     970:	61 15       	cp	r22, r1
     972:	2b e1       	ldi	r18, 0x1B	; 27
     974:	72 07       	cpc	r23, r18
     976:	27 eb       	ldi	r18, 0xB7	; 183
     978:	82 07       	cpc	r24, r18
     97a:	91 05       	cpc	r25, r1
     97c:	10 f0       	brcs	.+4      	; 0x982 <mcu_atxega128a1_init+0x5a>
     97e:	23 ec       	ldi	r18, 0xC3	; 195
     980:	13 c0       	rjmp	.+38     	; 0x9a8 <mcu_atxega128a1_init+0x80>
			else if(frq_ext>=9000000)	OSC.XOSCCTRL = 0x83;	// Range 9-12 und CTAL_256CLK
     982:	60 34       	cpi	r22, 0x40	; 64
     984:	24 e5       	ldi	r18, 0x54	; 84
     986:	72 07       	cpc	r23, r18
     988:	29 e8       	ldi	r18, 0x89	; 137
     98a:	82 07       	cpc	r24, r18
     98c:	91 05       	cpc	r25, r1
     98e:	10 f0       	brcs	.+4      	; 0x994 <mcu_atxega128a1_init+0x6c>
     990:	23 e8       	ldi	r18, 0x83	; 131
     992:	0a c0       	rjmp	.+20     	; 0x9a8 <mcu_atxega128a1_init+0x80>
			else if(frq_ext>=2000000)	OSC.XOSCCTRL = 0x43;	// Range 2-9 und CTAL_256CLK
     994:	60 38       	cpi	r22, 0x80	; 128
     996:	24 e8       	ldi	r18, 0x84	; 132
     998:	72 07       	cpc	r23, r18
     99a:	2e e1       	ldi	r18, 0x1E	; 30
     99c:	82 07       	cpc	r24, r18
     99e:	91 05       	cpc	r25, r1
     9a0:	10 f0       	brcs	.+4      	; 0x9a6 <mcu_atxega128a1_init+0x7e>
     9a2:	23 e4       	ldi	r18, 0x43	; 67
     9a4:	01 c0       	rjmp	.+2      	; 0x9a8 <mcu_atxega128a1_init+0x80>
			else						OSC.XOSCCTRL = 0x03;	// Range 0.4-2 und CTAL_256CLK
     9a6:	23 e0       	ldi	r18, 0x03	; 3
     9a8:	20 93 52 00 	sts	0x0052, r18

			OSC.CTRL |= 0x08;								// Enable Bit setzen
     9ac:	20 91 50 00 	lds	r18, 0x0050
     9b0:	28 60       	ori	r18, 0x08	; 8
     9b2:	20 93 50 00 	sts	0x0050, r18
			while(!(OSC.STATUS&0x08));						// Warten bis Clock Stabil ist
     9b6:	20 91 51 00 	lds	r18, 0x0051
     9ba:	23 ff       	sbrs	r18, 3
     9bc:	fc cf       	rjmp	.-8      	; 0x9b6 <mcu_atxega128a1_init+0x8e>
			mcu_frq_sys_hz = frq_ext;
     9be:	60 93 e5 20 	sts	0x20E5, r22
     9c2:	70 93 e6 20 	sts	0x20E6, r23
     9c6:	80 93 e7 20 	sts	0x20E7, r24
     9ca:	90 93 e8 20 	sts	0x20E8, r25
			clk_src = CLK_SCLKSEL_XOSC_gc;
     9ce:	83 e0       	ldi	r24, 0x03	; 3
		break;
     9d0:	a6 c0       	rjmp	.+332    	; 0xb1e <mcu_atxega128a1_init+0x1f6>

		case MCU_FRQ_SYS_SRC_INTERNAL_2MHZ:
			OSC.CTRL |= 0x01;								// Enable Bit setzen
     9d2:	80 91 50 00 	lds	r24, 0x0050
     9d6:	81 60       	ori	r24, 0x01	; 1
     9d8:	80 93 50 00 	sts	0x0050, r24
			while(!(OSC.STATUS&0x01));						// Warten bis Clock Stabil ist
     9dc:	80 91 51 00 	lds	r24, 0x0051
     9e0:	80 ff       	sbrs	r24, 0
     9e2:	fc cf       	rjmp	.-8      	; 0x9dc <mcu_atxega128a1_init+0xb4>
			mcu_frq_sys_hz = 2000000;
     9e4:	80 e8       	ldi	r24, 0x80	; 128
     9e6:	94 e8       	ldi	r25, 0x84	; 132
     9e8:	ae e1       	ldi	r26, 0x1E	; 30
     9ea:	b0 e0       	ldi	r27, 0x00	; 0
     9ec:	80 93 e5 20 	sts	0x20E5, r24
     9f0:	90 93 e6 20 	sts	0x20E6, r25
     9f4:	a0 93 e7 20 	sts	0x20E7, r26
     9f8:	b0 93 e8 20 	sts	0x20E8, r27
			clk_src = CLK_SCLKSEL_RC2M_gc;
     9fc:	80 e0       	ldi	r24, 0x00	; 0
		break;
     9fe:	8f c0       	rjmp	.+286    	; 0xb1e <mcu_atxega128a1_init+0x1f6>

		case MCU_FRQ_SYS_SRC_INTERNAL_32MHZ:
			OSC.CTRL |= 0x02;								// Enable Bit setzen
     a00:	80 91 50 00 	lds	r24, 0x0050
     a04:	82 60       	ori	r24, 0x02	; 2
     a06:	80 93 50 00 	sts	0x0050, r24
			while(!(OSC.STATUS&0x02));						// Warten bis Clock Stabil ist
     a0a:	80 91 51 00 	lds	r24, 0x0051
     a0e:	81 ff       	sbrs	r24, 1
     a10:	fc cf       	rjmp	.-8      	; 0xa0a <mcu_atxega128a1_init+0xe2>
			mcu_frq_sys_hz = 32000000;
     a12:	80 e0       	ldi	r24, 0x00	; 0
     a14:	98 e4       	ldi	r25, 0x48	; 72
     a16:	a8 ee       	ldi	r26, 0xE8	; 232
     a18:	b1 e0       	ldi	r27, 0x01	; 1
     a1a:	80 93 e5 20 	sts	0x20E5, r24
     a1e:	90 93 e6 20 	sts	0x20E6, r25
     a22:	a0 93 e7 20 	sts	0x20E7, r26
     a26:	b0 93 e8 20 	sts	0x20E8, r27
			clk_src = CLK_SCLKSEL_RC32M_gc;
     a2a:	81 e0       	ldi	r24, 0x01	; 1
		break;
     a2c:	78 c0       	rjmp	.+240    	; 0xb1e <mcu_atxega128a1_init+0x1f6>

		case MCU_FRQ_SYS_SRC_PLL:
			if(pll_multiplicator == 0 || pll_multiplicator>31)	return MCU_ERROR_FRQ_MCU_INVALID;	// Multiplikator muss 1-31 sein
     a2e:	30 2f       	mov	r19, r16
     a30:	31 50       	subi	r19, 0x01	; 1
     a32:	3f 31       	cpi	r19, 0x1F	; 31
     a34:	08 f0       	brcs	.+2      	; 0xa38 <mcu_atxega128a1_init+0x110>
     a36:	9a c0       	rjmp	.+308    	; 0xb6c <mcu_atxega128a1_init+0x244>
			OSC.CTRL &= ~0x01;	// PLL deaktivieren!
     a38:	30 91 50 00 	lds	r19, 0x0050
     a3c:	3e 7f       	andi	r19, 0xFE	; 254
     a3e:	30 93 50 00 	sts	0x0050, r19
			switch(pll_src)
     a42:	21 30       	cpi	r18, 0x01	; 1
     a44:	f1 f0       	breq	.+60     	; 0xa82 <mcu_atxega128a1_init+0x15a>
     a46:	20 f0       	brcs	.+8      	; 0xa50 <mcu_atxega128a1_init+0x128>
     a48:	22 30       	cpi	r18, 0x02	; 2
     a4a:	09 f0       	breq	.+2      	; 0xa4e <mcu_atxega128a1_init+0x126>
     a4c:	8f c0       	rjmp	.+286    	; 0xb6c <mcu_atxega128a1_init+0x244>
     a4e:	28 c0       	rjmp	.+80     	; 0xaa0 <mcu_atxega128a1_init+0x178>
			{
				case MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR:
					if(frq_ext<400000 || frq_ext>16000000)		return MCU_ERROR_FRQ_EXT_INVALID;	// Externer Quarz außerhalb der Spezifikation!
     a50:	20 e8       	ldi	r18, 0x80	; 128
     a52:	c2 2e       	mov	r12, r18
     a54:	25 ee       	ldi	r18, 0xE5	; 229
     a56:	d2 2e       	mov	r13, r18
     a58:	29 ef       	ldi	r18, 0xF9	; 249
     a5a:	e2 2e       	mov	r14, r18
     a5c:	ff 24       	eor	r15, r15
     a5e:	fa 94       	dec	r15
     a60:	c6 0e       	add	r12, r22
     a62:	d7 1e       	adc	r13, r23
     a64:	e8 1e       	adc	r14, r24
     a66:	f9 1e       	adc	r15, r25
     a68:	21 e8       	ldi	r18, 0x81	; 129
     a6a:	c2 16       	cp	r12, r18
     a6c:	29 e0       	ldi	r18, 0x09	; 9
     a6e:	d2 06       	cpc	r13, r18
     a70:	2e ee       	ldi	r18, 0xEE	; 238
     a72:	e2 06       	cpc	r14, r18
     a74:	f1 04       	cpc	r15, r1
     a76:	08 f0       	brcs	.+2      	; 0xa7a <mcu_atxega128a1_init+0x152>
     a78:	6f cf       	rjmp	.-290    	; 0x958 <mcu_atxega128a1_init+0x30>
     a7a:	9b 01       	movw	r18, r22
     a7c:	ac 01       	movw	r20, r24
					// TODO: Bei Anwendung möglicherweise dieselben Register setzen, wie oben bei der externen Clock?
					pll_src_reg = 0xC0;
     a7e:	e0 ec       	ldi	r30, 0xC0	; 192
     a80:	1d c0       	rjmp	.+58     	; 0xabc <mcu_atxega128a1_init+0x194>
					pll_src_frq = frq_ext;
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_2MHZ:
					OSC.CTRL |= 0x01;								// Enable Bit setzen
     a82:	80 91 50 00 	lds	r24, 0x0050
     a86:	81 60       	ori	r24, 0x01	; 1
     a88:	80 93 50 00 	sts	0x0050, r24
					while(!(OSC.STATUS&0x01));						// Warten bis Clock Stabil ist
     a8c:	80 91 51 00 	lds	r24, 0x0051
     a90:	80 ff       	sbrs	r24, 0
     a92:	fc cf       	rjmp	.-8      	; 0xa8c <mcu_atxega128a1_init+0x164>
					pll_src_reg = 0x00;
					pll_src_frq = 2000000;
     a94:	20 e8       	ldi	r18, 0x80	; 128
     a96:	34 e8       	ldi	r19, 0x84	; 132
     a98:	4e e1       	ldi	r20, 0x1E	; 30
     a9a:	50 e0       	ldi	r21, 0x00	; 0
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_2MHZ:
					OSC.CTRL |= 0x01;								// Enable Bit setzen
					while(!(OSC.STATUS&0x01));						// Warten bis Clock Stabil ist
					pll_src_reg = 0x00;
     a9c:	e0 e0       	ldi	r30, 0x00	; 0
     a9e:	0e c0       	rjmp	.+28     	; 0xabc <mcu_atxega128a1_init+0x194>
					pll_src_frq = 2000000;
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4:
					OSC.CTRL |= 0x02;								// Enable Bit setzen
     aa0:	80 91 50 00 	lds	r24, 0x0050
     aa4:	82 60       	ori	r24, 0x02	; 2
     aa6:	80 93 50 00 	sts	0x0050, r24
					while(!(OSC.STATUS&0x02));						// Warten bis Clock Stabil ist
     aaa:	80 91 51 00 	lds	r24, 0x0051
     aae:	81 ff       	sbrs	r24, 1
     ab0:	fc cf       	rjmp	.-8      	; 0xaaa <mcu_atxega128a1_init+0x182>
					pll_src_reg = 0x80;
					pll_src_frq = 8000000;
     ab2:	20 e0       	ldi	r18, 0x00	; 0
     ab4:	32 e1       	ldi	r19, 0x12	; 18
     ab6:	4a e7       	ldi	r20, 0x7A	; 122
     ab8:	50 e0       	ldi	r21, 0x00	; 0
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4:
					OSC.CTRL |= 0x02;								// Enable Bit setzen
					while(!(OSC.STATUS&0x02));						// Warten bis Clock Stabil ist
					pll_src_reg = 0x80;
     aba:	e0 e8       	ldi	r30, 0x80	; 128

				case MCU_FRQ_PLL_SRC_NONE:						return MCU_ERROR_FRQ_MCU_INVALID;	// Wenn die Quelle der System Clock die PLL ist, muss diese auch eine Quelle haben

				default:										return MCU_ERROR_FRQ_MCU_INVALID;	// S.o. PLL muss Quelle haben
			}
			mcu_frq_pll_hz = pll_src_frq * pll_multiplicator;
     abc:	a0 2f       	mov	r26, r16
     abe:	b0 e0       	ldi	r27, 0x00	; 0
     ac0:	0e 94 3a 18 	call	0x3074	; 0x3074 <__muluhisi3>
     ac4:	60 93 e9 20 	sts	0x20E9, r22
     ac8:	70 93 ea 20 	sts	0x20EA, r23
     acc:	80 93 eb 20 	sts	0x20EB, r24
     ad0:	90 93 ec 20 	sts	0x20EC, r25
			if(mcu_frq_pll_hz<10000000)							return MCU_ERROR_FRQ_MCU_INVALID;	// PLL Clock muss mindestens 10 MHz sein!
     ad4:	60 38       	cpi	r22, 0x80	; 128
     ad6:	26 e9       	ldi	r18, 0x96	; 150
     ad8:	72 07       	cpc	r23, r18
     ada:	28 e9       	ldi	r18, 0x98	; 152
     adc:	82 07       	cpc	r24, r18
     ade:	91 05       	cpc	r25, r1
     ae0:	08 f4       	brcc	.+2      	; 0xae4 <mcu_atxega128a1_init+0x1bc>
     ae2:	44 c0       	rjmp	.+136    	; 0xb6c <mcu_atxega128a1_init+0x244>
			if(mcu_frq_pll_hz>200000000)						return MCU_ERROR_FRQ_MCU_INVALID;	// PLL Clock darf maximal 200 MHz sein!
     ae4:	61 30       	cpi	r22, 0x01	; 1
     ae6:	22 ec       	ldi	r18, 0xC2	; 194
     ae8:	72 07       	cpc	r23, r18
     aea:	2b ee       	ldi	r18, 0xEB	; 235
     aec:	82 07       	cpc	r24, r18
     aee:	2b e0       	ldi	r18, 0x0B	; 11
     af0:	92 07       	cpc	r25, r18
     af2:	e0 f5       	brcc	.+120    	; 0xb6c <mcu_atxega128a1_init+0x244>
			// PLL setzen nach [3] Seite 6
			OSC.PLLCTRL = pll_src_reg | pll_multiplicator;	// PLL Source und Multiplikator setzen
     af4:	0e 2b       	or	r16, r30
     af6:	00 93 55 00 	sts	0x0055, r16
			OSC.CTRL |= 0x10;								// PLL Enable Bit setzen
     afa:	20 91 50 00 	lds	r18, 0x0050
     afe:	20 61       	ori	r18, 0x10	; 16
     b00:	20 93 50 00 	sts	0x0050, r18
			while(!(OSC.STATUS&0x10));
     b04:	20 91 51 00 	lds	r18, 0x0051
     b08:	24 ff       	sbrs	r18, 4
     b0a:	fc cf       	rjmp	.-8      	; 0xb04 <mcu_atxega128a1_init+0x1dc>
			mcu_frq_sys_hz = mcu_frq_pll_hz;
     b0c:	60 93 e5 20 	sts	0x20E5, r22
     b10:	70 93 e6 20 	sts	0x20E6, r23
     b14:	80 93 e7 20 	sts	0x20E7, r24
     b18:	90 93 e8 20 	sts	0x20E8, r25
			clk_src = CLK_SCLKSEL_PLL_gc;
     b1c:	84 e0       	ldi	r24, 0x04	; 4
		break;
		default:												return MCU_ERROR_FRQ_MCU_INVALID;	// Ungültige System Clock Source
	}

	CCP = CCP_IOREG_gc;	// Protection entfernen um Clock zu setzen
     b1e:	98 ed       	ldi	r25, 0xD8	; 216
     b20:	94 bf       	out	0x34, r25	; 52
	CLK.CTRL = clk_src;
     b22:	80 93 40 00 	sts	0x0040, r24
	CLK.PSCTRL = 0x00;	// No Division -> In Zukunft vielleicht auch einstellbar, wenn nötig
     b26:	10 92 41 00 	sts	0x0041, r1

	mcu_frq_cpu_hz = mcu_frq_sys_hz;
     b2a:	80 91 e5 20 	lds	r24, 0x20E5
     b2e:	90 91 e6 20 	lds	r25, 0x20E6
     b32:	a0 91 e7 20 	lds	r26, 0x20E7
     b36:	b0 91 e8 20 	lds	r27, 0x20E8
     b3a:	80 93 dd 20 	sts	0x20DD, r24
     b3e:	90 93 de 20 	sts	0x20DE, r25
     b42:	a0 93 df 20 	sts	0x20DF, r26
     b46:	b0 93 e0 20 	sts	0x20E0, r27
	mcu_frq_peripheral_hz = mcu_frq_sys_hz;
     b4a:	80 93 e1 20 	sts	0x20E1, r24
     b4e:	90 93 e2 20 	sts	0x20E2, r25
     b52:	a0 93 e3 20 	sts	0x20E3, r26
     b56:	b0 93 e4 20 	sts	0x20E4, r27
	
	PMIC.CTRL |= 0x07;  //High-, Medium und Low-Level Interrupts freigeben
     b5a:	80 91 a2 00 	lds	r24, 0x00A2
     b5e:	87 60       	ori	r24, 0x07	; 7
     b60:	80 93 a2 00 	sts	0x00A2, r24

	return MCU_OK;
     b64:	00 e0       	ldi	r16, 0x00	; 0
     b66:	10 e0       	ldi	r17, 0x00	; 0
     b68:	98 01       	movw	r18, r16
     b6a:	04 c0       	rjmp	.+8      	; 0xb74 <mcu_atxega128a1_init+0x24c>
					while(!(OSC.STATUS&0x02));						// Warten bis Clock Stabil ist
					pll_src_reg = 0x80;
					pll_src_frq = 8000000;
				break;

				case MCU_FRQ_PLL_SRC_NONE:						return MCU_ERROR_FRQ_MCU_INVALID;	// Wenn die Quelle der System Clock die PLL ist, muss diese auch eine Quelle haben
     b6c:	02 e0       	ldi	r16, 0x02	; 2
     b6e:	10 e0       	ldi	r17, 0x00	; 0
     b70:	20 e0       	ldi	r18, 0x00	; 0
     b72:	30 e0       	ldi	r19, 0x00	; 0
	mcu_frq_peripheral_hz = mcu_frq_sys_hz;
	
	PMIC.CTRL |= 0x07;  //High-, Medium und Low-Level Interrupts freigeben

	return MCU_OK;
}
     b74:	b8 01       	movw	r22, r16
     b76:	c9 01       	movw	r24, r18
     b78:	1f 91       	pop	r17
     b7a:	0f 91       	pop	r16
     b7c:	ff 90       	pop	r15
     b7e:	ef 90       	pop	r14
     b80:	df 90       	pop	r13
     b82:	cf 90       	pop	r12
     b84:	08 95       	ret

00000b86 <mcu_get_port_reg>:
	}
}

static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
     b86:	80 7f       	andi	r24, 0xF0	; 240
     b88:	80 34       	cpi	r24, 0x40	; 64
     b8a:	11 f1       	breq	.+68     	; 0xbd0 <mcu_get_port_reg+0x4a>
     b8c:	58 f4       	brcc	.+22     	; 0xba4 <mcu_get_port_reg+0x1e>
     b8e:	80 31       	cpi	r24, 0x10	; 16
     b90:	a1 f1       	breq	.+104    	; 0xbfa <mcu_get_port_reg+0x74>
     b92:	18 f4       	brcc	.+6      	; 0xb9a <mcu_get_port_reg+0x14>
     b94:	88 23       	and	r24, r24
     b96:	99 f0       	breq	.+38     	; 0xbbe <mcu_get_port_reg+0x38>
     b98:	2d c0       	rjmp	.+90     	; 0xbf4 <mcu_get_port_reg+0x6e>
     b9a:	80 32       	cpi	r24, 0x20	; 32
     b9c:	99 f0       	breq	.+38     	; 0xbc4 <mcu_get_port_reg+0x3e>
     b9e:	80 33       	cpi	r24, 0x30	; 48
     ba0:	49 f5       	brne	.+82     	; 0xbf4 <mcu_get_port_reg+0x6e>
     ba2:	13 c0       	rjmp	.+38     	; 0xbca <mcu_get_port_reg+0x44>
     ba4:	80 37       	cpi	r24, 0x70	; 112
     ba6:	e9 f0       	breq	.+58     	; 0xbe2 <mcu_get_port_reg+0x5c>
     ba8:	28 f4       	brcc	.+10     	; 0xbb4 <mcu_get_port_reg+0x2e>
     baa:	80 35       	cpi	r24, 0x50	; 80
     bac:	a1 f0       	breq	.+40     	; 0xbd6 <mcu_get_port_reg+0x50>
     bae:	80 36       	cpi	r24, 0x60	; 96
     bb0:	09 f5       	brne	.+66     	; 0xbf4 <mcu_get_port_reg+0x6e>
     bb2:	14 c0       	rjmp	.+40     	; 0xbdc <mcu_get_port_reg+0x56>
     bb4:	80 38       	cpi	r24, 0x80	; 128
     bb6:	c1 f0       	breq	.+48     	; 0xbe8 <mcu_get_port_reg+0x62>
     bb8:	80 39       	cpi	r24, 0x90	; 144
     bba:	e1 f4       	brne	.+56     	; 0xbf4 <mcu_get_port_reg+0x6e>
     bbc:	18 c0       	rjmp	.+48     	; 0xbee <mcu_get_port_reg+0x68>
	{
		case PA_0: 	return &PORTA;
     bbe:	20 e0       	ldi	r18, 0x00	; 0
     bc0:	36 e0       	ldi	r19, 0x06	; 6
     bc2:	1d c0       	rjmp	.+58     	; 0xbfe <mcu_get_port_reg+0x78>
		case PB_0: 	return &PORTB;
		case PC_0: 	return &PORTC;
     bc4:	20 e4       	ldi	r18, 0x40	; 64
     bc6:	36 e0       	ldi	r19, 0x06	; 6
     bc8:	1a c0       	rjmp	.+52     	; 0xbfe <mcu_get_port_reg+0x78>
		case PD_0: 	return &PORTD;
     bca:	20 e6       	ldi	r18, 0x60	; 96
     bcc:	36 e0       	ldi	r19, 0x06	; 6
     bce:	17 c0       	rjmp	.+46     	; 0xbfe <mcu_get_port_reg+0x78>
		case PE_0: 	return &PORTE;
     bd0:	20 e8       	ldi	r18, 0x80	; 128
     bd2:	36 e0       	ldi	r19, 0x06	; 6
     bd4:	14 c0       	rjmp	.+40     	; 0xbfe <mcu_get_port_reg+0x78>
		case PF_0: 	return &PORTF;
     bd6:	20 ea       	ldi	r18, 0xA0	; 160
     bd8:	36 e0       	ldi	r19, 0x06	; 6
     bda:	11 c0       	rjmp	.+34     	; 0xbfe <mcu_get_port_reg+0x78>
		case PH_0: 	return &PORTH;
     bdc:	20 ee       	ldi	r18, 0xE0	; 224
     bde:	36 e0       	ldi	r19, 0x06	; 6
     be0:	0e c0       	rjmp	.+28     	; 0xbfe <mcu_get_port_reg+0x78>
		case PJ_0: 	return &PORTJ;
     be2:	20 e0       	ldi	r18, 0x00	; 0
     be4:	37 e0       	ldi	r19, 0x07	; 7
     be6:	0b c0       	rjmp	.+22     	; 0xbfe <mcu_get_port_reg+0x78>
		case PK_0: 	return &PORTK;
     be8:	20 e2       	ldi	r18, 0x20	; 32
     bea:	37 e0       	ldi	r19, 0x07	; 7
     bec:	08 c0       	rjmp	.+16     	; 0xbfe <mcu_get_port_reg+0x78>
		case PQ_0:	return &PORTQ;
     bee:	20 ec       	ldi	r18, 0xC0	; 192
     bf0:	37 e0       	ldi	r19, 0x07	; 7
     bf2:	05 c0       	rjmp	.+10     	; 0xbfe <mcu_get_port_reg+0x78>
		default: 	return NULL;
     bf4:	20 e0       	ldi	r18, 0x00	; 0
     bf6:	30 e0       	ldi	r19, 0x00	; 0
     bf8:	02 c0       	rjmp	.+4      	; 0xbfe <mcu_get_port_reg+0x78>
static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
	{
		case PA_0: 	return &PORTA;
		case PB_0: 	return &PORTB;
     bfa:	20 e2       	ldi	r18, 0x20	; 32
     bfc:	36 e0       	ldi	r19, 0x06	; 6
		case PJ_0: 	return &PORTJ;
		case PK_0: 	return &PORTK;
		case PQ_0:	return &PORTQ;
		default: 	return NULL;
	}
}
     bfe:	c9 01       	movw	r24, r18
     c00:	08 95       	ret

00000c02 <mcu_set_port_pinnctrl>:

static void mcu_set_port_pinnctrl(MCU_IO_PIN p, bool is_set, uint8_t value)
{
     c02:	1f 93       	push	r17
     c04:	cf 93       	push	r28
     c06:	df 93       	push	r29
     c08:	1f 92       	push	r1
     c0a:	1f 92       	push	r1
     c0c:	cd b7       	in	r28, 0x3d	; 61
     c0e:	de b7       	in	r29, 0x3e	; 62
     c10:	18 2f       	mov	r17, r24
	PORT_t * p_reg = mcu_get_port_reg(p);
     c12:	4a 83       	std	Y+2, r20	; 0x02
     c14:	69 83       	std	Y+1, r22	; 0x01
     c16:	0e 94 c3 05 	call	0xb86	; 0xb86 <mcu_get_port_reg>
     c1a:	fc 01       	movw	r30, r24
	if(p_reg!=NULL)
     c1c:	4a 81       	ldd	r20, Y+2	; 0x02
     c1e:	69 81       	ldd	r22, Y+1	; 0x01
     c20:	00 97       	sbiw	r24, 0x00	; 0
     c22:	09 f4       	brne	.+2      	; 0xc26 <mcu_set_port_pinnctrl+0x24>
     c24:	62 c0       	rjmp	.+196    	; 0xcea <mcu_set_port_pinnctrl+0xe8>
	{
		switch(p&0x0F)
     c26:	81 2f       	mov	r24, r17
     c28:	8f 70       	andi	r24, 0x0F	; 15
     c2a:	83 30       	cpi	r24, 0x03	; 3
     c2c:	69 f1       	breq	.+90     	; 0xc88 <mcu_set_port_pinnctrl+0x86>
     c2e:	20 f4       	brcc	.+8      	; 0xc38 <mcu_set_port_pinnctrl+0x36>
     c30:	81 30       	cpi	r24, 0x01	; 1
     c32:	b1 f0       	breq	.+44     	; 0xc60 <mcu_set_port_pinnctrl+0x5e>
     c34:	f8 f4       	brcc	.+62     	; 0xc74 <mcu_set_port_pinnctrl+0x72>
     c36:	0a c0       	rjmp	.+20     	; 0xc4c <mcu_set_port_pinnctrl+0x4a>
     c38:	85 30       	cpi	r24, 0x05	; 5
     c3a:	d1 f1       	breq	.+116    	; 0xcb0 <mcu_set_port_pinnctrl+0xae>
     c3c:	78 f1       	brcs	.+94     	; 0xc9c <mcu_set_port_pinnctrl+0x9a>
     c3e:	86 30       	cpi	r24, 0x06	; 6
     c40:	09 f4       	brne	.+2      	; 0xc44 <mcu_set_port_pinnctrl+0x42>
     c42:	40 c0       	rjmp	.+128    	; 0xcc4 <mcu_set_port_pinnctrl+0xc2>
     c44:	87 30       	cpi	r24, 0x07	; 7
     c46:	09 f0       	breq	.+2      	; 0xc4a <mcu_set_port_pinnctrl+0x48>
     c48:	50 c0       	rjmp	.+160    	; 0xcea <mcu_set_port_pinnctrl+0xe8>
     c4a:	46 c0       	rjmp	.+140    	; 0xcd8 <mcu_set_port_pinnctrl+0xd6>
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
     c4c:	80 89       	ldd	r24, Z+16	; 0x10
     c4e:	66 23       	and	r22, r22
     c50:	19 f0       	breq	.+6      	; 0xc58 <mcu_set_port_pinnctrl+0x56>
     c52:	84 2b       	or	r24, r20
     c54:	80 8b       	std	Z+16, r24	; 0x10
     c56:	49 c0       	rjmp	.+146    	; 0xcea <mcu_set_port_pinnctrl+0xe8>
     c58:	40 95       	com	r20
     c5a:	48 23       	and	r20, r24
     c5c:	40 8b       	std	Z+16, r20	; 0x10
     c5e:	45 c0       	rjmp	.+138    	; 0xcea <mcu_set_port_pinnctrl+0xe8>
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
     c60:	81 89       	ldd	r24, Z+17	; 0x11
     c62:	66 23       	and	r22, r22
     c64:	19 f0       	breq	.+6      	; 0xc6c <mcu_set_port_pinnctrl+0x6a>
     c66:	84 2b       	or	r24, r20
     c68:	81 8b       	std	Z+17, r24	; 0x11
     c6a:	3f c0       	rjmp	.+126    	; 0xcea <mcu_set_port_pinnctrl+0xe8>
     c6c:	40 95       	com	r20
     c6e:	48 23       	and	r20, r24
     c70:	41 8b       	std	Z+17, r20	; 0x11
     c72:	3b c0       	rjmp	.+118    	; 0xcea <mcu_set_port_pinnctrl+0xe8>
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
     c74:	82 89       	ldd	r24, Z+18	; 0x12
     c76:	66 23       	and	r22, r22
     c78:	19 f0       	breq	.+6      	; 0xc80 <mcu_set_port_pinnctrl+0x7e>
     c7a:	84 2b       	or	r24, r20
     c7c:	82 8b       	std	Z+18, r24	; 0x12
     c7e:	35 c0       	rjmp	.+106    	; 0xcea <mcu_set_port_pinnctrl+0xe8>
     c80:	40 95       	com	r20
     c82:	48 23       	and	r20, r24
     c84:	42 8b       	std	Z+18, r20	; 0x12
     c86:	31 c0       	rjmp	.+98     	; 0xcea <mcu_set_port_pinnctrl+0xe8>
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
     c88:	83 89       	ldd	r24, Z+19	; 0x13
     c8a:	66 23       	and	r22, r22
     c8c:	19 f0       	breq	.+6      	; 0xc94 <mcu_set_port_pinnctrl+0x92>
     c8e:	84 2b       	or	r24, r20
     c90:	83 8b       	std	Z+19, r24	; 0x13
     c92:	2b c0       	rjmp	.+86     	; 0xcea <mcu_set_port_pinnctrl+0xe8>
     c94:	40 95       	com	r20
     c96:	48 23       	and	r20, r24
     c98:	43 8b       	std	Z+19, r20	; 0x13
     c9a:	27 c0       	rjmp	.+78     	; 0xcea <mcu_set_port_pinnctrl+0xe8>
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
     c9c:	84 89       	ldd	r24, Z+20	; 0x14
     c9e:	66 23       	and	r22, r22
     ca0:	19 f0       	breq	.+6      	; 0xca8 <mcu_set_port_pinnctrl+0xa6>
     ca2:	84 2b       	or	r24, r20
     ca4:	84 8b       	std	Z+20, r24	; 0x14
     ca6:	21 c0       	rjmp	.+66     	; 0xcea <mcu_set_port_pinnctrl+0xe8>
     ca8:	40 95       	com	r20
     caa:	48 23       	and	r20, r24
     cac:	44 8b       	std	Z+20, r20	; 0x14
     cae:	1d c0       	rjmp	.+58     	; 0xcea <mcu_set_port_pinnctrl+0xe8>
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
     cb0:	85 89       	ldd	r24, Z+21	; 0x15
     cb2:	66 23       	and	r22, r22
     cb4:	19 f0       	breq	.+6      	; 0xcbc <mcu_set_port_pinnctrl+0xba>
     cb6:	84 2b       	or	r24, r20
     cb8:	85 8b       	std	Z+21, r24	; 0x15
     cba:	17 c0       	rjmp	.+46     	; 0xcea <mcu_set_port_pinnctrl+0xe8>
     cbc:	40 95       	com	r20
     cbe:	48 23       	and	r20, r24
     cc0:	45 8b       	std	Z+21, r20	; 0x15
     cc2:	13 c0       	rjmp	.+38     	; 0xcea <mcu_set_port_pinnctrl+0xe8>
			case 6:	if(is_set)	p_reg->PIN6CTRL |= value;	else 	p_reg->PIN6CTRL &= (~value);	break;
     cc4:	86 89       	ldd	r24, Z+22	; 0x16
     cc6:	66 23       	and	r22, r22
     cc8:	19 f0       	breq	.+6      	; 0xcd0 <mcu_set_port_pinnctrl+0xce>
     cca:	84 2b       	or	r24, r20
     ccc:	86 8b       	std	Z+22, r24	; 0x16
     cce:	0d c0       	rjmp	.+26     	; 0xcea <mcu_set_port_pinnctrl+0xe8>
     cd0:	40 95       	com	r20
     cd2:	48 23       	and	r20, r24
     cd4:	46 8b       	std	Z+22, r20	; 0x16
     cd6:	09 c0       	rjmp	.+18     	; 0xcea <mcu_set_port_pinnctrl+0xe8>
			case 7:	if(is_set)	p_reg->PIN7CTRL |= value;	else 	p_reg->PIN7CTRL &= (~value);	break;
     cd8:	87 89       	ldd	r24, Z+23	; 0x17
     cda:	66 23       	and	r22, r22
     cdc:	19 f0       	breq	.+6      	; 0xce4 <mcu_set_port_pinnctrl+0xe2>
     cde:	84 2b       	or	r24, r20
     ce0:	87 8b       	std	Z+23, r24	; 0x17
     ce2:	03 c0       	rjmp	.+6      	; 0xcea <mcu_set_port_pinnctrl+0xe8>
     ce4:	40 95       	com	r20
     ce6:	48 23       	and	r20, r24
     ce8:	47 8b       	std	Z+23, r20	; 0x17
		}
	}
}
     cea:	0f 90       	pop	r0
     cec:	0f 90       	pop	r0
     cee:	df 91       	pop	r29
     cf0:	cf 91       	pop	r28
     cf2:	1f 91       	pop	r17
     cf4:	08 95       	ret

00000cf6 <mcu_io_int_set_intctrl>:
	mcu_io_int_set_intctrl(num, true, lvl);
}

static void mcu_io_int_set_intctrl(MCU_IO_INT_NUM num, bool is_set, uint8_t val)
{
	if((num&0x01)==1)	val<<=2;	// Wenn Num Gerade, dann INT0, sonst INT1
     cf6:	80 ff       	sbrs	r24, 0
     cf8:	02 c0       	rjmp	.+4      	; 0xcfe <mcu_io_int_set_intctrl+0x8>
     cfa:	44 0f       	add	r20, r20
     cfc:	44 0f       	add	r20, r20
	switch(num)
     cfe:	e8 2f       	mov	r30, r24
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	e4 31       	cpi	r30, 0x14	; 20
     d04:	f1 05       	cpc	r31, r1
     d06:	08 f0       	brcs	.+2      	; 0xd0a <mcu_io_int_set_intctrl+0x14>
     d08:	85 c0       	rjmp	.+266    	; 0xe14 <mcu_io_int_set_intctrl+0x11e>
     d0a:	e6 50       	subi	r30, 0x06	; 6
     d0c:	ff 4f       	sbci	r31, 0xFF	; 255
     d0e:	0c 94 34 18 	jmp	0x3068	; 0x3068 <__tablejump2__>
	{
		case MCU_IO_INT_NUM_PA_INT0:	case MCU_IO_INT_NUM_PA_INT1:
			if(is_set)	PORTA_INTCTRL |= val;	else	PORTA_INTCTRL &= ~val;	break;
     d12:	80 91 09 06 	lds	r24, 0x0609
     d16:	66 23       	and	r22, r22
     d18:	21 f0       	breq	.+8      	; 0xd22 <mcu_io_int_set_intctrl+0x2c>
     d1a:	84 2b       	or	r24, r20
     d1c:	80 93 09 06 	sts	0x0609, r24
     d20:	08 95       	ret
     d22:	40 95       	com	r20
     d24:	48 23       	and	r20, r24
     d26:	40 93 09 06 	sts	0x0609, r20
     d2a:	08 95       	ret

		case MCU_IO_INT_NUM_PB_INT0:	case MCU_IO_INT_NUM_PB_INT1:
			if(is_set)	PORTB_INTCTRL |= val;	else	PORTB_INTCTRL &= ~val;	break;
     d2c:	80 91 29 06 	lds	r24, 0x0629
     d30:	66 23       	and	r22, r22
     d32:	21 f0       	breq	.+8      	; 0xd3c <mcu_io_int_set_intctrl+0x46>
     d34:	84 2b       	or	r24, r20
     d36:	80 93 29 06 	sts	0x0629, r24
     d3a:	08 95       	ret
     d3c:	40 95       	com	r20
     d3e:	48 23       	and	r20, r24
     d40:	40 93 29 06 	sts	0x0629, r20
     d44:	08 95       	ret

		case MCU_IO_INT_NUM_PC_INT0:	case MCU_IO_INT_NUM_PC_INT1:
			if(is_set)	PORTC_INTCTRL |= val;	else	PORTC_INTCTRL &= ~val;	break;
     d46:	80 91 49 06 	lds	r24, 0x0649
     d4a:	66 23       	and	r22, r22
     d4c:	21 f0       	breq	.+8      	; 0xd56 <mcu_io_int_set_intctrl+0x60>
     d4e:	84 2b       	or	r24, r20
     d50:	80 93 49 06 	sts	0x0649, r24
     d54:	08 95       	ret
     d56:	40 95       	com	r20
     d58:	48 23       	and	r20, r24
     d5a:	40 93 49 06 	sts	0x0649, r20
     d5e:	08 95       	ret

		case MCU_IO_INT_NUM_PD_INT0:	case MCU_IO_INT_NUM_PD_INT1:
			if(is_set)	PORTD_INTCTRL |= val;	else	PORTD_INTCTRL &= ~val;	break;
     d60:	80 91 69 06 	lds	r24, 0x0669
     d64:	66 23       	and	r22, r22
     d66:	21 f0       	breq	.+8      	; 0xd70 <mcu_io_int_set_intctrl+0x7a>
     d68:	84 2b       	or	r24, r20
     d6a:	80 93 69 06 	sts	0x0669, r24
     d6e:	08 95       	ret
     d70:	40 95       	com	r20
     d72:	48 23       	and	r20, r24
     d74:	40 93 69 06 	sts	0x0669, r20
     d78:	08 95       	ret

		case MCU_IO_INT_NUM_PE_INT0:	case MCU_IO_INT_NUM_PE_INT1:
			if(is_set)	PORTE_INTCTRL |= val;	else	PORTE_INTCTRL &= ~val;	break;
     d7a:	80 91 89 06 	lds	r24, 0x0689
     d7e:	66 23       	and	r22, r22
     d80:	21 f0       	breq	.+8      	; 0xd8a <mcu_io_int_set_intctrl+0x94>
     d82:	84 2b       	or	r24, r20
     d84:	80 93 89 06 	sts	0x0689, r24
     d88:	08 95       	ret
     d8a:	40 95       	com	r20
     d8c:	48 23       	and	r20, r24
     d8e:	40 93 89 06 	sts	0x0689, r20
     d92:	08 95       	ret

		case MCU_IO_INT_NUM_PF_INT0:	case MCU_IO_INT_NUM_PF_INT1:
			if(is_set)	PORTF_INTCTRL |= val;	else	PORTF_INTCTRL &= ~val;	break;
     d94:	80 91 a9 06 	lds	r24, 0x06A9
     d98:	66 23       	and	r22, r22
     d9a:	21 f0       	breq	.+8      	; 0xda4 <mcu_io_int_set_intctrl+0xae>
     d9c:	84 2b       	or	r24, r20
     d9e:	80 93 a9 06 	sts	0x06A9, r24
     da2:	08 95       	ret
     da4:	40 95       	com	r20
     da6:	48 23       	and	r20, r24
     da8:	40 93 a9 06 	sts	0x06A9, r20
     dac:	08 95       	ret

		case MCU_IO_INT_NUM_PH_INT0:	case MCU_IO_INT_NUM_PH_INT1:
			if(is_set)	PORTH_INTCTRL |= val;	else	PORTH_INTCTRL &= ~val;	break;
     dae:	80 91 e9 06 	lds	r24, 0x06E9
     db2:	66 23       	and	r22, r22
     db4:	21 f0       	breq	.+8      	; 0xdbe <mcu_io_int_set_intctrl+0xc8>
     db6:	84 2b       	or	r24, r20
     db8:	80 93 e9 06 	sts	0x06E9, r24
     dbc:	08 95       	ret
     dbe:	40 95       	com	r20
     dc0:	48 23       	and	r20, r24
     dc2:	40 93 e9 06 	sts	0x06E9, r20
     dc6:	08 95       	ret

		case MCU_IO_INT_NUM_PJ_INT0:	case MCU_IO_INT_NUM_PJ_INT1:
			if(is_set)	PORTJ_INTCTRL |= val;	else	PORTJ_INTCTRL &= ~val;	break;
     dc8:	80 91 09 07 	lds	r24, 0x0709
     dcc:	66 23       	and	r22, r22
     dce:	21 f0       	breq	.+8      	; 0xdd8 <mcu_io_int_set_intctrl+0xe2>
     dd0:	84 2b       	or	r24, r20
     dd2:	80 93 09 07 	sts	0x0709, r24
     dd6:	08 95       	ret
     dd8:	40 95       	com	r20
     dda:	48 23       	and	r20, r24
     ddc:	40 93 09 07 	sts	0x0709, r20
     de0:	08 95       	ret

		case MCU_IO_INT_NUM_PK_INT0:	case MCU_IO_INT_NUM_PK_INT1:
			if(is_set)	PORTK_INTCTRL |= val;	else	PORTK_INTCTRL &= ~val;	break;
     de2:	80 91 29 07 	lds	r24, 0x0729
     de6:	66 23       	and	r22, r22
     de8:	21 f0       	breq	.+8      	; 0xdf2 <mcu_io_int_set_intctrl+0xfc>
     dea:	84 2b       	or	r24, r20
     dec:	80 93 29 07 	sts	0x0729, r24
     df0:	08 95       	ret
     df2:	40 95       	com	r20
     df4:	48 23       	and	r20, r24
     df6:	40 93 29 07 	sts	0x0729, r20
     dfa:	08 95       	ret

		case MCU_IO_INT_NUM_PQ_INT0:	case MCU_IO_INT_NUM_PQ_INT1:
			if(is_set)	PORTQ_INTCTRL |= val;	else	PORTQ_INTCTRL &= ~val;	break;
     dfc:	80 91 c9 07 	lds	r24, 0x07C9
     e00:	66 23       	and	r22, r22
     e02:	21 f0       	breq	.+8      	; 0xe0c <mcu_io_int_set_intctrl+0x116>
     e04:	84 2b       	or	r24, r20
     e06:	80 93 c9 07 	sts	0x07C9, r24
     e0a:	08 95       	ret
     e0c:	40 95       	com	r20
     e0e:	48 23       	and	r20, r24
     e10:	40 93 c9 07 	sts	0x07C9, r20
     e14:	08 95       	ret

00000e16 <mcu_timer_set_start.part.0>:

static void mcu_timer_set_start(MCU_TIMER_NUM num, bool is_on)
{
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
     e16:	83 30       	cpi	r24, 0x03	; 3
     e18:	b9 f1       	breq	.+110    	; 0xe88 <mcu_timer_set_start.part.0+0x72>
     e1a:	20 f4       	brcc	.+8      	; 0xe24 <mcu_timer_set_start.part.0+0xe>
     e1c:	81 30       	cpi	r24, 0x01	; 1
     e1e:	d1 f0       	breq	.+52     	; 0xe54 <mcu_timer_set_start.part.0+0x3e>
     e20:	30 f5       	brcc	.+76     	; 0xe6e <mcu_timer_set_start.part.0+0x58>
     e22:	0b c0       	rjmp	.+22     	; 0xe3a <mcu_timer_set_start.part.0+0x24>
     e24:	85 30       	cpi	r24, 0x05	; 5
     e26:	09 f4       	brne	.+2      	; 0xe2a <mcu_timer_set_start.part.0+0x14>
     e28:	49 c0       	rjmp	.+146    	; 0xebc <mcu_timer_set_start.part.0+0xa6>
     e2a:	d8 f1       	brcs	.+118    	; 0xea2 <mcu_timer_set_start.part.0+0x8c>
     e2c:	86 30       	cpi	r24, 0x06	; 6
     e2e:	09 f4       	brne	.+2      	; 0xe32 <mcu_timer_set_start.part.0+0x1c>
     e30:	52 c0       	rjmp	.+164    	; 0xed6 <mcu_timer_set_start.part.0+0xc0>
     e32:	87 30       	cpi	r24, 0x07	; 7
     e34:	09 f0       	breq	.+2      	; 0xe38 <mcu_timer_set_start.part.0+0x22>
     e36:	68 c0       	rjmp	.+208    	; 0xf08 <mcu_timer_set_start.part.0+0xf2>
     e38:	5b c0       	rjmp	.+182    	; 0xef0 <mcu_timer_set_start.part.0+0xda>
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     e3a:	10 92 20 08 	sts	0x0820, r1
     e3e:	10 92 21 08 	sts	0x0821, r1
     e42:	66 23       	and	r22, r22
     e44:	19 f0       	breq	.+6      	; 0xe4c <mcu_timer_set_start.part.0+0x36>
     e46:	80 91 2a 21 	lds	r24, 0x212A
     e4a:	01 c0       	rjmp	.+2      	; 0xe4e <mcu_timer_set_start.part.0+0x38>
     e4c:	80 e0       	ldi	r24, 0x00	; 0
     e4e:	80 93 06 08 	sts	0x0806, r24
     e52:	08 95       	ret
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     e54:	10 92 60 08 	sts	0x0860, r1
     e58:	10 92 61 08 	sts	0x0861, r1
     e5c:	66 23       	and	r22, r22
     e5e:	19 f0       	breq	.+6      	; 0xe66 <mcu_timer_set_start.part.0+0x50>
     e60:	80 91 2b 21 	lds	r24, 0x212B
     e64:	01 c0       	rjmp	.+2      	; 0xe68 <mcu_timer_set_start.part.0+0x52>
     e66:	80 e0       	ldi	r24, 0x00	; 0
     e68:	80 93 46 08 	sts	0x0846, r24
     e6c:	08 95       	ret
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     e6e:	10 92 20 09 	sts	0x0920, r1
     e72:	10 92 21 09 	sts	0x0921, r1
     e76:	66 23       	and	r22, r22
     e78:	19 f0       	breq	.+6      	; 0xe80 <mcu_timer_set_start.part.0+0x6a>
     e7a:	80 91 2c 21 	lds	r24, 0x212C
     e7e:	01 c0       	rjmp	.+2      	; 0xe82 <mcu_timer_set_start.part.0+0x6c>
     e80:	80 e0       	ldi	r24, 0x00	; 0
     e82:	80 93 06 09 	sts	0x0906, r24
     e86:	08 95       	ret
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     e88:	10 92 60 09 	sts	0x0960, r1
     e8c:	10 92 61 09 	sts	0x0961, r1
     e90:	66 23       	and	r22, r22
     e92:	19 f0       	breq	.+6      	; 0xe9a <mcu_timer_set_start.part.0+0x84>
     e94:	80 91 2d 21 	lds	r24, 0x212D
     e98:	01 c0       	rjmp	.+2      	; 0xe9c <mcu_timer_set_start.part.0+0x86>
     e9a:	80 e0       	ldi	r24, 0x00	; 0
     e9c:	80 93 46 09 	sts	0x0946, r24
     ea0:	08 95       	ret
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     ea2:	10 92 20 0a 	sts	0x0A20, r1
     ea6:	10 92 21 0a 	sts	0x0A21, r1
     eaa:	66 23       	and	r22, r22
     eac:	19 f0       	breq	.+6      	; 0xeb4 <mcu_timer_set_start.part.0+0x9e>
     eae:	80 91 2e 21 	lds	r24, 0x212E
     eb2:	01 c0       	rjmp	.+2      	; 0xeb6 <mcu_timer_set_start.part.0+0xa0>
     eb4:	80 e0       	ldi	r24, 0x00	; 0
     eb6:	80 93 06 0a 	sts	0x0A06, r24
     eba:	08 95       	ret
		case MCU_TIMER_NUM_E1:	TCE1.CNT = 0;	TCE1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     ebc:	10 92 60 0a 	sts	0x0A60, r1
     ec0:	10 92 61 0a 	sts	0x0A61, r1
     ec4:	66 23       	and	r22, r22
     ec6:	19 f0       	breq	.+6      	; 0xece <mcu_timer_set_start.part.0+0xb8>
     ec8:	80 91 2f 21 	lds	r24, 0x212F
     ecc:	01 c0       	rjmp	.+2      	; 0xed0 <mcu_timer_set_start.part.0+0xba>
     ece:	80 e0       	ldi	r24, 0x00	; 0
     ed0:	80 93 46 0a 	sts	0x0A46, r24
     ed4:	08 95       	ret
		case MCU_TIMER_NUM_F0:	TCF0.CNT = 0;	TCF0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     ed6:	10 92 20 0b 	sts	0x0B20, r1
     eda:	10 92 21 0b 	sts	0x0B21, r1
     ede:	66 23       	and	r22, r22
     ee0:	19 f0       	breq	.+6      	; 0xee8 <mcu_timer_set_start.part.0+0xd2>
     ee2:	80 91 30 21 	lds	r24, 0x2130
     ee6:	01 c0       	rjmp	.+2      	; 0xeea <mcu_timer_set_start.part.0+0xd4>
     ee8:	80 e0       	ldi	r24, 0x00	; 0
     eea:	80 93 06 0b 	sts	0x0B06, r24
     eee:	08 95       	ret
		case MCU_TIMER_NUM_F1:	TCF1.CNT = 0;	TCF1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     ef0:	10 92 60 0b 	sts	0x0B60, r1
     ef4:	10 92 61 0b 	sts	0x0B61, r1
     ef8:	66 23       	and	r22, r22
     efa:	19 f0       	breq	.+6      	; 0xf02 <mcu_timer_set_start.part.0+0xec>
     efc:	80 91 31 21 	lds	r24, 0x2131
     f00:	01 c0       	rjmp	.+2      	; 0xf04 <mcu_timer_set_start.part.0+0xee>
     f02:	80 e0       	ldi	r24, 0x00	; 0
     f04:	80 93 46 0b 	sts	0x0B46, r24
     f08:	08 95       	ret

00000f0a <mcu_uart_rcv_interrupt.part.1>:

static void mcu_uart_rcv_interrupt(MCU_UART_NUM num)
{
	uint8_t rcv;
	if(num>=MCU_UART_TOTAL_NUMBER)	return;						// Abbrechen wenn UART ungültig
	while(!(mcu_uart_usartxn[num]->STATUS & USART_RXCIF_bm));	// Warten bis das Byte im Empfangsregister steht.
     f0a:	28 2f       	mov	r18, r24
     f0c:	30 e0       	ldi	r19, 0x00	; 0
     f0e:	a9 01       	movw	r20, r18
     f10:	44 0f       	add	r20, r20
     f12:	55 1f       	adc	r21, r21
     f14:	fa 01       	movw	r30, r20
     f16:	e3 5d       	subi	r30, 0xD3	; 211
     f18:	ff 4d       	sbci	r31, 0xDF	; 223
     f1a:	01 90       	ld	r0, Z+
     f1c:	f0 81       	ld	r31, Z
     f1e:	e0 2d       	mov	r30, r0
     f20:	81 81       	ldd	r24, Z+1	; 0x01
     f22:	87 ff       	sbrs	r24, 7
     f24:	fd cf       	rjmp	.-6      	; 0xf20 <mcu_uart_rcv_interrupt.part.1+0x16>
	rcv = mcu_uart_usartxn[num]->DATA;
     f26:	80 81       	ld	r24, Z
	if(mcu_uart_alternative_receive[num])	((void(*)(uint8_t))mcu_uart_alternative_receive[num])(rcv);	// Wenn Alternativer Empfang gesetzt ist, diesem das Byte übergeben
     f28:	fa 01       	movw	r30, r20
     f2a:	ee 54       	subi	r30, 0x4E	; 78
     f2c:	fe 4d       	sbci	r31, 0xDE	; 222
     f2e:	01 90       	ld	r0, Z+
     f30:	f0 81       	ld	r31, Z
     f32:	e0 2d       	mov	r30, r0
     f34:	30 97       	sbiw	r30, 0x00	; 0
     f36:	09 f0       	breq	.+2      	; 0xf3a <mcu_uart_rcv_interrupt.part.1+0x30>
     f38:	19 94       	eijmp
	else									fifo_put8(&mcu_uart_buf[num], rcv);					// Sonst in Empfangsbuffer kopieren
     f3a:	9e e0       	ldi	r25, 0x0E	; 14
     f3c:	92 9f       	mul	r25, r18
     f3e:	a0 01       	movw	r20, r0
     f40:	93 9f       	mul	r25, r19
     f42:	50 0d       	add	r21, r0
     f44:	11 24       	eor	r1, r1
     f46:	68 2f       	mov	r22, r24
     f48:	ca 01       	movw	r24, r20
     f4a:	8e 5b       	subi	r24, 0xBE	; 190
     f4c:	9e 4d       	sbci	r25, 0xDE	; 222
     f4e:	0c 94 59 03 	jmp	0x6b2	; 0x6b2 <fifo_put8>

00000f52 <mcu_get_frq_external>:
#endif

/**********************
 * Funktionen
 *********************/
uint32_t mcu_get_frq_external(void){ 			return mcu_frq_ext_hz; }
     f52:	60 e0       	ldi	r22, 0x00	; 0
     f54:	70 e0       	ldi	r23, 0x00	; 0
     f56:	cb 01       	movw	r24, r22
     f58:	08 95       	ret

00000f5a <mcu_get_frq_cpu>:
uint32_t mcu_get_frq_cpu(void){ 				return mcu_frq_cpu_hz; }
     f5a:	60 91 dd 20 	lds	r22, 0x20DD
     f5e:	70 91 de 20 	lds	r23, 0x20DE
     f62:	80 91 df 20 	lds	r24, 0x20DF
     f66:	90 91 e0 20 	lds	r25, 0x20E0
     f6a:	08 95       	ret

00000f6c <mcu_get_frq_peripheral>:
uint32_t mcu_get_frq_peripheral(void){ 		return mcu_frq_peripheral_hz; }
     f6c:	60 91 e1 20 	lds	r22, 0x20E1
     f70:	70 91 e2 20 	lds	r23, 0x20E2
     f74:	80 91 e3 20 	lds	r24, 0x20E3
     f78:	90 91 e4 20 	lds	r25, 0x20E4
     f7c:	08 95       	ret

00000f7e <mcu_init>:


MCU_RESULT mcu_init(uint32_t frq_ext, uint32_t frq_cpu, uint32_t frq_peripheral)
{
     f7e:	ef 92       	push	r14
     f80:	ff 92       	push	r15
     f82:	0f 93       	push	r16
     f84:	1f 93       	push	r17
	if(frq_cpu!=frq_peripheral)
     f86:	2e 15       	cp	r18, r14
     f88:	3f 05       	cpc	r19, r15
     f8a:	40 07       	cpc	r20, r16
     f8c:	51 07       	cpc	r21, r17
     f8e:	71 f5       	brne	.+92     	; 0xfec <mcu_init+0x6e>
		return MCU_ERROR_FRQ_PERIPHERAL_INVALID;	/** @todo Peripherie Clock /2 bzw /4 berücksichtigen */

	switch(frq_cpu)			/** @todo Andere Frequenzen als 200, 32 , 8 und 2 MHz berechnen! */
     f90:	21 15       	cp	r18, r1
     f92:	e2 e1       	ldi	r30, 0x12	; 18
     f94:	3e 07       	cpc	r19, r30
     f96:	ea e7       	ldi	r30, 0x7A	; 122
     f98:	4e 07       	cpc	r20, r30
     f9a:	51 05       	cpc	r21, r1
     f9c:	c9 f0       	breq	.+50     	; 0xfd0 <mcu_init+0x52>
     f9e:	30 f4       	brcc	.+12     	; 0xfac <mcu_init+0x2e>
     fa0:	20 38       	cpi	r18, 0x80	; 128
     fa2:	34 48       	sbci	r19, 0x84	; 132
     fa4:	4e 41       	sbci	r20, 0x1E	; 30
     fa6:	51 05       	cpc	r21, r1
     fa8:	31 f5       	brne	.+76     	; 0xff6 <mcu_init+0x78>
     faa:	0e c0       	rjmp	.+28     	; 0xfc8 <mcu_init+0x4a>
     fac:	21 15       	cp	r18, r1
     fae:	e8 e4       	ldi	r30, 0x48	; 72
     fb0:	3e 07       	cpc	r19, r30
     fb2:	e8 ee       	ldi	r30, 0xE8	; 232
     fb4:	4e 07       	cpc	r20, r30
     fb6:	e1 e0       	ldi	r30, 0x01	; 1
     fb8:	5e 07       	cpc	r21, r30
     fba:	61 f0       	breq	.+24     	; 0xfd4 <mcu_init+0x56>
     fbc:	21 15       	cp	r18, r1
     fbe:	32 4c       	sbci	r19, 0xC2	; 194
     fc0:	4b 4e       	sbci	r20, 0xEB	; 235
     fc2:	5b 40       	sbci	r21, 0x0B	; 11
     fc4:	c1 f4       	brne	.+48     	; 0xff6 <mcu_init+0x78>
     fc6:	0a c0       	rjmp	.+20     	; 0xfdc <mcu_init+0x5e>
	{
		case 2000000:	// 2 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_2MHZ, MCU_FRQ_PLL_SRC_NONE, 0);
     fc8:	00 e0       	ldi	r16, 0x00	; 0
     fca:	23 e0       	ldi	r18, 0x03	; 3
     fcc:	41 e0       	ldi	r20, 0x01	; 1
     fce:	09 c0       	rjmp	.+18     	; 0xfe2 <mcu_init+0x64>

		case 8000000:	// 8 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 1);
     fd0:	01 e0       	ldi	r16, 0x01	; 1
     fd2:	05 c0       	rjmp	.+10     	; 0xfde <mcu_init+0x60>

		case 32000000:	// 32 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_32MHZ, MCU_FRQ_PLL_SRC_NONE, 1);
     fd4:	01 e0       	ldi	r16, 0x01	; 1
     fd6:	23 e0       	ldi	r18, 0x03	; 3
     fd8:	42 e0       	ldi	r20, 0x02	; 2
     fda:	03 c0       	rjmp	.+6      	; 0xfe2 <mcu_init+0x64>

		case 200000000:	// 200 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 25);	// Vorsicht: Prozessor wird heiß!
     fdc:	09 e1       	ldi	r16, 0x19	; 25
     fde:	22 e0       	ldi	r18, 0x02	; 2
     fe0:	43 e0       	ldi	r20, 0x03	; 3
     fe2:	0e 94 94 04 	call	0x928	; 0x928 <mcu_atxega128a1_init>
     fe6:	8b 01       	movw	r16, r22
     fe8:	9c 01       	movw	r18, r24
     fea:	09 c0       	rjmp	.+18     	; 0xffe <mcu_init+0x80>


MCU_RESULT mcu_init(uint32_t frq_ext, uint32_t frq_cpu, uint32_t frq_peripheral)
{
	if(frq_cpu!=frq_peripheral)
		return MCU_ERROR_FRQ_PERIPHERAL_INVALID;	/** @todo Peripherie Clock /2 bzw /4 berücksichtigen */
     fec:	04 e0       	ldi	r16, 0x04	; 4
     fee:	10 e0       	ldi	r17, 0x00	; 0
     ff0:	20 e0       	ldi	r18, 0x00	; 0
     ff2:	30 e0       	ldi	r19, 0x00	; 0
     ff4:	04 c0       	rjmp	.+8      	; 0xffe <mcu_init+0x80>
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_32MHZ, MCU_FRQ_PLL_SRC_NONE, 1);

		case 200000000:	// 200 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 25);	// Vorsicht: Prozessor wird heiß!
	}
	return MCU_ERROR_FRQ_MCU_INVALID;
     ff6:	02 e0       	ldi	r16, 0x02	; 2
     ff8:	10 e0       	ldi	r17, 0x00	; 0
     ffa:	20 e0       	ldi	r18, 0x00	; 0
     ffc:	30 e0       	ldi	r19, 0x00	; 0
}
     ffe:	b8 01       	movw	r22, r16
    1000:	c9 01       	movw	r24, r18
    1002:	1f 91       	pop	r17
    1004:	0f 91       	pop	r16
    1006:	ff 90       	pop	r15
    1008:	ef 90       	pop	r14
    100a:	08 95       	ret

0000100c <mcu_init_max_internal>:

MCU_RESULT mcu_init_max_internal()
{
    100c:	0f 93       	push	r16
	/// @todo	Maximal möglich wären 200 MHz, jedoch wird dann der Prozessor heiß. Deswegen ist es aktuell auf 32 MHz eingestellt.
	return mcu_atxega128a1_init(0, MCU_FRQ_SYS_SRC_INTERNAL_32MHZ, MCU_FRQ_PLL_SRC_NONE, 1);
    100e:	01 e0       	ldi	r16, 0x01	; 1
    1010:	23 e0       	ldi	r18, 0x03	; 3
    1012:	42 e0       	ldi	r20, 0x02	; 2
    1014:	60 e0       	ldi	r22, 0x00	; 0
    1016:	70 e0       	ldi	r23, 0x00	; 0
    1018:	cb 01       	movw	r24, r22
    101a:	0e 94 94 04 	call	0x928	; 0x928 <mcu_atxega128a1_init>
}
    101e:	0f 91       	pop	r16
    1020:	08 95       	ret

00001022 <mcu_init_max_external>:

MCU_RESULT mcu_init_max_external(uint32_t frq_ext)
{
    1022:	cf 92       	push	r12
    1024:	df 92       	push	r13
    1026:	ef 92       	push	r14
    1028:	ff 92       	push	r15
    102a:	0f 93       	push	r16
    102c:	1f 93       	push	r17
    102e:	6b 01       	movw	r12, r22
    1030:	7c 01       	movw	r14, r24
	/// @todo	Maximal wäre 200 MHz möglich, jedoch wire bei mcu_init_max_internal erwähnt auf 32 MHz reduziert.
	if(frq_ext==0)		return MCU_ERROR_FRQ_EXT_INVALID;	// Division durch 0 verhindern!
    1032:	61 15       	cp	r22, r1
    1034:	71 05       	cpc	r23, r1
    1036:	81 05       	cpc	r24, r1
    1038:	91 05       	cpc	r25, r1
    103a:	91 f0       	breq	.+36     	; 0x1060 <mcu_init_max_external+0x3e>
	return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR, (320000000/frq_ext));	// Maximale Frequenz 200 MHz
    103c:	60 e0       	ldi	r22, 0x00	; 0
    103e:	70 ed       	ldi	r23, 0xD0	; 208
    1040:	82 e1       	ldi	r24, 0x12	; 18
    1042:	93 e1       	ldi	r25, 0x13	; 19
    1044:	a7 01       	movw	r20, r14
    1046:	96 01       	movw	r18, r12
    1048:	0e 94 12 18 	call	0x3024	; 0x3024 <__udivmodsi4>
    104c:	02 2f       	mov	r16, r18
    104e:	20 e0       	ldi	r18, 0x00	; 0
    1050:	43 e0       	ldi	r20, 0x03	; 3
    1052:	c7 01       	movw	r24, r14
    1054:	b6 01       	movw	r22, r12
    1056:	0e 94 94 04 	call	0x928	; 0x928 <mcu_atxega128a1_init>
    105a:	8b 01       	movw	r16, r22
    105c:	9c 01       	movw	r18, r24
    105e:	04 c0       	rjmp	.+8      	; 0x1068 <mcu_init_max_external+0x46>
}

MCU_RESULT mcu_init_max_external(uint32_t frq_ext)
{
	/// @todo	Maximal wäre 200 MHz möglich, jedoch wire bei mcu_init_max_internal erwähnt auf 32 MHz reduziert.
	if(frq_ext==0)		return MCU_ERROR_FRQ_EXT_INVALID;	// Division durch 0 verhindern!
    1060:	01 e0       	ldi	r16, 0x01	; 1
    1062:	10 e0       	ldi	r17, 0x00	; 0
    1064:	20 e0       	ldi	r18, 0x00	; 0
    1066:	30 e0       	ldi	r19, 0x00	; 0
	return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR, (320000000/frq_ext));	// Maximale Frequenz 200 MHz
}
    1068:	b8 01       	movw	r22, r16
    106a:	c9 01       	movw	r24, r18
    106c:	1f 91       	pop	r17
    106e:	0f 91       	pop	r16
    1070:	ff 90       	pop	r15
    1072:	ef 90       	pop	r14
    1074:	df 90       	pop	r13
    1076:	cf 90       	pop	r12
    1078:	08 95       	ret

0000107a <mcu_enable_interrupt>:
	return MCU_OK;
}

void mcu_enable_interrupt(void)
{
	sei();
    107a:	78 94       	sei
    107c:	08 95       	ret

0000107e <mcu_disable_interrupt>:
}

void mcu_disable_interrupt(void)
{
	cli();
    107e:	f8 94       	cli
    1080:	08 95       	ret

00001082 <mcu_soft_reset>:
}

void mcu_soft_reset(void)
{
	CCP = CCP_IOREG_gc;
    1082:	88 ed       	ldi	r24, 0xD8	; 216
    1084:	84 bf       	out	0x34, r24	; 52
	RST.CTRL = 1;
    1086:	81 e0       	ldi	r24, 0x01	; 1
    1088:	e8 e7       	ldi	r30, 0x78	; 120
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	81 83       	std	Z+1, r24	; 0x01
    108e:	08 95       	ret

00001090 <mcu_io_set_port_dir>:
}

void mcu_io_set_port_dir(MCU_IO_PIN p, uint8_t d)
{
    1090:	cf 93       	push	r28
    1092:	df 93       	push	r29
    1094:	1f 92       	push	r1
    1096:	cd b7       	in	r28, 0x3d	; 61
    1098:	de b7       	in	r29, 0x3e	; 62
	PORT_t * p_reg = mcu_get_port_reg(p);
    109a:	69 83       	std	Y+1, r22	; 0x01
    109c:	0e 94 c3 05 	call	0xb86	; 0xb86 <mcu_get_port_reg>
	if(p_reg!=NULL)
    10a0:	69 81       	ldd	r22, Y+1	; 0x01
    10a2:	00 97       	sbiw	r24, 0x00	; 0
    10a4:	11 f0       	breq	.+4      	; 0x10aa <mcu_io_set_port_dir+0x1a>
		p_reg->DIR = d;
    10a6:	fc 01       	movw	r30, r24
    10a8:	60 83       	st	Z, r22
}
    10aa:	0f 90       	pop	r0
    10ac:	df 91       	pop	r29
    10ae:	cf 91       	pop	r28
    10b0:	08 95       	ret

000010b2 <mcu_io_set_dir>:

void mcu_io_set_dir(MCU_IO_PIN p, MCU_IO_DIRECTION d)
{
    10b2:	1f 93       	push	r17
    10b4:	cf 93       	push	r28
    10b6:	df 93       	push	r29
    10b8:	1f 92       	push	r1
    10ba:	cd b7       	in	r28, 0x3d	; 61
    10bc:	de b7       	in	r29, 0x3e	; 62
    10be:	18 2f       	mov	r17, r24
	PORT_t * p_reg = mcu_get_port_reg(p);
    10c0:	69 83       	std	Y+1, r22	; 0x01
    10c2:	0e 94 c3 05 	call	0xb86	; 0xb86 <mcu_get_port_reg>
    10c6:	fc 01       	movw	r30, r24
	if(p_reg!=NULL)
    10c8:	69 81       	ldd	r22, Y+1	; 0x01
    10ca:	00 97       	sbiw	r24, 0x00	; 0
    10cc:	b9 f0       	breq	.+46     	; 0x10fc <mcu_io_set_dir+0x4a>
    10ce:	a1 2f       	mov	r26, r17
    10d0:	af 70       	andi	r26, 0x0F	; 15
	{
		if(d==MCU_IO_DIR_OUT)
    10d2:	61 30       	cpi	r22, 0x01	; 1
    10d4:	51 f4       	brne	.+20     	; 0x10ea <mcu_io_set_dir+0x38>
    10d6:	a8 30       	cpi	r26, 0x08	; 8
    10d8:	28 f4       	brcc	.+10     	; 0x10e4 <mcu_io_set_dir+0x32>
    10da:	b0 e0       	ldi	r27, 0x00	; 0
    10dc:	ab 5d       	subi	r26, 0xDB	; 219
    10de:	bf 4d       	sbci	r27, 0xDF	; 223
    10e0:	8c 91       	ld	r24, X
    10e2:	01 c0       	rjmp	.+2      	; 0x10e6 <mcu_io_set_dir+0x34>
    10e4:	80 e0       	ldi	r24, 0x00	; 0
			p_reg->DIRSET = mcu_io_get_pin_bin(p);
    10e6:	81 83       	std	Z+1, r24	; 0x01
    10e8:	09 c0       	rjmp	.+18     	; 0x10fc <mcu_io_set_dir+0x4a>
    10ea:	a8 30       	cpi	r26, 0x08	; 8
    10ec:	28 f4       	brcc	.+10     	; 0x10f8 <mcu_io_set_dir+0x46>
    10ee:	b0 e0       	ldi	r27, 0x00	; 0
    10f0:	ab 5d       	subi	r26, 0xDB	; 219
    10f2:	bf 4d       	sbci	r27, 0xDF	; 223
    10f4:	8c 91       	ld	r24, X
    10f6:	01 c0       	rjmp	.+2      	; 0x10fa <mcu_io_set_dir+0x48>
    10f8:	80 e0       	ldi	r24, 0x00	; 0
		else
			p_reg->DIRCLR = mcu_io_get_pin_bin(p);
    10fa:	82 83       	std	Z+2, r24	; 0x02
	}
}
    10fc:	0f 90       	pop	r0
    10fe:	df 91       	pop	r29
    1100:	cf 91       	pop	r28
    1102:	1f 91       	pop	r17
    1104:	08 95       	ret

00001106 <mcu_io_set_pullup>:

void mcu_io_set_pullup(MCU_IO_PIN p, bool pullup_active)
{
	mcu_set_port_pinnctrl(p, pullup_active, 0x38);
    1106:	48 e3       	ldi	r20, 0x38	; 56
    1108:	0c 94 01 06 	jmp	0xc02	; 0xc02 <mcu_set_port_pinnctrl>

0000110c <mcu_io_set>:
}

void mcu_io_set(MCU_IO_PIN p, uint8_t d)
{
    110c:	1f 93       	push	r17
    110e:	cf 93       	push	r28
    1110:	df 93       	push	r29
    1112:	1f 92       	push	r1
    1114:	cd b7       	in	r28, 0x3d	; 61
    1116:	de b7       	in	r29, 0x3e	; 62
    1118:	18 2f       	mov	r17, r24
	PORT_t * p_reg = mcu_get_port_reg(p);
    111a:	69 83       	std	Y+1, r22	; 0x01
    111c:	0e 94 c3 05 	call	0xb86	; 0xb86 <mcu_get_port_reg>
    1120:	9c 01       	movw	r18, r24
	}
}

static uint8_t mcu_io_get_pin_bin(MCU_IO_PIN p)
{
	switch(p&0x0F)
    1122:	a1 2f       	mov	r26, r17
    1124:	af 70       	andi	r26, 0x0F	; 15
    1126:	69 81       	ldd	r22, Y+1	; 0x01
    1128:	a8 30       	cpi	r26, 0x08	; 8
    112a:	c0 f4       	brcc	.+48     	; 0x115c <mcu_io_set+0x50>
    112c:	b0 e0       	ldi	r27, 0x00	; 0
    112e:	ab 5d       	subi	r26, 0xDB	; 219
    1130:	bf 4d       	sbci	r27, 0xDF	; 223
    1132:	8c 91       	ld	r24, X

void mcu_io_set(MCU_IO_PIN p, uint8_t d)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	uint8_t pin_bin = mcu_io_get_pin_bin(p);
	if(p_reg!=NULL)
    1134:	21 15       	cp	r18, r1
    1136:	31 05       	cpc	r19, r1
    1138:	61 f0       	breq	.+24     	; 0x1152 <mcu_io_set+0x46>
	{
		if(!pin_bin)
    113a:	81 11       	cpse	r24, r1
    113c:	03 c0       	rjmp	.+6      	; 0x1144 <mcu_io_set+0x38>
			p_reg->OUT = d;
    113e:	f9 01       	movw	r30, r18
    1140:	64 83       	std	Z+4, r22	; 0x04
    1142:	0f c0       	rjmp	.+30     	; 0x1162 <mcu_io_set+0x56>
		else
		{
			if(d)
				p_reg->OUTSET = pin_bin;
    1144:	f9 01       	movw	r30, r18
	{
		if(!pin_bin)
			p_reg->OUT = d;
		else
		{
			if(d)
    1146:	66 23       	and	r22, r22
    1148:	11 f0       	breq	.+4      	; 0x114e <mcu_io_set+0x42>
				p_reg->OUTSET = pin_bin;
    114a:	85 83       	std	Z+5, r24	; 0x05
    114c:	0a c0       	rjmp	.+20     	; 0x1162 <mcu_io_set+0x56>
			else
				p_reg->OUTCLR = pin_bin;
    114e:	86 83       	std	Z+6, r24	; 0x06
    1150:	08 c0       	rjmp	.+16     	; 0x1162 <mcu_io_set+0x56>
		}
	}
	else
	{
		if(p==PIN_EXTERNAL)
    1152:	10 3e       	cpi	r17, 0xE0	; 224
    1154:	31 f4       	brne	.+12     	; 0x1162 <mcu_io_set+0x56>
			mcu_external_pin = d;
    1156:	60 93 ed 20 	sts	0x20ED, r22
    115a:	03 c0       	rjmp	.+6      	; 0x1162 <mcu_io_set+0x56>

void mcu_io_set(MCU_IO_PIN p, uint8_t d)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	uint8_t pin_bin = mcu_io_get_pin_bin(p);
	if(p_reg!=NULL)
    115c:	00 97       	sbiw	r24, 0x00	; 0
    115e:	79 f7       	brne	.-34     	; 0x113e <mcu_io_set+0x32>
    1160:	f8 cf       	rjmp	.-16     	; 0x1152 <mcu_io_set+0x46>
	else
	{
		if(p==PIN_EXTERNAL)
			mcu_external_pin = d;
	}
}
    1162:	0f 90       	pop	r0
    1164:	df 91       	pop	r29
    1166:	cf 91       	pop	r28
    1168:	1f 91       	pop	r17
    116a:	08 95       	ret

0000116c <mcu_io_get>:

uint8_t mcu_io_get(MCU_IO_PIN p)
{
    116c:	cf 93       	push	r28
    116e:	df 93       	push	r29
    1170:	d8 2f       	mov	r29, r24
	uint8_t p_num = p&0x0F;
    1172:	c8 2f       	mov	r28, r24
    1174:	cf 70       	andi	r28, 0x0F	; 15
	PORT_t * p_reg = mcu_get_port_reg(p);
    1176:	0e 94 c3 05 	call	0xb86	; 0xb86 <mcu_get_port_reg>
    117a:	fc 01       	movw	r30, r24
	if(p_num>7 && p_num<0x0F)		// Nur gültige Port Pins, oder gesamten Port zulassen
    117c:	8c 2f       	mov	r24, r28
    117e:	88 50       	subi	r24, 0x08	; 8
    1180:	87 30       	cpi	r24, 0x07	; 7
    1182:	d8 f0       	brcs	.+54     	; 0x11ba <mcu_io_get+0x4e>
		return 0;
	if(p_reg!=NULL)
    1184:	30 97       	sbiw	r30, 0x00	; 0
    1186:	a1 f0       	breq	.+40     	; 0x11b0 <mcu_io_get+0x44>
    1188:	c8 30       	cpi	r28, 0x08	; 8
    118a:	38 f4       	brcc	.+14     	; 0x119a <mcu_io_get+0x2e>
	{
		if(!mcu_io_get_pin_bin(p))
    118c:	ac 2f       	mov	r26, r28
    118e:	b0 e0       	ldi	r27, 0x00	; 0
    1190:	ab 5d       	subi	r26, 0xDB	; 219
    1192:	bf 4d       	sbci	r27, 0xDF	; 223
    1194:	8c 91       	ld	r24, X
    1196:	81 11       	cpse	r24, r1
    1198:	02 c0       	rjmp	.+4      	; 0x119e <mcu_io_get+0x32>
			return p_reg->IN;
    119a:	80 85       	ldd	r24, Z+8	; 0x08
    119c:	0f c0       	rjmp	.+30     	; 0x11bc <mcu_io_get+0x50>
		else
			return (p_reg->IN>>p_num)&1;
    119e:	80 85       	ldd	r24, Z+8	; 0x08
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	02 c0       	rjmp	.+4      	; 0x11a8 <mcu_io_get+0x3c>
    11a4:	95 95       	asr	r25
    11a6:	87 95       	ror	r24
    11a8:	ca 95       	dec	r28
    11aa:	e2 f7       	brpl	.-8      	; 0x11a4 <mcu_io_get+0x38>
    11ac:	81 70       	andi	r24, 0x01	; 1
    11ae:	06 c0       	rjmp	.+12     	; 0x11bc <mcu_io_get+0x50>
	}
	else
	{
		if(p==PIN_EXTERNAL)
    11b0:	d0 3e       	cpi	r29, 0xE0	; 224
    11b2:	19 f4       	brne	.+6      	; 0x11ba <mcu_io_get+0x4e>
			return mcu_external_pin;
    11b4:	80 91 ed 20 	lds	r24, 0x20ED
    11b8:	01 c0       	rjmp	.+2      	; 0x11bc <mcu_io_get+0x50>
uint8_t mcu_io_get(MCU_IO_PIN p)
{
	uint8_t p_num = p&0x0F;
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_num>7 && p_num<0x0F)		// Nur gültige Port Pins, oder gesamten Port zulassen
		return 0;
    11ba:	80 e0       	ldi	r24, 0x00	; 0
		if(p==PIN_EXTERNAL)
			return mcu_external_pin;
		else
			return 0;
	}
}
    11bc:	df 91       	pop	r29
    11be:	cf 91       	pop	r28
    11c0:	08 95       	ret

000011c2 <__vector_66>:

#if MCU_PERIPHERY_ENABLE_IO_INTERRUPT

static void *mcu_int_io_callback[MCU_IO_INT_NUM_MAX];	/**< Enthält die Callback Funktionen der Interrupts */

ISR (PORTA_INT0_vect)  {	PORTA_INTFLAGS |= 0x01;		if(mcu_int_io_callback[0])	((void(*)(void))mcu_int_io_callback[0])();		}	/**< IO Interrupt A0 ausführen und Callback aufrufen */
    11c2:	1f 92       	push	r1
    11c4:	0f 92       	push	r0
    11c6:	0f b6       	in	r0, 0x3f	; 63
    11c8:	0f 92       	push	r0
    11ca:	11 24       	eor	r1, r1
    11cc:	08 b6       	in	r0, 0x38	; 56
    11ce:	0f 92       	push	r0
    11d0:	18 be       	out	0x38, r1	; 56
    11d2:	09 b6       	in	r0, 0x39	; 57
    11d4:	0f 92       	push	r0
    11d6:	19 be       	out	0x39, r1	; 57
    11d8:	0b b6       	in	r0, 0x3b	; 59
    11da:	0f 92       	push	r0
    11dc:	1b be       	out	0x3b, r1	; 59
    11de:	2f 93       	push	r18
    11e0:	3f 93       	push	r19
    11e2:	4f 93       	push	r20
    11e4:	5f 93       	push	r21
    11e6:	6f 93       	push	r22
    11e8:	7f 93       	push	r23
    11ea:	8f 93       	push	r24
    11ec:	9f 93       	push	r25
    11ee:	af 93       	push	r26
    11f0:	bf 93       	push	r27
    11f2:	ef 93       	push	r30
    11f4:	ff 93       	push	r31
    11f6:	80 91 0c 06 	lds	r24, 0x060C
    11fa:	81 60       	ori	r24, 0x01	; 1
    11fc:	80 93 0c 06 	sts	0x060C, r24
    1200:	e0 91 ee 20 	lds	r30, 0x20EE
    1204:	f0 91 ef 20 	lds	r31, 0x20EF
    1208:	30 97       	sbiw	r30, 0x00	; 0
    120a:	09 f0       	breq	.+2      	; 0x120e <__vector_66+0x4c>
    120c:	19 95       	eicall
    120e:	ff 91       	pop	r31
    1210:	ef 91       	pop	r30
    1212:	bf 91       	pop	r27
    1214:	af 91       	pop	r26
    1216:	9f 91       	pop	r25
    1218:	8f 91       	pop	r24
    121a:	7f 91       	pop	r23
    121c:	6f 91       	pop	r22
    121e:	5f 91       	pop	r21
    1220:	4f 91       	pop	r20
    1222:	3f 91       	pop	r19
    1224:	2f 91       	pop	r18
    1226:	0f 90       	pop	r0
    1228:	0b be       	out	0x3b, r0	; 59
    122a:	0f 90       	pop	r0
    122c:	09 be       	out	0x39, r0	; 57
    122e:	0f 90       	pop	r0
    1230:	08 be       	out	0x38, r0	; 56
    1232:	0f 90       	pop	r0
    1234:	0f be       	out	0x3f, r0	; 63
    1236:	0f 90       	pop	r0
    1238:	1f 90       	pop	r1
    123a:	18 95       	reti

0000123c <__vector_67>:
ISR (PORTA_INT1_vect)  {	PORTA_INTFLAGS |= 0x02;		if(mcu_int_io_callback[1])	((void(*)(void))mcu_int_io_callback[1])();		}	/**< IO Interrupt A1 ausführen und Callback aufrufen */
    123c:	1f 92       	push	r1
    123e:	0f 92       	push	r0
    1240:	0f b6       	in	r0, 0x3f	; 63
    1242:	0f 92       	push	r0
    1244:	11 24       	eor	r1, r1
    1246:	08 b6       	in	r0, 0x38	; 56
    1248:	0f 92       	push	r0
    124a:	18 be       	out	0x38, r1	; 56
    124c:	09 b6       	in	r0, 0x39	; 57
    124e:	0f 92       	push	r0
    1250:	19 be       	out	0x39, r1	; 57
    1252:	0b b6       	in	r0, 0x3b	; 59
    1254:	0f 92       	push	r0
    1256:	1b be       	out	0x3b, r1	; 59
    1258:	2f 93       	push	r18
    125a:	3f 93       	push	r19
    125c:	4f 93       	push	r20
    125e:	5f 93       	push	r21
    1260:	6f 93       	push	r22
    1262:	7f 93       	push	r23
    1264:	8f 93       	push	r24
    1266:	9f 93       	push	r25
    1268:	af 93       	push	r26
    126a:	bf 93       	push	r27
    126c:	ef 93       	push	r30
    126e:	ff 93       	push	r31
    1270:	80 91 0c 06 	lds	r24, 0x060C
    1274:	82 60       	ori	r24, 0x02	; 2
    1276:	80 93 0c 06 	sts	0x060C, r24
    127a:	e0 91 f0 20 	lds	r30, 0x20F0
    127e:	f0 91 f1 20 	lds	r31, 0x20F1
    1282:	30 97       	sbiw	r30, 0x00	; 0
    1284:	09 f0       	breq	.+2      	; 0x1288 <__vector_67+0x4c>
    1286:	19 95       	eicall
    1288:	ff 91       	pop	r31
    128a:	ef 91       	pop	r30
    128c:	bf 91       	pop	r27
    128e:	af 91       	pop	r26
    1290:	9f 91       	pop	r25
    1292:	8f 91       	pop	r24
    1294:	7f 91       	pop	r23
    1296:	6f 91       	pop	r22
    1298:	5f 91       	pop	r21
    129a:	4f 91       	pop	r20
    129c:	3f 91       	pop	r19
    129e:	2f 91       	pop	r18
    12a0:	0f 90       	pop	r0
    12a2:	0b be       	out	0x3b, r0	; 59
    12a4:	0f 90       	pop	r0
    12a6:	09 be       	out	0x39, r0	; 57
    12a8:	0f 90       	pop	r0
    12aa:	08 be       	out	0x38, r0	; 56
    12ac:	0f 90       	pop	r0
    12ae:	0f be       	out	0x3f, r0	; 63
    12b0:	0f 90       	pop	r0
    12b2:	1f 90       	pop	r1
    12b4:	18 95       	reti

000012b6 <__vector_34>:
ISR (PORTB_INT0_vect)  {	PORTB_INTFLAGS |= 0x01;		if(mcu_int_io_callback[2])	((void(*)(void))mcu_int_io_callback[2])();		}	/**< IO Interrupt B0 ausführen und Callback aufrufen */
    12b6:	1f 92       	push	r1
    12b8:	0f 92       	push	r0
    12ba:	0f b6       	in	r0, 0x3f	; 63
    12bc:	0f 92       	push	r0
    12be:	11 24       	eor	r1, r1
    12c0:	08 b6       	in	r0, 0x38	; 56
    12c2:	0f 92       	push	r0
    12c4:	18 be       	out	0x38, r1	; 56
    12c6:	09 b6       	in	r0, 0x39	; 57
    12c8:	0f 92       	push	r0
    12ca:	19 be       	out	0x39, r1	; 57
    12cc:	0b b6       	in	r0, 0x3b	; 59
    12ce:	0f 92       	push	r0
    12d0:	1b be       	out	0x3b, r1	; 59
    12d2:	2f 93       	push	r18
    12d4:	3f 93       	push	r19
    12d6:	4f 93       	push	r20
    12d8:	5f 93       	push	r21
    12da:	6f 93       	push	r22
    12dc:	7f 93       	push	r23
    12de:	8f 93       	push	r24
    12e0:	9f 93       	push	r25
    12e2:	af 93       	push	r26
    12e4:	bf 93       	push	r27
    12e6:	ef 93       	push	r30
    12e8:	ff 93       	push	r31
    12ea:	80 91 2c 06 	lds	r24, 0x062C
    12ee:	81 60       	ori	r24, 0x01	; 1
    12f0:	80 93 2c 06 	sts	0x062C, r24
    12f4:	e0 91 f2 20 	lds	r30, 0x20F2
    12f8:	f0 91 f3 20 	lds	r31, 0x20F3
    12fc:	30 97       	sbiw	r30, 0x00	; 0
    12fe:	09 f0       	breq	.+2      	; 0x1302 <__vector_34+0x4c>
    1300:	19 95       	eicall
    1302:	ff 91       	pop	r31
    1304:	ef 91       	pop	r30
    1306:	bf 91       	pop	r27
    1308:	af 91       	pop	r26
    130a:	9f 91       	pop	r25
    130c:	8f 91       	pop	r24
    130e:	7f 91       	pop	r23
    1310:	6f 91       	pop	r22
    1312:	5f 91       	pop	r21
    1314:	4f 91       	pop	r20
    1316:	3f 91       	pop	r19
    1318:	2f 91       	pop	r18
    131a:	0f 90       	pop	r0
    131c:	0b be       	out	0x3b, r0	; 59
    131e:	0f 90       	pop	r0
    1320:	09 be       	out	0x39, r0	; 57
    1322:	0f 90       	pop	r0
    1324:	08 be       	out	0x38, r0	; 56
    1326:	0f 90       	pop	r0
    1328:	0f be       	out	0x3f, r0	; 63
    132a:	0f 90       	pop	r0
    132c:	1f 90       	pop	r1
    132e:	18 95       	reti

00001330 <__vector_35>:
ISR (PORTB_INT1_vect)  {	PORTB_INTFLAGS |= 0x02;		if(mcu_int_io_callback[3])	((void(*)(void))mcu_int_io_callback[3])();		}	/**< IO Interrupt B1 ausführen und Callback aufrufen */
    1330:	1f 92       	push	r1
    1332:	0f 92       	push	r0
    1334:	0f b6       	in	r0, 0x3f	; 63
    1336:	0f 92       	push	r0
    1338:	11 24       	eor	r1, r1
    133a:	08 b6       	in	r0, 0x38	; 56
    133c:	0f 92       	push	r0
    133e:	18 be       	out	0x38, r1	; 56
    1340:	09 b6       	in	r0, 0x39	; 57
    1342:	0f 92       	push	r0
    1344:	19 be       	out	0x39, r1	; 57
    1346:	0b b6       	in	r0, 0x3b	; 59
    1348:	0f 92       	push	r0
    134a:	1b be       	out	0x3b, r1	; 59
    134c:	2f 93       	push	r18
    134e:	3f 93       	push	r19
    1350:	4f 93       	push	r20
    1352:	5f 93       	push	r21
    1354:	6f 93       	push	r22
    1356:	7f 93       	push	r23
    1358:	8f 93       	push	r24
    135a:	9f 93       	push	r25
    135c:	af 93       	push	r26
    135e:	bf 93       	push	r27
    1360:	ef 93       	push	r30
    1362:	ff 93       	push	r31
    1364:	80 91 2c 06 	lds	r24, 0x062C
    1368:	82 60       	ori	r24, 0x02	; 2
    136a:	80 93 2c 06 	sts	0x062C, r24
    136e:	e0 91 f4 20 	lds	r30, 0x20F4
    1372:	f0 91 f5 20 	lds	r31, 0x20F5
    1376:	30 97       	sbiw	r30, 0x00	; 0
    1378:	09 f0       	breq	.+2      	; 0x137c <__vector_35+0x4c>
    137a:	19 95       	eicall
    137c:	ff 91       	pop	r31
    137e:	ef 91       	pop	r30
    1380:	bf 91       	pop	r27
    1382:	af 91       	pop	r26
    1384:	9f 91       	pop	r25
    1386:	8f 91       	pop	r24
    1388:	7f 91       	pop	r23
    138a:	6f 91       	pop	r22
    138c:	5f 91       	pop	r21
    138e:	4f 91       	pop	r20
    1390:	3f 91       	pop	r19
    1392:	2f 91       	pop	r18
    1394:	0f 90       	pop	r0
    1396:	0b be       	out	0x3b, r0	; 59
    1398:	0f 90       	pop	r0
    139a:	09 be       	out	0x39, r0	; 57
    139c:	0f 90       	pop	r0
    139e:	08 be       	out	0x38, r0	; 56
    13a0:	0f 90       	pop	r0
    13a2:	0f be       	out	0x3f, r0	; 63
    13a4:	0f 90       	pop	r0
    13a6:	1f 90       	pop	r1
    13a8:	18 95       	reti

000013aa <__vector_2>:
ISR (PORTC_INT0_vect)  {	PORTC_INTFLAGS |= 0x01;		if(mcu_int_io_callback[4])	((void(*)(void))mcu_int_io_callback[4])();		}	/**< IO Interrupt C0 ausführen und Callback aufrufen */
    13aa:	1f 92       	push	r1
    13ac:	0f 92       	push	r0
    13ae:	0f b6       	in	r0, 0x3f	; 63
    13b0:	0f 92       	push	r0
    13b2:	11 24       	eor	r1, r1
    13b4:	08 b6       	in	r0, 0x38	; 56
    13b6:	0f 92       	push	r0
    13b8:	18 be       	out	0x38, r1	; 56
    13ba:	09 b6       	in	r0, 0x39	; 57
    13bc:	0f 92       	push	r0
    13be:	19 be       	out	0x39, r1	; 57
    13c0:	0b b6       	in	r0, 0x3b	; 59
    13c2:	0f 92       	push	r0
    13c4:	1b be       	out	0x3b, r1	; 59
    13c6:	2f 93       	push	r18
    13c8:	3f 93       	push	r19
    13ca:	4f 93       	push	r20
    13cc:	5f 93       	push	r21
    13ce:	6f 93       	push	r22
    13d0:	7f 93       	push	r23
    13d2:	8f 93       	push	r24
    13d4:	9f 93       	push	r25
    13d6:	af 93       	push	r26
    13d8:	bf 93       	push	r27
    13da:	ef 93       	push	r30
    13dc:	ff 93       	push	r31
    13de:	80 91 4c 06 	lds	r24, 0x064C
    13e2:	81 60       	ori	r24, 0x01	; 1
    13e4:	80 93 4c 06 	sts	0x064C, r24
    13e8:	e0 91 f6 20 	lds	r30, 0x20F6
    13ec:	f0 91 f7 20 	lds	r31, 0x20F7
    13f0:	30 97       	sbiw	r30, 0x00	; 0
    13f2:	09 f0       	breq	.+2      	; 0x13f6 <__vector_2+0x4c>
    13f4:	19 95       	eicall
    13f6:	ff 91       	pop	r31
    13f8:	ef 91       	pop	r30
    13fa:	bf 91       	pop	r27
    13fc:	af 91       	pop	r26
    13fe:	9f 91       	pop	r25
    1400:	8f 91       	pop	r24
    1402:	7f 91       	pop	r23
    1404:	6f 91       	pop	r22
    1406:	5f 91       	pop	r21
    1408:	4f 91       	pop	r20
    140a:	3f 91       	pop	r19
    140c:	2f 91       	pop	r18
    140e:	0f 90       	pop	r0
    1410:	0b be       	out	0x3b, r0	; 59
    1412:	0f 90       	pop	r0
    1414:	09 be       	out	0x39, r0	; 57
    1416:	0f 90       	pop	r0
    1418:	08 be       	out	0x38, r0	; 56
    141a:	0f 90       	pop	r0
    141c:	0f be       	out	0x3f, r0	; 63
    141e:	0f 90       	pop	r0
    1420:	1f 90       	pop	r1
    1422:	18 95       	reti

00001424 <__vector_3>:
ISR (PORTC_INT1_vect)  {	PORTC_INTFLAGS |= 0x02;		if(mcu_int_io_callback[5])	((void(*)(void))mcu_int_io_callback[5])();		}	/**< IO Interrupt C1 ausführen und Callback aufrufen */
    1424:	1f 92       	push	r1
    1426:	0f 92       	push	r0
    1428:	0f b6       	in	r0, 0x3f	; 63
    142a:	0f 92       	push	r0
    142c:	11 24       	eor	r1, r1
    142e:	08 b6       	in	r0, 0x38	; 56
    1430:	0f 92       	push	r0
    1432:	18 be       	out	0x38, r1	; 56
    1434:	09 b6       	in	r0, 0x39	; 57
    1436:	0f 92       	push	r0
    1438:	19 be       	out	0x39, r1	; 57
    143a:	0b b6       	in	r0, 0x3b	; 59
    143c:	0f 92       	push	r0
    143e:	1b be       	out	0x3b, r1	; 59
    1440:	2f 93       	push	r18
    1442:	3f 93       	push	r19
    1444:	4f 93       	push	r20
    1446:	5f 93       	push	r21
    1448:	6f 93       	push	r22
    144a:	7f 93       	push	r23
    144c:	8f 93       	push	r24
    144e:	9f 93       	push	r25
    1450:	af 93       	push	r26
    1452:	bf 93       	push	r27
    1454:	ef 93       	push	r30
    1456:	ff 93       	push	r31
    1458:	80 91 4c 06 	lds	r24, 0x064C
    145c:	82 60       	ori	r24, 0x02	; 2
    145e:	80 93 4c 06 	sts	0x064C, r24
    1462:	e0 91 f8 20 	lds	r30, 0x20F8
    1466:	f0 91 f9 20 	lds	r31, 0x20F9
    146a:	30 97       	sbiw	r30, 0x00	; 0
    146c:	09 f0       	breq	.+2      	; 0x1470 <__vector_3+0x4c>
    146e:	19 95       	eicall
    1470:	ff 91       	pop	r31
    1472:	ef 91       	pop	r30
    1474:	bf 91       	pop	r27
    1476:	af 91       	pop	r26
    1478:	9f 91       	pop	r25
    147a:	8f 91       	pop	r24
    147c:	7f 91       	pop	r23
    147e:	6f 91       	pop	r22
    1480:	5f 91       	pop	r21
    1482:	4f 91       	pop	r20
    1484:	3f 91       	pop	r19
    1486:	2f 91       	pop	r18
    1488:	0f 90       	pop	r0
    148a:	0b be       	out	0x3b, r0	; 59
    148c:	0f 90       	pop	r0
    148e:	09 be       	out	0x39, r0	; 57
    1490:	0f 90       	pop	r0
    1492:	08 be       	out	0x38, r0	; 56
    1494:	0f 90       	pop	r0
    1496:	0f be       	out	0x3f, r0	; 63
    1498:	0f 90       	pop	r0
    149a:	1f 90       	pop	r1
    149c:	18 95       	reti

0000149e <__vector_43>:
//war auskommentiert
//ISR (PORTD_INT0_vect)  {	PORTD_INTFLAGS |= 0x01;		if(mcu_int_io_callback[6])	((void(*)(void))mcu_int_io_callback[6])();		}	/**< IO Interrupt D0 ausführen und Callback aufrufen */
//ISR (PORTD_INT1_vect)  {	PORTD_INTFLAGS |= 0x02;		if(mcu_int_io_callback[7])	((void(*)(void))mcu_int_io_callback[7])();		}	/**< IO Interrupt D1 ausführen und Callback aufrufen */
ISR (PORTE_INT0_vect)  {	PORTE_INTFLAGS |= 0x01;		if(mcu_int_io_callback[8])	((void(*)(void))mcu_int_io_callback[8])();		}	/**< IO Interrupt E0 ausführen und Callback aufrufen */
    149e:	1f 92       	push	r1
    14a0:	0f 92       	push	r0
    14a2:	0f b6       	in	r0, 0x3f	; 63
    14a4:	0f 92       	push	r0
    14a6:	11 24       	eor	r1, r1
    14a8:	08 b6       	in	r0, 0x38	; 56
    14aa:	0f 92       	push	r0
    14ac:	18 be       	out	0x38, r1	; 56
    14ae:	09 b6       	in	r0, 0x39	; 57
    14b0:	0f 92       	push	r0
    14b2:	19 be       	out	0x39, r1	; 57
    14b4:	0b b6       	in	r0, 0x3b	; 59
    14b6:	0f 92       	push	r0
    14b8:	1b be       	out	0x3b, r1	; 59
    14ba:	2f 93       	push	r18
    14bc:	3f 93       	push	r19
    14be:	4f 93       	push	r20
    14c0:	5f 93       	push	r21
    14c2:	6f 93       	push	r22
    14c4:	7f 93       	push	r23
    14c6:	8f 93       	push	r24
    14c8:	9f 93       	push	r25
    14ca:	af 93       	push	r26
    14cc:	bf 93       	push	r27
    14ce:	ef 93       	push	r30
    14d0:	ff 93       	push	r31
    14d2:	80 91 8c 06 	lds	r24, 0x068C
    14d6:	81 60       	ori	r24, 0x01	; 1
    14d8:	80 93 8c 06 	sts	0x068C, r24
    14dc:	e0 91 fe 20 	lds	r30, 0x20FE
    14e0:	f0 91 ff 20 	lds	r31, 0x20FF
    14e4:	30 97       	sbiw	r30, 0x00	; 0
    14e6:	09 f0       	breq	.+2      	; 0x14ea <__vector_43+0x4c>
    14e8:	19 95       	eicall
    14ea:	ff 91       	pop	r31
    14ec:	ef 91       	pop	r30
    14ee:	bf 91       	pop	r27
    14f0:	af 91       	pop	r26
    14f2:	9f 91       	pop	r25
    14f4:	8f 91       	pop	r24
    14f6:	7f 91       	pop	r23
    14f8:	6f 91       	pop	r22
    14fa:	5f 91       	pop	r21
    14fc:	4f 91       	pop	r20
    14fe:	3f 91       	pop	r19
    1500:	2f 91       	pop	r18
    1502:	0f 90       	pop	r0
    1504:	0b be       	out	0x3b, r0	; 59
    1506:	0f 90       	pop	r0
    1508:	09 be       	out	0x39, r0	; 57
    150a:	0f 90       	pop	r0
    150c:	08 be       	out	0x38, r0	; 56
    150e:	0f 90       	pop	r0
    1510:	0f be       	out	0x3f, r0	; 63
    1512:	0f 90       	pop	r0
    1514:	1f 90       	pop	r1
    1516:	18 95       	reti

00001518 <__vector_44>:
ISR (PORTE_INT1_vect)  {	PORTE_INTFLAGS |= 0x02;		if(mcu_int_io_callback[9])	((void(*)(void))mcu_int_io_callback[9])();		}	/**< IO Interrupt E1 ausführen und Callback aufrufen */
    1518:	1f 92       	push	r1
    151a:	0f 92       	push	r0
    151c:	0f b6       	in	r0, 0x3f	; 63
    151e:	0f 92       	push	r0
    1520:	11 24       	eor	r1, r1
    1522:	08 b6       	in	r0, 0x38	; 56
    1524:	0f 92       	push	r0
    1526:	18 be       	out	0x38, r1	; 56
    1528:	09 b6       	in	r0, 0x39	; 57
    152a:	0f 92       	push	r0
    152c:	19 be       	out	0x39, r1	; 57
    152e:	0b b6       	in	r0, 0x3b	; 59
    1530:	0f 92       	push	r0
    1532:	1b be       	out	0x3b, r1	; 59
    1534:	2f 93       	push	r18
    1536:	3f 93       	push	r19
    1538:	4f 93       	push	r20
    153a:	5f 93       	push	r21
    153c:	6f 93       	push	r22
    153e:	7f 93       	push	r23
    1540:	8f 93       	push	r24
    1542:	9f 93       	push	r25
    1544:	af 93       	push	r26
    1546:	bf 93       	push	r27
    1548:	ef 93       	push	r30
    154a:	ff 93       	push	r31
    154c:	80 91 8c 06 	lds	r24, 0x068C
    1550:	82 60       	ori	r24, 0x02	; 2
    1552:	80 93 8c 06 	sts	0x068C, r24
    1556:	e0 91 00 21 	lds	r30, 0x2100
    155a:	f0 91 01 21 	lds	r31, 0x2101
    155e:	30 97       	sbiw	r30, 0x00	; 0
    1560:	09 f0       	breq	.+2      	; 0x1564 <__vector_44+0x4c>
    1562:	19 95       	eicall
    1564:	ff 91       	pop	r31
    1566:	ef 91       	pop	r30
    1568:	bf 91       	pop	r27
    156a:	af 91       	pop	r26
    156c:	9f 91       	pop	r25
    156e:	8f 91       	pop	r24
    1570:	7f 91       	pop	r23
    1572:	6f 91       	pop	r22
    1574:	5f 91       	pop	r21
    1576:	4f 91       	pop	r20
    1578:	3f 91       	pop	r19
    157a:	2f 91       	pop	r18
    157c:	0f 90       	pop	r0
    157e:	0b be       	out	0x3b, r0	; 59
    1580:	0f 90       	pop	r0
    1582:	09 be       	out	0x39, r0	; 57
    1584:	0f 90       	pop	r0
    1586:	08 be       	out	0x38, r0	; 56
    1588:	0f 90       	pop	r0
    158a:	0f be       	out	0x3f, r0	; 63
    158c:	0f 90       	pop	r0
    158e:	1f 90       	pop	r1
    1590:	18 95       	reti

00001592 <__vector_104>:
ISR (PORTF_INT0_vect)  {	PORTF_INTFLAGS |= 0x01;		if(mcu_int_io_callback[10])	((void(*)(void))mcu_int_io_callback[10])();		}	/**< IO Interrupt F0 ausführen und Callback aufrufen */
    1592:	1f 92       	push	r1
    1594:	0f 92       	push	r0
    1596:	0f b6       	in	r0, 0x3f	; 63
    1598:	0f 92       	push	r0
    159a:	11 24       	eor	r1, r1
    159c:	08 b6       	in	r0, 0x38	; 56
    159e:	0f 92       	push	r0
    15a0:	18 be       	out	0x38, r1	; 56
    15a2:	09 b6       	in	r0, 0x39	; 57
    15a4:	0f 92       	push	r0
    15a6:	19 be       	out	0x39, r1	; 57
    15a8:	0b b6       	in	r0, 0x3b	; 59
    15aa:	0f 92       	push	r0
    15ac:	1b be       	out	0x3b, r1	; 59
    15ae:	2f 93       	push	r18
    15b0:	3f 93       	push	r19
    15b2:	4f 93       	push	r20
    15b4:	5f 93       	push	r21
    15b6:	6f 93       	push	r22
    15b8:	7f 93       	push	r23
    15ba:	8f 93       	push	r24
    15bc:	9f 93       	push	r25
    15be:	af 93       	push	r26
    15c0:	bf 93       	push	r27
    15c2:	ef 93       	push	r30
    15c4:	ff 93       	push	r31
    15c6:	80 91 ac 06 	lds	r24, 0x06AC
    15ca:	81 60       	ori	r24, 0x01	; 1
    15cc:	80 93 ac 06 	sts	0x06AC, r24
    15d0:	e0 91 02 21 	lds	r30, 0x2102
    15d4:	f0 91 03 21 	lds	r31, 0x2103
    15d8:	30 97       	sbiw	r30, 0x00	; 0
    15da:	09 f0       	breq	.+2      	; 0x15de <__vector_104+0x4c>
    15dc:	19 95       	eicall
    15de:	ff 91       	pop	r31
    15e0:	ef 91       	pop	r30
    15e2:	bf 91       	pop	r27
    15e4:	af 91       	pop	r26
    15e6:	9f 91       	pop	r25
    15e8:	8f 91       	pop	r24
    15ea:	7f 91       	pop	r23
    15ec:	6f 91       	pop	r22
    15ee:	5f 91       	pop	r21
    15f0:	4f 91       	pop	r20
    15f2:	3f 91       	pop	r19
    15f4:	2f 91       	pop	r18
    15f6:	0f 90       	pop	r0
    15f8:	0b be       	out	0x3b, r0	; 59
    15fa:	0f 90       	pop	r0
    15fc:	09 be       	out	0x39, r0	; 57
    15fe:	0f 90       	pop	r0
    1600:	08 be       	out	0x38, r0	; 56
    1602:	0f 90       	pop	r0
    1604:	0f be       	out	0x3f, r0	; 63
    1606:	0f 90       	pop	r0
    1608:	1f 90       	pop	r1
    160a:	18 95       	reti

0000160c <__vector_105>:
ISR (PORTF_INT1_vect)  {	PORTF_INTFLAGS |= 0x02;		if(mcu_int_io_callback[11])	((void(*)(void))mcu_int_io_callback[11])();		}	/**< IO Interrupt F1 ausführen und Callback aufrufen */
    160c:	1f 92       	push	r1
    160e:	0f 92       	push	r0
    1610:	0f b6       	in	r0, 0x3f	; 63
    1612:	0f 92       	push	r0
    1614:	11 24       	eor	r1, r1
    1616:	08 b6       	in	r0, 0x38	; 56
    1618:	0f 92       	push	r0
    161a:	18 be       	out	0x38, r1	; 56
    161c:	09 b6       	in	r0, 0x39	; 57
    161e:	0f 92       	push	r0
    1620:	19 be       	out	0x39, r1	; 57
    1622:	0b b6       	in	r0, 0x3b	; 59
    1624:	0f 92       	push	r0
    1626:	1b be       	out	0x3b, r1	; 59
    1628:	2f 93       	push	r18
    162a:	3f 93       	push	r19
    162c:	4f 93       	push	r20
    162e:	5f 93       	push	r21
    1630:	6f 93       	push	r22
    1632:	7f 93       	push	r23
    1634:	8f 93       	push	r24
    1636:	9f 93       	push	r25
    1638:	af 93       	push	r26
    163a:	bf 93       	push	r27
    163c:	ef 93       	push	r30
    163e:	ff 93       	push	r31
    1640:	80 91 ac 06 	lds	r24, 0x06AC
    1644:	82 60       	ori	r24, 0x02	; 2
    1646:	80 93 ac 06 	sts	0x06AC, r24
    164a:	e0 91 04 21 	lds	r30, 0x2104
    164e:	f0 91 05 21 	lds	r31, 0x2105
    1652:	30 97       	sbiw	r30, 0x00	; 0
    1654:	09 f0       	breq	.+2      	; 0x1658 <__vector_105+0x4c>
    1656:	19 95       	eicall
    1658:	ff 91       	pop	r31
    165a:	ef 91       	pop	r30
    165c:	bf 91       	pop	r27
    165e:	af 91       	pop	r26
    1660:	9f 91       	pop	r25
    1662:	8f 91       	pop	r24
    1664:	7f 91       	pop	r23
    1666:	6f 91       	pop	r22
    1668:	5f 91       	pop	r21
    166a:	4f 91       	pop	r20
    166c:	3f 91       	pop	r19
    166e:	2f 91       	pop	r18
    1670:	0f 90       	pop	r0
    1672:	0b be       	out	0x3b, r0	; 59
    1674:	0f 90       	pop	r0
    1676:	09 be       	out	0x39, r0	; 57
    1678:	0f 90       	pop	r0
    167a:	08 be       	out	0x38, r0	; 56
    167c:	0f 90       	pop	r0
    167e:	0f be       	out	0x3f, r0	; 63
    1680:	0f 90       	pop	r0
    1682:	1f 90       	pop	r1
    1684:	18 95       	reti

00001686 <__vector_96>:
ISR (PORTH_INT0_vect)  {	PORTH_INTFLAGS |= 0x01;		if(mcu_int_io_callback[12])	((void(*)(void))mcu_int_io_callback[12])();		}	/**< IO Interrupt H0 ausführen und Callback aufrufen */
    1686:	1f 92       	push	r1
    1688:	0f 92       	push	r0
    168a:	0f b6       	in	r0, 0x3f	; 63
    168c:	0f 92       	push	r0
    168e:	11 24       	eor	r1, r1
    1690:	08 b6       	in	r0, 0x38	; 56
    1692:	0f 92       	push	r0
    1694:	18 be       	out	0x38, r1	; 56
    1696:	09 b6       	in	r0, 0x39	; 57
    1698:	0f 92       	push	r0
    169a:	19 be       	out	0x39, r1	; 57
    169c:	0b b6       	in	r0, 0x3b	; 59
    169e:	0f 92       	push	r0
    16a0:	1b be       	out	0x3b, r1	; 59
    16a2:	2f 93       	push	r18
    16a4:	3f 93       	push	r19
    16a6:	4f 93       	push	r20
    16a8:	5f 93       	push	r21
    16aa:	6f 93       	push	r22
    16ac:	7f 93       	push	r23
    16ae:	8f 93       	push	r24
    16b0:	9f 93       	push	r25
    16b2:	af 93       	push	r26
    16b4:	bf 93       	push	r27
    16b6:	ef 93       	push	r30
    16b8:	ff 93       	push	r31
    16ba:	80 91 ec 06 	lds	r24, 0x06EC
    16be:	81 60       	ori	r24, 0x01	; 1
    16c0:	80 93 ec 06 	sts	0x06EC, r24
    16c4:	e0 91 06 21 	lds	r30, 0x2106
    16c8:	f0 91 07 21 	lds	r31, 0x2107
    16cc:	30 97       	sbiw	r30, 0x00	; 0
    16ce:	09 f0       	breq	.+2      	; 0x16d2 <__vector_96+0x4c>
    16d0:	19 95       	eicall
    16d2:	ff 91       	pop	r31
    16d4:	ef 91       	pop	r30
    16d6:	bf 91       	pop	r27
    16d8:	af 91       	pop	r26
    16da:	9f 91       	pop	r25
    16dc:	8f 91       	pop	r24
    16de:	7f 91       	pop	r23
    16e0:	6f 91       	pop	r22
    16e2:	5f 91       	pop	r21
    16e4:	4f 91       	pop	r20
    16e6:	3f 91       	pop	r19
    16e8:	2f 91       	pop	r18
    16ea:	0f 90       	pop	r0
    16ec:	0b be       	out	0x3b, r0	; 59
    16ee:	0f 90       	pop	r0
    16f0:	09 be       	out	0x39, r0	; 57
    16f2:	0f 90       	pop	r0
    16f4:	08 be       	out	0x38, r0	; 56
    16f6:	0f 90       	pop	r0
    16f8:	0f be       	out	0x3f, r0	; 63
    16fa:	0f 90       	pop	r0
    16fc:	1f 90       	pop	r1
    16fe:	18 95       	reti

00001700 <__vector_97>:
ISR (PORTH_INT1_vect)  {	PORTH_INTFLAGS |= 0x02;		if(mcu_int_io_callback[13])	((void(*)(void))mcu_int_io_callback[13])();		}	/**< IO Interrupt H1 ausführen und Callback aufrufen */
    1700:	1f 92       	push	r1
    1702:	0f 92       	push	r0
    1704:	0f b6       	in	r0, 0x3f	; 63
    1706:	0f 92       	push	r0
    1708:	11 24       	eor	r1, r1
    170a:	08 b6       	in	r0, 0x38	; 56
    170c:	0f 92       	push	r0
    170e:	18 be       	out	0x38, r1	; 56
    1710:	09 b6       	in	r0, 0x39	; 57
    1712:	0f 92       	push	r0
    1714:	19 be       	out	0x39, r1	; 57
    1716:	0b b6       	in	r0, 0x3b	; 59
    1718:	0f 92       	push	r0
    171a:	1b be       	out	0x3b, r1	; 59
    171c:	2f 93       	push	r18
    171e:	3f 93       	push	r19
    1720:	4f 93       	push	r20
    1722:	5f 93       	push	r21
    1724:	6f 93       	push	r22
    1726:	7f 93       	push	r23
    1728:	8f 93       	push	r24
    172a:	9f 93       	push	r25
    172c:	af 93       	push	r26
    172e:	bf 93       	push	r27
    1730:	ef 93       	push	r30
    1732:	ff 93       	push	r31
    1734:	80 91 ec 06 	lds	r24, 0x06EC
    1738:	82 60       	ori	r24, 0x02	; 2
    173a:	80 93 ec 06 	sts	0x06EC, r24
    173e:	e0 91 08 21 	lds	r30, 0x2108
    1742:	f0 91 09 21 	lds	r31, 0x2109
    1746:	30 97       	sbiw	r30, 0x00	; 0
    1748:	09 f0       	breq	.+2      	; 0x174c <__vector_97+0x4c>
    174a:	19 95       	eicall
    174c:	ff 91       	pop	r31
    174e:	ef 91       	pop	r30
    1750:	bf 91       	pop	r27
    1752:	af 91       	pop	r26
    1754:	9f 91       	pop	r25
    1756:	8f 91       	pop	r24
    1758:	7f 91       	pop	r23
    175a:	6f 91       	pop	r22
    175c:	5f 91       	pop	r21
    175e:	4f 91       	pop	r20
    1760:	3f 91       	pop	r19
    1762:	2f 91       	pop	r18
    1764:	0f 90       	pop	r0
    1766:	0b be       	out	0x3b, r0	; 59
    1768:	0f 90       	pop	r0
    176a:	09 be       	out	0x39, r0	; 57
    176c:	0f 90       	pop	r0
    176e:	08 be       	out	0x38, r0	; 56
    1770:	0f 90       	pop	r0
    1772:	0f be       	out	0x3f, r0	; 63
    1774:	0f 90       	pop	r0
    1776:	1f 90       	pop	r1
    1778:	18 95       	reti

0000177a <__vector_98>:
ISR (PORTJ_INT0_vect)  {	PORTJ_INTFLAGS |= 0x01;		if(mcu_int_io_callback[14])	((void(*)(void))mcu_int_io_callback[14])();		}	/**< IO Interrupt J0 ausführen und Callback aufrufen */
    177a:	1f 92       	push	r1
    177c:	0f 92       	push	r0
    177e:	0f b6       	in	r0, 0x3f	; 63
    1780:	0f 92       	push	r0
    1782:	11 24       	eor	r1, r1
    1784:	08 b6       	in	r0, 0x38	; 56
    1786:	0f 92       	push	r0
    1788:	18 be       	out	0x38, r1	; 56
    178a:	09 b6       	in	r0, 0x39	; 57
    178c:	0f 92       	push	r0
    178e:	19 be       	out	0x39, r1	; 57
    1790:	0b b6       	in	r0, 0x3b	; 59
    1792:	0f 92       	push	r0
    1794:	1b be       	out	0x3b, r1	; 59
    1796:	2f 93       	push	r18
    1798:	3f 93       	push	r19
    179a:	4f 93       	push	r20
    179c:	5f 93       	push	r21
    179e:	6f 93       	push	r22
    17a0:	7f 93       	push	r23
    17a2:	8f 93       	push	r24
    17a4:	9f 93       	push	r25
    17a6:	af 93       	push	r26
    17a8:	bf 93       	push	r27
    17aa:	ef 93       	push	r30
    17ac:	ff 93       	push	r31
    17ae:	80 91 0c 07 	lds	r24, 0x070C
    17b2:	81 60       	ori	r24, 0x01	; 1
    17b4:	80 93 0c 07 	sts	0x070C, r24
    17b8:	e0 91 0a 21 	lds	r30, 0x210A
    17bc:	f0 91 0b 21 	lds	r31, 0x210B
    17c0:	30 97       	sbiw	r30, 0x00	; 0
    17c2:	09 f0       	breq	.+2      	; 0x17c6 <__vector_98+0x4c>
    17c4:	19 95       	eicall
    17c6:	ff 91       	pop	r31
    17c8:	ef 91       	pop	r30
    17ca:	bf 91       	pop	r27
    17cc:	af 91       	pop	r26
    17ce:	9f 91       	pop	r25
    17d0:	8f 91       	pop	r24
    17d2:	7f 91       	pop	r23
    17d4:	6f 91       	pop	r22
    17d6:	5f 91       	pop	r21
    17d8:	4f 91       	pop	r20
    17da:	3f 91       	pop	r19
    17dc:	2f 91       	pop	r18
    17de:	0f 90       	pop	r0
    17e0:	0b be       	out	0x3b, r0	; 59
    17e2:	0f 90       	pop	r0
    17e4:	09 be       	out	0x39, r0	; 57
    17e6:	0f 90       	pop	r0
    17e8:	08 be       	out	0x38, r0	; 56
    17ea:	0f 90       	pop	r0
    17ec:	0f be       	out	0x3f, r0	; 63
    17ee:	0f 90       	pop	r0
    17f0:	1f 90       	pop	r1
    17f2:	18 95       	reti

000017f4 <__vector_99>:
ISR (PORTJ_INT1_vect)  {	PORTJ_INTFLAGS |= 0x02;		if(mcu_int_io_callback[15])	((void(*)(void))mcu_int_io_callback[15])();		}	/**< IO Interrupt J1 ausführen und Callback aufrufen */
    17f4:	1f 92       	push	r1
    17f6:	0f 92       	push	r0
    17f8:	0f b6       	in	r0, 0x3f	; 63
    17fa:	0f 92       	push	r0
    17fc:	11 24       	eor	r1, r1
    17fe:	08 b6       	in	r0, 0x38	; 56
    1800:	0f 92       	push	r0
    1802:	18 be       	out	0x38, r1	; 56
    1804:	09 b6       	in	r0, 0x39	; 57
    1806:	0f 92       	push	r0
    1808:	19 be       	out	0x39, r1	; 57
    180a:	0b b6       	in	r0, 0x3b	; 59
    180c:	0f 92       	push	r0
    180e:	1b be       	out	0x3b, r1	; 59
    1810:	2f 93       	push	r18
    1812:	3f 93       	push	r19
    1814:	4f 93       	push	r20
    1816:	5f 93       	push	r21
    1818:	6f 93       	push	r22
    181a:	7f 93       	push	r23
    181c:	8f 93       	push	r24
    181e:	9f 93       	push	r25
    1820:	af 93       	push	r26
    1822:	bf 93       	push	r27
    1824:	ef 93       	push	r30
    1826:	ff 93       	push	r31
    1828:	80 91 0c 07 	lds	r24, 0x070C
    182c:	82 60       	ori	r24, 0x02	; 2
    182e:	80 93 0c 07 	sts	0x070C, r24
    1832:	e0 91 0c 21 	lds	r30, 0x210C
    1836:	f0 91 0d 21 	lds	r31, 0x210D
    183a:	30 97       	sbiw	r30, 0x00	; 0
    183c:	09 f0       	breq	.+2      	; 0x1840 <__vector_99+0x4c>
    183e:	19 95       	eicall
    1840:	ff 91       	pop	r31
    1842:	ef 91       	pop	r30
    1844:	bf 91       	pop	r27
    1846:	af 91       	pop	r26
    1848:	9f 91       	pop	r25
    184a:	8f 91       	pop	r24
    184c:	7f 91       	pop	r23
    184e:	6f 91       	pop	r22
    1850:	5f 91       	pop	r21
    1852:	4f 91       	pop	r20
    1854:	3f 91       	pop	r19
    1856:	2f 91       	pop	r18
    1858:	0f 90       	pop	r0
    185a:	0b be       	out	0x3b, r0	; 59
    185c:	0f 90       	pop	r0
    185e:	09 be       	out	0x39, r0	; 57
    1860:	0f 90       	pop	r0
    1862:	08 be       	out	0x38, r0	; 56
    1864:	0f 90       	pop	r0
    1866:	0f be       	out	0x3f, r0	; 63
    1868:	0f 90       	pop	r0
    186a:	1f 90       	pop	r1
    186c:	18 95       	reti

0000186e <__vector_100>:
ISR (PORTK_INT0_vect)  {	PORTK_INTFLAGS |= 0x01;		if(mcu_int_io_callback[16])	((void(*)(void))mcu_int_io_callback[16])();		}	/**< IO Interrupt K0 ausführen und Callback aufrufen */
    186e:	1f 92       	push	r1
    1870:	0f 92       	push	r0
    1872:	0f b6       	in	r0, 0x3f	; 63
    1874:	0f 92       	push	r0
    1876:	11 24       	eor	r1, r1
    1878:	08 b6       	in	r0, 0x38	; 56
    187a:	0f 92       	push	r0
    187c:	18 be       	out	0x38, r1	; 56
    187e:	09 b6       	in	r0, 0x39	; 57
    1880:	0f 92       	push	r0
    1882:	19 be       	out	0x39, r1	; 57
    1884:	0b b6       	in	r0, 0x3b	; 59
    1886:	0f 92       	push	r0
    1888:	1b be       	out	0x3b, r1	; 59
    188a:	2f 93       	push	r18
    188c:	3f 93       	push	r19
    188e:	4f 93       	push	r20
    1890:	5f 93       	push	r21
    1892:	6f 93       	push	r22
    1894:	7f 93       	push	r23
    1896:	8f 93       	push	r24
    1898:	9f 93       	push	r25
    189a:	af 93       	push	r26
    189c:	bf 93       	push	r27
    189e:	ef 93       	push	r30
    18a0:	ff 93       	push	r31
    18a2:	80 91 2c 07 	lds	r24, 0x072C
    18a6:	81 60       	ori	r24, 0x01	; 1
    18a8:	80 93 2c 07 	sts	0x072C, r24
    18ac:	e0 91 0e 21 	lds	r30, 0x210E
    18b0:	f0 91 0f 21 	lds	r31, 0x210F
    18b4:	30 97       	sbiw	r30, 0x00	; 0
    18b6:	09 f0       	breq	.+2      	; 0x18ba <__vector_100+0x4c>
    18b8:	19 95       	eicall
    18ba:	ff 91       	pop	r31
    18bc:	ef 91       	pop	r30
    18be:	bf 91       	pop	r27
    18c0:	af 91       	pop	r26
    18c2:	9f 91       	pop	r25
    18c4:	8f 91       	pop	r24
    18c6:	7f 91       	pop	r23
    18c8:	6f 91       	pop	r22
    18ca:	5f 91       	pop	r21
    18cc:	4f 91       	pop	r20
    18ce:	3f 91       	pop	r19
    18d0:	2f 91       	pop	r18
    18d2:	0f 90       	pop	r0
    18d4:	0b be       	out	0x3b, r0	; 59
    18d6:	0f 90       	pop	r0
    18d8:	09 be       	out	0x39, r0	; 57
    18da:	0f 90       	pop	r0
    18dc:	08 be       	out	0x38, r0	; 56
    18de:	0f 90       	pop	r0
    18e0:	0f be       	out	0x3f, r0	; 63
    18e2:	0f 90       	pop	r0
    18e4:	1f 90       	pop	r1
    18e6:	18 95       	reti

000018e8 <__vector_101>:
ISR (PORTK_INT1_vect)  {	PORTK_INTFLAGS |= 0x02;		if(mcu_int_io_callback[17])	((void(*)(void))mcu_int_io_callback[17])();		}	/**< IO Interrupt K1 ausführen und Callback aufrufen */
    18e8:	1f 92       	push	r1
    18ea:	0f 92       	push	r0
    18ec:	0f b6       	in	r0, 0x3f	; 63
    18ee:	0f 92       	push	r0
    18f0:	11 24       	eor	r1, r1
    18f2:	08 b6       	in	r0, 0x38	; 56
    18f4:	0f 92       	push	r0
    18f6:	18 be       	out	0x38, r1	; 56
    18f8:	09 b6       	in	r0, 0x39	; 57
    18fa:	0f 92       	push	r0
    18fc:	19 be       	out	0x39, r1	; 57
    18fe:	0b b6       	in	r0, 0x3b	; 59
    1900:	0f 92       	push	r0
    1902:	1b be       	out	0x3b, r1	; 59
    1904:	2f 93       	push	r18
    1906:	3f 93       	push	r19
    1908:	4f 93       	push	r20
    190a:	5f 93       	push	r21
    190c:	6f 93       	push	r22
    190e:	7f 93       	push	r23
    1910:	8f 93       	push	r24
    1912:	9f 93       	push	r25
    1914:	af 93       	push	r26
    1916:	bf 93       	push	r27
    1918:	ef 93       	push	r30
    191a:	ff 93       	push	r31
    191c:	80 91 2c 07 	lds	r24, 0x072C
    1920:	82 60       	ori	r24, 0x02	; 2
    1922:	80 93 2c 07 	sts	0x072C, r24
    1926:	e0 91 10 21 	lds	r30, 0x2110
    192a:	f0 91 11 21 	lds	r31, 0x2111
    192e:	30 97       	sbiw	r30, 0x00	; 0
    1930:	09 f0       	breq	.+2      	; 0x1934 <__vector_101+0x4c>
    1932:	19 95       	eicall
    1934:	ff 91       	pop	r31
    1936:	ef 91       	pop	r30
    1938:	bf 91       	pop	r27
    193a:	af 91       	pop	r26
    193c:	9f 91       	pop	r25
    193e:	8f 91       	pop	r24
    1940:	7f 91       	pop	r23
    1942:	6f 91       	pop	r22
    1944:	5f 91       	pop	r21
    1946:	4f 91       	pop	r20
    1948:	3f 91       	pop	r19
    194a:	2f 91       	pop	r18
    194c:	0f 90       	pop	r0
    194e:	0b be       	out	0x3b, r0	; 59
    1950:	0f 90       	pop	r0
    1952:	09 be       	out	0x39, r0	; 57
    1954:	0f 90       	pop	r0
    1956:	08 be       	out	0x38, r0	; 56
    1958:	0f 90       	pop	r0
    195a:	0f be       	out	0x3f, r0	; 63
    195c:	0f 90       	pop	r0
    195e:	1f 90       	pop	r1
    1960:	18 95       	reti

00001962 <__vector_94>:
ISR (PORTQ_INT0_vect)  {	PORTQ_INTFLAGS |= 0x01;		if(mcu_int_io_callback[18])	((void(*)(void))mcu_int_io_callback[18])();		}	/**< IO Interrupt Q0 ausführen und Callback aufrufen */
    1962:	1f 92       	push	r1
    1964:	0f 92       	push	r0
    1966:	0f b6       	in	r0, 0x3f	; 63
    1968:	0f 92       	push	r0
    196a:	11 24       	eor	r1, r1
    196c:	08 b6       	in	r0, 0x38	; 56
    196e:	0f 92       	push	r0
    1970:	18 be       	out	0x38, r1	; 56
    1972:	09 b6       	in	r0, 0x39	; 57
    1974:	0f 92       	push	r0
    1976:	19 be       	out	0x39, r1	; 57
    1978:	0b b6       	in	r0, 0x3b	; 59
    197a:	0f 92       	push	r0
    197c:	1b be       	out	0x3b, r1	; 59
    197e:	2f 93       	push	r18
    1980:	3f 93       	push	r19
    1982:	4f 93       	push	r20
    1984:	5f 93       	push	r21
    1986:	6f 93       	push	r22
    1988:	7f 93       	push	r23
    198a:	8f 93       	push	r24
    198c:	9f 93       	push	r25
    198e:	af 93       	push	r26
    1990:	bf 93       	push	r27
    1992:	ef 93       	push	r30
    1994:	ff 93       	push	r31
    1996:	80 91 cc 07 	lds	r24, 0x07CC
    199a:	81 60       	ori	r24, 0x01	; 1
    199c:	80 93 cc 07 	sts	0x07CC, r24
    19a0:	e0 91 12 21 	lds	r30, 0x2112
    19a4:	f0 91 13 21 	lds	r31, 0x2113
    19a8:	30 97       	sbiw	r30, 0x00	; 0
    19aa:	09 f0       	breq	.+2      	; 0x19ae <__vector_94+0x4c>
    19ac:	19 95       	eicall
    19ae:	ff 91       	pop	r31
    19b0:	ef 91       	pop	r30
    19b2:	bf 91       	pop	r27
    19b4:	af 91       	pop	r26
    19b6:	9f 91       	pop	r25
    19b8:	8f 91       	pop	r24
    19ba:	7f 91       	pop	r23
    19bc:	6f 91       	pop	r22
    19be:	5f 91       	pop	r21
    19c0:	4f 91       	pop	r20
    19c2:	3f 91       	pop	r19
    19c4:	2f 91       	pop	r18
    19c6:	0f 90       	pop	r0
    19c8:	0b be       	out	0x3b, r0	; 59
    19ca:	0f 90       	pop	r0
    19cc:	09 be       	out	0x39, r0	; 57
    19ce:	0f 90       	pop	r0
    19d0:	08 be       	out	0x38, r0	; 56
    19d2:	0f 90       	pop	r0
    19d4:	0f be       	out	0x3f, r0	; 63
    19d6:	0f 90       	pop	r0
    19d8:	1f 90       	pop	r1
    19da:	18 95       	reti

000019dc <__vector_95>:
ISR (PORTQ_INT1_vect)  {	PORTQ_INTFLAGS |= 0x02;		if(mcu_int_io_callback[19])	((void(*)(void))mcu_int_io_callback[19])();		}	/**< IO Interrupt Q1 ausführen und Callback aufrufen */
    19dc:	1f 92       	push	r1
    19de:	0f 92       	push	r0
    19e0:	0f b6       	in	r0, 0x3f	; 63
    19e2:	0f 92       	push	r0
    19e4:	11 24       	eor	r1, r1
    19e6:	08 b6       	in	r0, 0x38	; 56
    19e8:	0f 92       	push	r0
    19ea:	18 be       	out	0x38, r1	; 56
    19ec:	09 b6       	in	r0, 0x39	; 57
    19ee:	0f 92       	push	r0
    19f0:	19 be       	out	0x39, r1	; 57
    19f2:	0b b6       	in	r0, 0x3b	; 59
    19f4:	0f 92       	push	r0
    19f6:	1b be       	out	0x3b, r1	; 59
    19f8:	2f 93       	push	r18
    19fa:	3f 93       	push	r19
    19fc:	4f 93       	push	r20
    19fe:	5f 93       	push	r21
    1a00:	6f 93       	push	r22
    1a02:	7f 93       	push	r23
    1a04:	8f 93       	push	r24
    1a06:	9f 93       	push	r25
    1a08:	af 93       	push	r26
    1a0a:	bf 93       	push	r27
    1a0c:	ef 93       	push	r30
    1a0e:	ff 93       	push	r31
    1a10:	80 91 cc 07 	lds	r24, 0x07CC
    1a14:	82 60       	ori	r24, 0x02	; 2
    1a16:	80 93 cc 07 	sts	0x07CC, r24
    1a1a:	e0 91 14 21 	lds	r30, 0x2114
    1a1e:	f0 91 15 21 	lds	r31, 0x2115
    1a22:	30 97       	sbiw	r30, 0x00	; 0
    1a24:	09 f0       	breq	.+2      	; 0x1a28 <__vector_95+0x4c>
    1a26:	19 95       	eicall
    1a28:	ff 91       	pop	r31
    1a2a:	ef 91       	pop	r30
    1a2c:	bf 91       	pop	r27
    1a2e:	af 91       	pop	r26
    1a30:	9f 91       	pop	r25
    1a32:	8f 91       	pop	r24
    1a34:	7f 91       	pop	r23
    1a36:	6f 91       	pop	r22
    1a38:	5f 91       	pop	r21
    1a3a:	4f 91       	pop	r20
    1a3c:	3f 91       	pop	r19
    1a3e:	2f 91       	pop	r18
    1a40:	0f 90       	pop	r0
    1a42:	0b be       	out	0x3b, r0	; 59
    1a44:	0f 90       	pop	r0
    1a46:	09 be       	out	0x39, r0	; 57
    1a48:	0f 90       	pop	r0
    1a4a:	08 be       	out	0x38, r0	; 56
    1a4c:	0f 90       	pop	r0
    1a4e:	0f be       	out	0x3f, r0	; 63
    1a50:	0f 90       	pop	r0
    1a52:	1f 90       	pop	r1
    1a54:	18 95       	reti

00001a56 <__vector_4>:
ISR (PORTR_INT0_vect)  {	PORTR_INTFLAGS |= 0x01;		if(mcu_int_io_callback[20])	((void(*)(void))mcu_int_io_callback[20])();		}	/**< IO Interrupt R0 ausführen und Callback aufrufen */
    1a56:	1f 92       	push	r1
    1a58:	0f 92       	push	r0
    1a5a:	0f b6       	in	r0, 0x3f	; 63
    1a5c:	0f 92       	push	r0
    1a5e:	11 24       	eor	r1, r1
    1a60:	08 b6       	in	r0, 0x38	; 56
    1a62:	0f 92       	push	r0
    1a64:	18 be       	out	0x38, r1	; 56
    1a66:	09 b6       	in	r0, 0x39	; 57
    1a68:	0f 92       	push	r0
    1a6a:	19 be       	out	0x39, r1	; 57
    1a6c:	0b b6       	in	r0, 0x3b	; 59
    1a6e:	0f 92       	push	r0
    1a70:	1b be       	out	0x3b, r1	; 59
    1a72:	2f 93       	push	r18
    1a74:	3f 93       	push	r19
    1a76:	4f 93       	push	r20
    1a78:	5f 93       	push	r21
    1a7a:	6f 93       	push	r22
    1a7c:	7f 93       	push	r23
    1a7e:	8f 93       	push	r24
    1a80:	9f 93       	push	r25
    1a82:	af 93       	push	r26
    1a84:	bf 93       	push	r27
    1a86:	ef 93       	push	r30
    1a88:	ff 93       	push	r31
    1a8a:	80 91 ec 07 	lds	r24, 0x07EC
    1a8e:	81 60       	ori	r24, 0x01	; 1
    1a90:	80 93 ec 07 	sts	0x07EC, r24
    1a94:	e0 91 16 21 	lds	r30, 0x2116
    1a98:	f0 91 17 21 	lds	r31, 0x2117
    1a9c:	30 97       	sbiw	r30, 0x00	; 0
    1a9e:	09 f0       	breq	.+2      	; 0x1aa2 <__vector_4+0x4c>
    1aa0:	19 95       	eicall
    1aa2:	ff 91       	pop	r31
    1aa4:	ef 91       	pop	r30
    1aa6:	bf 91       	pop	r27
    1aa8:	af 91       	pop	r26
    1aaa:	9f 91       	pop	r25
    1aac:	8f 91       	pop	r24
    1aae:	7f 91       	pop	r23
    1ab0:	6f 91       	pop	r22
    1ab2:	5f 91       	pop	r21
    1ab4:	4f 91       	pop	r20
    1ab6:	3f 91       	pop	r19
    1ab8:	2f 91       	pop	r18
    1aba:	0f 90       	pop	r0
    1abc:	0b be       	out	0x3b, r0	; 59
    1abe:	0f 90       	pop	r0
    1ac0:	09 be       	out	0x39, r0	; 57
    1ac2:	0f 90       	pop	r0
    1ac4:	08 be       	out	0x38, r0	; 56
    1ac6:	0f 90       	pop	r0
    1ac8:	0f be       	out	0x3f, r0	; 63
    1aca:	0f 90       	pop	r0
    1acc:	1f 90       	pop	r1
    1ace:	18 95       	reti

00001ad0 <__vector_5>:
ISR (PORTR_INT1_vect)  {	PORTR_INTFLAGS |= 0x02;		if(mcu_int_io_callback[21])	((void(*)(void))mcu_int_io_callback[21])();		}	/**< IO Interrupt R1 ausführen und Callback aufrufen */
    1ad0:	1f 92       	push	r1
    1ad2:	0f 92       	push	r0
    1ad4:	0f b6       	in	r0, 0x3f	; 63
    1ad6:	0f 92       	push	r0
    1ad8:	11 24       	eor	r1, r1
    1ada:	08 b6       	in	r0, 0x38	; 56
    1adc:	0f 92       	push	r0
    1ade:	18 be       	out	0x38, r1	; 56
    1ae0:	09 b6       	in	r0, 0x39	; 57
    1ae2:	0f 92       	push	r0
    1ae4:	19 be       	out	0x39, r1	; 57
    1ae6:	0b b6       	in	r0, 0x3b	; 59
    1ae8:	0f 92       	push	r0
    1aea:	1b be       	out	0x3b, r1	; 59
    1aec:	2f 93       	push	r18
    1aee:	3f 93       	push	r19
    1af0:	4f 93       	push	r20
    1af2:	5f 93       	push	r21
    1af4:	6f 93       	push	r22
    1af6:	7f 93       	push	r23
    1af8:	8f 93       	push	r24
    1afa:	9f 93       	push	r25
    1afc:	af 93       	push	r26
    1afe:	bf 93       	push	r27
    1b00:	ef 93       	push	r30
    1b02:	ff 93       	push	r31
    1b04:	80 91 ec 07 	lds	r24, 0x07EC
    1b08:	82 60       	ori	r24, 0x02	; 2
    1b0a:	80 93 ec 07 	sts	0x07EC, r24
    1b0e:	e0 91 18 21 	lds	r30, 0x2118
    1b12:	f0 91 19 21 	lds	r31, 0x2119
    1b16:	30 97       	sbiw	r30, 0x00	; 0
    1b18:	09 f0       	breq	.+2      	; 0x1b1c <__vector_5+0x4c>
    1b1a:	19 95       	eicall
    1b1c:	ff 91       	pop	r31
    1b1e:	ef 91       	pop	r30
    1b20:	bf 91       	pop	r27
    1b22:	af 91       	pop	r26
    1b24:	9f 91       	pop	r25
    1b26:	8f 91       	pop	r24
    1b28:	7f 91       	pop	r23
    1b2a:	6f 91       	pop	r22
    1b2c:	5f 91       	pop	r21
    1b2e:	4f 91       	pop	r20
    1b30:	3f 91       	pop	r19
    1b32:	2f 91       	pop	r18
    1b34:	0f 90       	pop	r0
    1b36:	0b be       	out	0x3b, r0	; 59
    1b38:	0f 90       	pop	r0
    1b3a:	09 be       	out	0x39, r0	; 57
    1b3c:	0f 90       	pop	r0
    1b3e:	08 be       	out	0x38, r0	; 56
    1b40:	0f 90       	pop	r0
    1b42:	0f be       	out	0x3f, r0	; 63
    1b44:	0f 90       	pop	r0
    1b46:	1f 90       	pop	r1
    1b48:	18 95       	reti

00001b4a <mcu_io_interrupt_init>:

MCU_RESULT mcu_io_interrupt_init(MCU_IO_INT_NUM num, MCU_IO_PIN pin, void (*f)(void), MCU_INT_LVL lvl, MCU_IO_INT_EDGE edge)
{
    1b4a:	ff 92       	push	r15
    1b4c:	0f 93       	push	r16
    1b4e:	1f 93       	push	r17
    1b50:	cf 93       	push	r28
    1b52:	df 93       	push	r29
    1b54:	c8 2f       	mov	r28, r24
    1b56:	d6 2f       	mov	r29, r22
    1b58:	f2 2e       	mov	r15, r18
	uint8_t pin_val;
	if(num==MCU_IO_INT_NUM_NONE)return MCU_OK;						// Es ist gewollt, dass der Interrupt nicht benutzt wird
    1b5a:	8f 3f       	cpi	r24, 0xFF	; 255
    1b5c:	09 f4       	brne	.+2      	; 0x1b60 <mcu_io_interrupt_init+0x16>
    1b5e:	7c c0       	rjmp	.+248    	; 0x1c58 <mcu_io_interrupt_init+0x10e>
	if(pin==PIN_NONE)			return MCU_OK;						// Es wird kein Pin benutzt, also soll der Interrupt nicht benutzt werden.
    1b60:	6f 3f       	cpi	r22, 0xFF	; 255
    1b62:	09 f4       	brne	.+2      	; 0x1b66 <mcu_io_interrupt_init+0x1c>
    1b64:	79 c0       	rjmp	.+242    	; 0x1c58 <mcu_io_interrupt_init+0x10e>
	if(lvl>3)					return MCU_ERROR_IO_INT_LVL_INVALID;	// Level nur 0-3
    1b66:	83 e0       	ldi	r24, 0x03	; 3
    1b68:	82 17       	cp	r24, r18
    1b6a:	08 f4       	brcc	.+2      	; 0x1b6e <mcu_io_interrupt_init+0x24>
    1b6c:	79 c0       	rjmp	.+242    	; 0x1c60 <mcu_io_interrupt_init+0x116>
	if(edge>2)					return MCU_ERROR_IO_INT_EDGE_INVALID;	// Edges nur 0-2
    1b6e:	03 30       	cpi	r16, 0x03	; 3
    1b70:	08 f0       	brcs	.+2      	; 0x1b74 <mcu_io_interrupt_init+0x2a>
    1b72:	7b c0       	rjmp	.+246    	; 0x1c6a <mcu_io_interrupt_init+0x120>
	if(num>=MCU_IO_INT_NUM_MAX)	return MCU_ERROR_IO_INT_NUM_INVALID;	// Der Interrupt ist falsch
    1b74:	c6 31       	cpi	r28, 0x16	; 22
    1b76:	08 f0       	brcs	.+2      	; 0x1b7a <mcu_io_interrupt_init+0x30>
    1b78:	7d c0       	rjmp	.+250    	; 0x1c74 <mcu_io_interrupt_init+0x12a>

	mcu_int_io_callback[num] = (void*)f;
    1b7a:	ec 2f       	mov	r30, r28
    1b7c:	f0 e0       	ldi	r31, 0x00	; 0
    1b7e:	ee 0f       	add	r30, r30
    1b80:	ff 1f       	adc	r31, r31
    1b82:	e2 51       	subi	r30, 0x12	; 18
    1b84:	ff 4d       	sbci	r31, 0xDF	; 223
    1b86:	40 83       	st	Z, r20
    1b88:	51 83       	std	Z+1, r21	; 0x01
	mcu_io_set_dir(pin, MCU_IO_DIR_IN);			// Interrupt Pin auf Eingang setzen
    1b8a:	60 e0       	ldi	r22, 0x00	; 0
    1b8c:	8d 2f       	mov	r24, r29
    1b8e:	0e 94 59 08 	call	0x10b2	; 0x10b2 <mcu_io_set_dir>
	}
}

static uint8_t mcu_io_get_pin_bin(MCU_IO_PIN p)
{
	switch(p&0x0F)
    1b92:	ed 2f       	mov	r30, r29
    1b94:	ef 70       	andi	r30, 0x0F	; 15
    1b96:	e8 30       	cpi	r30, 0x08	; 8
    1b98:	28 f4       	brcc	.+10     	; 0x1ba4 <mcu_io_interrupt_init+0x5a>
    1b9a:	f0 e0       	ldi	r31, 0x00	; 0
    1b9c:	eb 5d       	subi	r30, 0xDB	; 219
    1b9e:	ff 4d       	sbci	r31, 0xDF	; 223
    1ba0:	10 81       	ld	r17, Z
    1ba2:	01 c0       	rjmp	.+2      	; 0x1ba6 <mcu_io_interrupt_init+0x5c>
    1ba4:	10 e0       	ldi	r17, 0x00	; 0
	if(num>=MCU_IO_INT_NUM_MAX)	return MCU_ERROR_IO_INT_NUM_INVALID;	// Der Interrupt ist falsch

	mcu_int_io_callback[num] = (void*)f;
	mcu_io_set_dir(pin, MCU_IO_DIR_IN);			// Interrupt Pin auf Eingang setzen
	pin_val = mcu_io_get_pin_bin(pin);			// Die Binäre Pin Nummer laden
	mcu_set_port_pinnctrl(pin, false, 0x07);	// ISC Bits löschen [1] Seite 143
    1ba6:	47 e0       	ldi	r20, 0x07	; 7
    1ba8:	60 e0       	ldi	r22, 0x00	; 0
    1baa:	8d 2f       	mov	r24, r29
    1bac:	0e 94 01 06 	call	0xc02	; 0xc02 <mcu_set_port_pinnctrl>
	mcu_set_port_pinnctrl(pin, true, edge);		// Edge in die ISC Bits einfügen
    1bb0:	40 2f       	mov	r20, r16
    1bb2:	61 e0       	ldi	r22, 0x01	; 1
    1bb4:	8d 2f       	mov	r24, r29
    1bb6:	0e 94 01 06 	call	0xc02	; 0xc02 <mcu_set_port_pinnctrl>
	switch(num)
    1bba:	ec 2f       	mov	r30, r28
    1bbc:	f0 e0       	ldi	r31, 0x00	; 0
    1bbe:	e4 31       	cpi	r30, 0x14	; 20
    1bc0:	f1 05       	cpc	r31, r1
    1bc2:	08 f0       	brcs	.+2      	; 0x1bc6 <mcu_io_interrupt_init+0x7c>
    1bc4:	57 c0       	rjmp	.+174    	; 0x1c74 <mcu_io_interrupt_init+0x12a>
    1bc6:	e2 5f       	subi	r30, 0xF2	; 242
    1bc8:	fe 4f       	sbci	r31, 0xFE	; 254
    1bca:	0c 94 34 18 	jmp	0x3068	; 0x3068 <__tablejump2__>
	{
		case MCU_IO_INT_NUM_PA_INT0:	PORTA_INT0MASK = pin_val;	break;
    1bce:	10 93 0a 06 	sts	0x060A, r17
    1bd2:	38 c0       	rjmp	.+112    	; 0x1c44 <mcu_io_interrupt_init+0xfa>
		case MCU_IO_INT_NUM_PA_INT1:	PORTA_INT1MASK = pin_val;	break;
    1bd4:	10 93 0b 06 	sts	0x060B, r17
    1bd8:	35 c0       	rjmp	.+106    	; 0x1c44 <mcu_io_interrupt_init+0xfa>

		case MCU_IO_INT_NUM_PB_INT0:	PORTB_INT0MASK = pin_val;	break;
    1bda:	10 93 2a 06 	sts	0x062A, r17
    1bde:	32 c0       	rjmp	.+100    	; 0x1c44 <mcu_io_interrupt_init+0xfa>
		case MCU_IO_INT_NUM_PB_INT1:	PORTB_INT1MASK = pin_val;	break;
    1be0:	10 93 2b 06 	sts	0x062B, r17
    1be4:	2f c0       	rjmp	.+94     	; 0x1c44 <mcu_io_interrupt_init+0xfa>

		case MCU_IO_INT_NUM_PC_INT0:	PORTC_INT0MASK = pin_val;	break;
    1be6:	10 93 4a 06 	sts	0x064A, r17
    1bea:	2c c0       	rjmp	.+88     	; 0x1c44 <mcu_io_interrupt_init+0xfa>
		case MCU_IO_INT_NUM_PC_INT1:	PORTC_INT1MASK = pin_val;	break;
    1bec:	10 93 4b 06 	sts	0x064B, r17
    1bf0:	29 c0       	rjmp	.+82     	; 0x1c44 <mcu_io_interrupt_init+0xfa>

		case MCU_IO_INT_NUM_PD_INT0:	PORTD_INT0MASK = pin_val;	break;
    1bf2:	10 93 6a 06 	sts	0x066A, r17
    1bf6:	26 c0       	rjmp	.+76     	; 0x1c44 <mcu_io_interrupt_init+0xfa>
		case MCU_IO_INT_NUM_PD_INT1:	PORTD_INT1MASK = pin_val;	break;
    1bf8:	10 93 6b 06 	sts	0x066B, r17
    1bfc:	23 c0       	rjmp	.+70     	; 0x1c44 <mcu_io_interrupt_init+0xfa>

		case MCU_IO_INT_NUM_PE_INT0:	PORTE_INT0MASK = pin_val;	break;
    1bfe:	10 93 8a 06 	sts	0x068A, r17
    1c02:	20 c0       	rjmp	.+64     	; 0x1c44 <mcu_io_interrupt_init+0xfa>
		case MCU_IO_INT_NUM_PE_INT1:	PORTE_INT1MASK = pin_val;	break;
    1c04:	10 93 8b 06 	sts	0x068B, r17
    1c08:	1d c0       	rjmp	.+58     	; 0x1c44 <mcu_io_interrupt_init+0xfa>

		case MCU_IO_INT_NUM_PF_INT0:	PORTF_INT0MASK = pin_val;	break;
    1c0a:	10 93 aa 06 	sts	0x06AA, r17
    1c0e:	1a c0       	rjmp	.+52     	; 0x1c44 <mcu_io_interrupt_init+0xfa>
		case MCU_IO_INT_NUM_PF_INT1:	PORTF_INT1MASK = pin_val;	break;
    1c10:	10 93 ab 06 	sts	0x06AB, r17
    1c14:	17 c0       	rjmp	.+46     	; 0x1c44 <mcu_io_interrupt_init+0xfa>

		case MCU_IO_INT_NUM_PH_INT0:	PORTH_INT0MASK = pin_val;	break;
    1c16:	10 93 ea 06 	sts	0x06EA, r17
    1c1a:	14 c0       	rjmp	.+40     	; 0x1c44 <mcu_io_interrupt_init+0xfa>
		case MCU_IO_INT_NUM_PH_INT1:	PORTH_INT1MASK = pin_val;	break;
    1c1c:	10 93 eb 06 	sts	0x06EB, r17
    1c20:	11 c0       	rjmp	.+34     	; 0x1c44 <mcu_io_interrupt_init+0xfa>

		case MCU_IO_INT_NUM_PJ_INT0:	PORTJ_INT0MASK = pin_val;	break;
    1c22:	10 93 0a 07 	sts	0x070A, r17
    1c26:	0e c0       	rjmp	.+28     	; 0x1c44 <mcu_io_interrupt_init+0xfa>
		case MCU_IO_INT_NUM_PJ_INT1:	PORTJ_INT1MASK = pin_val;	break;
    1c28:	10 93 0b 07 	sts	0x070B, r17
    1c2c:	0b c0       	rjmp	.+22     	; 0x1c44 <mcu_io_interrupt_init+0xfa>

		case MCU_IO_INT_NUM_PK_INT0:	PORTK_INT0MASK = pin_val;	break;
    1c2e:	10 93 2a 07 	sts	0x072A, r17
    1c32:	08 c0       	rjmp	.+16     	; 0x1c44 <mcu_io_interrupt_init+0xfa>
		case MCU_IO_INT_NUM_PK_INT1:	PORTK_INT1MASK = pin_val;	break;
    1c34:	10 93 2b 07 	sts	0x072B, r17
    1c38:	05 c0       	rjmp	.+10     	; 0x1c44 <mcu_io_interrupt_init+0xfa>

		case MCU_IO_INT_NUM_PQ_INT0:	PORTQ_INT0MASK = pin_val;	break;
    1c3a:	10 93 ca 07 	sts	0x07CA, r17
    1c3e:	02 c0       	rjmp	.+4      	; 0x1c44 <mcu_io_interrupt_init+0xfa>
		case MCU_IO_INT_NUM_PQ_INT1:	PORTQ_INT1MASK = pin_val;	break;
    1c40:	10 93 cb 07 	sts	0x07CB, r17

		default: 					return MCU_ERROR_IO_INT_NUM_INVALID;	// Theoretisch oben durch die ifs bereits abgedeckt
	}
	mcu_io_int_set_intctrl(num, false, 0x03);	// Interrupt Level Bits löschen
    1c44:	43 e0       	ldi	r20, 0x03	; 3
    1c46:	60 e0       	ldi	r22, 0x00	; 0
    1c48:	8c 2f       	mov	r24, r28
    1c4a:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <mcu_io_int_set_intctrl>
	mcu_io_int_set_intctrl(num, true, lvl);		// Interrupt Level Bits setzen
    1c4e:	4f 2d       	mov	r20, r15
    1c50:	61 e0       	ldi	r22, 0x01	; 1
    1c52:	8c 2f       	mov	r24, r28
    1c54:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <mcu_io_int_set_intctrl>
ISR (PORTR_INT1_vect)  {	PORTR_INTFLAGS |= 0x02;		if(mcu_int_io_callback[21])	((void(*)(void))mcu_int_io_callback[21])();		}	/**< IO Interrupt R1 ausführen und Callback aufrufen */

MCU_RESULT mcu_io_interrupt_init(MCU_IO_INT_NUM num, MCU_IO_PIN pin, void (*f)(void), MCU_INT_LVL lvl, MCU_IO_INT_EDGE edge)
{
	uint8_t pin_val;
	if(num==MCU_IO_INT_NUM_NONE)return MCU_OK;						// Es ist gewollt, dass der Interrupt nicht benutzt wird
    1c58:	00 e0       	ldi	r16, 0x00	; 0
    1c5a:	10 e0       	ldi	r17, 0x00	; 0
    1c5c:	98 01       	movw	r18, r16
    1c5e:	0e c0       	rjmp	.+28     	; 0x1c7c <mcu_io_interrupt_init+0x132>
	if(pin==PIN_NONE)			return MCU_OK;						// Es wird kein Pin benutzt, also soll der Interrupt nicht benutzt werden.
	if(lvl>3)					return MCU_ERROR_IO_INT_LVL_INVALID;	// Level nur 0-3
    1c60:	00 e1       	ldi	r16, 0x10	; 16
    1c62:	10 e0       	ldi	r17, 0x00	; 0
    1c64:	20 e0       	ldi	r18, 0x00	; 0
    1c66:	30 e0       	ldi	r19, 0x00	; 0
    1c68:	09 c0       	rjmp	.+18     	; 0x1c7c <mcu_io_interrupt_init+0x132>
	if(edge>2)					return MCU_ERROR_IO_INT_EDGE_INVALID;	// Edges nur 0-2
    1c6a:	00 e2       	ldi	r16, 0x20	; 32
    1c6c:	10 e0       	ldi	r17, 0x00	; 0
    1c6e:	20 e0       	ldi	r18, 0x00	; 0
    1c70:	30 e0       	ldi	r19, 0x00	; 0
    1c72:	04 c0       	rjmp	.+8      	; 0x1c7c <mcu_io_interrupt_init+0x132>
		case MCU_IO_INT_NUM_PK_INT1:	PORTK_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PQ_INT0:	PORTQ_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PQ_INT1:	PORTQ_INT1MASK = pin_val;	break;

		default: 					return MCU_ERROR_IO_INT_NUM_INVALID;	// Theoretisch oben durch die ifs bereits abgedeckt
    1c74:	08 e0       	ldi	r16, 0x08	; 8
    1c76:	10 e0       	ldi	r17, 0x00	; 0
    1c78:	20 e0       	ldi	r18, 0x00	; 0
    1c7a:	30 e0       	ldi	r19, 0x00	; 0
	}
	mcu_io_int_set_intctrl(num, false, 0x03);	// Interrupt Level Bits löschen
	mcu_io_int_set_intctrl(num, true, lvl);		// Interrupt Level Bits setzen

	return MCU_OK;
}
    1c7c:	b8 01       	movw	r22, r16
    1c7e:	c9 01       	movw	r24, r18
    1c80:	df 91       	pop	r29
    1c82:	cf 91       	pop	r28
    1c84:	1f 91       	pop	r17
    1c86:	0f 91       	pop	r16
    1c88:	ff 90       	pop	r15
    1c8a:	08 95       	ret

00001c8c <mcu_io_interrupt_disable>:

void mcu_io_interrupt_disable(MCU_IO_INT_NUM num)
{
	mcu_io_int_set_intctrl(num, false, 0x03);
    1c8c:	43 e0       	ldi	r20, 0x03	; 3
    1c8e:	60 e0       	ldi	r22, 0x00	; 0
    1c90:	0c 94 7b 06 	jmp	0xcf6	; 0xcf6 <mcu_io_int_set_intctrl>

00001c94 <mcu_io_interrupt_enable>:
}

void mcu_io_interrupt_enable(MCU_IO_INT_NUM num, MCU_INT_LVL lvl)
{
    1c94:	cf 93       	push	r28
    1c96:	df 93       	push	r29
    1c98:	c8 2f       	mov	r28, r24
    1c9a:	d6 2f       	mov	r29, r22
	mcu_io_int_set_intctrl(num, false, 0x03);
    1c9c:	43 e0       	ldi	r20, 0x03	; 3
    1c9e:	60 e0       	ldi	r22, 0x00	; 0
    1ca0:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <mcu_io_int_set_intctrl>
	mcu_io_int_set_intctrl(num, true, lvl);
    1ca4:	4d 2f       	mov	r20, r29
    1ca6:	61 e0       	ldi	r22, 0x01	; 1
    1ca8:	8c 2f       	mov	r24, r28
}
    1caa:	df 91       	pop	r29
    1cac:	cf 91       	pop	r28
}

void mcu_io_interrupt_enable(MCU_IO_INT_NUM num, MCU_INT_LVL lvl)
{
	mcu_io_int_set_intctrl(num, false, 0x03);
	mcu_io_int_set_intctrl(num, true, lvl);
    1cae:	0c 94 7b 06 	jmp	0xcf6	; 0xcf6 <mcu_io_int_set_intctrl>

00001cb2 <__vector_77>:
static uint8_t mcu_timer_interrupt_lvl[MCU_TIMER_NUM_MAX];		/**< Enthält die Level der Timer Interrupts */
static uint16_t mcu_timer_frq[MCU_TIMER_NUM_MAX];				/**< Enthält die wirklich eingestellte Frequenz des Timers. */

//ISR (TCC0_OVF_vect)  {	if(mcu_timer_interrupt_callback[0])	((void(*)(void))mcu_timer_interrupt_callback[0])();		}	/**< Timer Interrupt C0 ausführen und Callback aufrufen */
//ISR (TCC1_OVF_vect)  {	if(mcu_timer_interrupt_callback[1])	((void(*)(void))mcu_timer_interrupt_callback[1])();		}	/**< Timer Interrupt C1 ausführen und Callback aufrufen */
ISR (TCD0_OVF_vect)  {	if(mcu_timer_interrupt_callback[2])	((void(*)(void))mcu_timer_interrupt_callback[2])();		}	/**< Timer Interrupt D0 ausführen und Callback aufrufen */
    1cb2:	1f 92       	push	r1
    1cb4:	0f 92       	push	r0
    1cb6:	0f b6       	in	r0, 0x3f	; 63
    1cb8:	0f 92       	push	r0
    1cba:	11 24       	eor	r1, r1
    1cbc:	08 b6       	in	r0, 0x38	; 56
    1cbe:	0f 92       	push	r0
    1cc0:	18 be       	out	0x38, r1	; 56
    1cc2:	09 b6       	in	r0, 0x39	; 57
    1cc4:	0f 92       	push	r0
    1cc6:	19 be       	out	0x39, r1	; 57
    1cc8:	0b b6       	in	r0, 0x3b	; 59
    1cca:	0f 92       	push	r0
    1ccc:	1b be       	out	0x3b, r1	; 59
    1cce:	2f 93       	push	r18
    1cd0:	3f 93       	push	r19
    1cd2:	4f 93       	push	r20
    1cd4:	5f 93       	push	r21
    1cd6:	6f 93       	push	r22
    1cd8:	7f 93       	push	r23
    1cda:	8f 93       	push	r24
    1cdc:	9f 93       	push	r25
    1cde:	af 93       	push	r26
    1ce0:	bf 93       	push	r27
    1ce2:	ef 93       	push	r30
    1ce4:	ff 93       	push	r31
    1ce6:	e0 91 1e 21 	lds	r30, 0x211E
    1cea:	f0 91 1f 21 	lds	r31, 0x211F
    1cee:	30 97       	sbiw	r30, 0x00	; 0
    1cf0:	09 f0       	breq	.+2      	; 0x1cf4 <__vector_77+0x42>
    1cf2:	19 95       	eicall
    1cf4:	ff 91       	pop	r31
    1cf6:	ef 91       	pop	r30
    1cf8:	bf 91       	pop	r27
    1cfa:	af 91       	pop	r26
    1cfc:	9f 91       	pop	r25
    1cfe:	8f 91       	pop	r24
    1d00:	7f 91       	pop	r23
    1d02:	6f 91       	pop	r22
    1d04:	5f 91       	pop	r21
    1d06:	4f 91       	pop	r20
    1d08:	3f 91       	pop	r19
    1d0a:	2f 91       	pop	r18
    1d0c:	0f 90       	pop	r0
    1d0e:	0b be       	out	0x3b, r0	; 59
    1d10:	0f 90       	pop	r0
    1d12:	09 be       	out	0x39, r0	; 57
    1d14:	0f 90       	pop	r0
    1d16:	08 be       	out	0x38, r0	; 56
    1d18:	0f 90       	pop	r0
    1d1a:	0f be       	out	0x3f, r0	; 63
    1d1c:	0f 90       	pop	r0
    1d1e:	1f 90       	pop	r1
    1d20:	18 95       	reti

00001d22 <__vector_83>:
ISR (TCD1_OVF_vect)  {	if(mcu_timer_interrupt_callback[3])	((void(*)(void))mcu_timer_interrupt_callback[3])();		}	/**< Timer Interrupt D1 ausführen und Callback aufrufen */
    1d22:	1f 92       	push	r1
    1d24:	0f 92       	push	r0
    1d26:	0f b6       	in	r0, 0x3f	; 63
    1d28:	0f 92       	push	r0
    1d2a:	11 24       	eor	r1, r1
    1d2c:	08 b6       	in	r0, 0x38	; 56
    1d2e:	0f 92       	push	r0
    1d30:	18 be       	out	0x38, r1	; 56
    1d32:	09 b6       	in	r0, 0x39	; 57
    1d34:	0f 92       	push	r0
    1d36:	19 be       	out	0x39, r1	; 57
    1d38:	0b b6       	in	r0, 0x3b	; 59
    1d3a:	0f 92       	push	r0
    1d3c:	1b be       	out	0x3b, r1	; 59
    1d3e:	2f 93       	push	r18
    1d40:	3f 93       	push	r19
    1d42:	4f 93       	push	r20
    1d44:	5f 93       	push	r21
    1d46:	6f 93       	push	r22
    1d48:	7f 93       	push	r23
    1d4a:	8f 93       	push	r24
    1d4c:	9f 93       	push	r25
    1d4e:	af 93       	push	r26
    1d50:	bf 93       	push	r27
    1d52:	ef 93       	push	r30
    1d54:	ff 93       	push	r31
    1d56:	e0 91 20 21 	lds	r30, 0x2120
    1d5a:	f0 91 21 21 	lds	r31, 0x2121
    1d5e:	30 97       	sbiw	r30, 0x00	; 0
    1d60:	09 f0       	breq	.+2      	; 0x1d64 <__vector_83+0x42>
    1d62:	19 95       	eicall
    1d64:	ff 91       	pop	r31
    1d66:	ef 91       	pop	r30
    1d68:	bf 91       	pop	r27
    1d6a:	af 91       	pop	r26
    1d6c:	9f 91       	pop	r25
    1d6e:	8f 91       	pop	r24
    1d70:	7f 91       	pop	r23
    1d72:	6f 91       	pop	r22
    1d74:	5f 91       	pop	r21
    1d76:	4f 91       	pop	r20
    1d78:	3f 91       	pop	r19
    1d7a:	2f 91       	pop	r18
    1d7c:	0f 90       	pop	r0
    1d7e:	0b be       	out	0x3b, r0	; 59
    1d80:	0f 90       	pop	r0
    1d82:	09 be       	out	0x39, r0	; 57
    1d84:	0f 90       	pop	r0
    1d86:	08 be       	out	0x38, r0	; 56
    1d88:	0f 90       	pop	r0
    1d8a:	0f be       	out	0x3f, r0	; 63
    1d8c:	0f 90       	pop	r0
    1d8e:	1f 90       	pop	r1
    1d90:	18 95       	reti

00001d92 <__vector_47>:
ISR (TCE0_OVF_vect)  {	if(mcu_timer_interrupt_callback[4])	((void(*)(void))mcu_timer_interrupt_callback[4])();		}	/**< Timer Interrupt E0 ausführen und Callback aufrufen */
    1d92:	1f 92       	push	r1
    1d94:	0f 92       	push	r0
    1d96:	0f b6       	in	r0, 0x3f	; 63
    1d98:	0f 92       	push	r0
    1d9a:	11 24       	eor	r1, r1
    1d9c:	08 b6       	in	r0, 0x38	; 56
    1d9e:	0f 92       	push	r0
    1da0:	18 be       	out	0x38, r1	; 56
    1da2:	09 b6       	in	r0, 0x39	; 57
    1da4:	0f 92       	push	r0
    1da6:	19 be       	out	0x39, r1	; 57
    1da8:	0b b6       	in	r0, 0x3b	; 59
    1daa:	0f 92       	push	r0
    1dac:	1b be       	out	0x3b, r1	; 59
    1dae:	2f 93       	push	r18
    1db0:	3f 93       	push	r19
    1db2:	4f 93       	push	r20
    1db4:	5f 93       	push	r21
    1db6:	6f 93       	push	r22
    1db8:	7f 93       	push	r23
    1dba:	8f 93       	push	r24
    1dbc:	9f 93       	push	r25
    1dbe:	af 93       	push	r26
    1dc0:	bf 93       	push	r27
    1dc2:	ef 93       	push	r30
    1dc4:	ff 93       	push	r31
    1dc6:	e0 91 22 21 	lds	r30, 0x2122
    1dca:	f0 91 23 21 	lds	r31, 0x2123
    1dce:	30 97       	sbiw	r30, 0x00	; 0
    1dd0:	09 f0       	breq	.+2      	; 0x1dd4 <__vector_47+0x42>
    1dd2:	19 95       	eicall
    1dd4:	ff 91       	pop	r31
    1dd6:	ef 91       	pop	r30
    1dd8:	bf 91       	pop	r27
    1dda:	af 91       	pop	r26
    1ddc:	9f 91       	pop	r25
    1dde:	8f 91       	pop	r24
    1de0:	7f 91       	pop	r23
    1de2:	6f 91       	pop	r22
    1de4:	5f 91       	pop	r21
    1de6:	4f 91       	pop	r20
    1de8:	3f 91       	pop	r19
    1dea:	2f 91       	pop	r18
    1dec:	0f 90       	pop	r0
    1dee:	0b be       	out	0x3b, r0	; 59
    1df0:	0f 90       	pop	r0
    1df2:	09 be       	out	0x39, r0	; 57
    1df4:	0f 90       	pop	r0
    1df6:	08 be       	out	0x38, r0	; 56
    1df8:	0f 90       	pop	r0
    1dfa:	0f be       	out	0x3f, r0	; 63
    1dfc:	0f 90       	pop	r0
    1dfe:	1f 90       	pop	r1
    1e00:	18 95       	reti

00001e02 <__vector_53>:
ISR (TCE1_OVF_vect)  {	if(mcu_timer_interrupt_callback[5])	((void(*)(void))mcu_timer_interrupt_callback[5])();		}	/**< Timer Interrupt E1 ausführen und Callback aufrufen */
    1e02:	1f 92       	push	r1
    1e04:	0f 92       	push	r0
    1e06:	0f b6       	in	r0, 0x3f	; 63
    1e08:	0f 92       	push	r0
    1e0a:	11 24       	eor	r1, r1
    1e0c:	08 b6       	in	r0, 0x38	; 56
    1e0e:	0f 92       	push	r0
    1e10:	18 be       	out	0x38, r1	; 56
    1e12:	09 b6       	in	r0, 0x39	; 57
    1e14:	0f 92       	push	r0
    1e16:	19 be       	out	0x39, r1	; 57
    1e18:	0b b6       	in	r0, 0x3b	; 59
    1e1a:	0f 92       	push	r0
    1e1c:	1b be       	out	0x3b, r1	; 59
    1e1e:	2f 93       	push	r18
    1e20:	3f 93       	push	r19
    1e22:	4f 93       	push	r20
    1e24:	5f 93       	push	r21
    1e26:	6f 93       	push	r22
    1e28:	7f 93       	push	r23
    1e2a:	8f 93       	push	r24
    1e2c:	9f 93       	push	r25
    1e2e:	af 93       	push	r26
    1e30:	bf 93       	push	r27
    1e32:	ef 93       	push	r30
    1e34:	ff 93       	push	r31
    1e36:	e0 91 24 21 	lds	r30, 0x2124
    1e3a:	f0 91 25 21 	lds	r31, 0x2125
    1e3e:	30 97       	sbiw	r30, 0x00	; 0
    1e40:	09 f0       	breq	.+2      	; 0x1e44 <__vector_53+0x42>
    1e42:	19 95       	eicall
    1e44:	ff 91       	pop	r31
    1e46:	ef 91       	pop	r30
    1e48:	bf 91       	pop	r27
    1e4a:	af 91       	pop	r26
    1e4c:	9f 91       	pop	r25
    1e4e:	8f 91       	pop	r24
    1e50:	7f 91       	pop	r23
    1e52:	6f 91       	pop	r22
    1e54:	5f 91       	pop	r21
    1e56:	4f 91       	pop	r20
    1e58:	3f 91       	pop	r19
    1e5a:	2f 91       	pop	r18
    1e5c:	0f 90       	pop	r0
    1e5e:	0b be       	out	0x3b, r0	; 59
    1e60:	0f 90       	pop	r0
    1e62:	09 be       	out	0x39, r0	; 57
    1e64:	0f 90       	pop	r0
    1e66:	08 be       	out	0x38, r0	; 56
    1e68:	0f 90       	pop	r0
    1e6a:	0f be       	out	0x3f, r0	; 63
    1e6c:	0f 90       	pop	r0
    1e6e:	1f 90       	pop	r1
    1e70:	18 95       	reti

00001e72 <__vector_108>:
ISR (TCF0_OVF_vect)  {	if(mcu_timer_interrupt_callback[6])	((void(*)(void))mcu_timer_interrupt_callback[6])();		}	/**< Timer Interrupt F0 ausführen und Callback aufrufen */
    1e72:	1f 92       	push	r1
    1e74:	0f 92       	push	r0
    1e76:	0f b6       	in	r0, 0x3f	; 63
    1e78:	0f 92       	push	r0
    1e7a:	11 24       	eor	r1, r1
    1e7c:	08 b6       	in	r0, 0x38	; 56
    1e7e:	0f 92       	push	r0
    1e80:	18 be       	out	0x38, r1	; 56
    1e82:	09 b6       	in	r0, 0x39	; 57
    1e84:	0f 92       	push	r0
    1e86:	19 be       	out	0x39, r1	; 57
    1e88:	0b b6       	in	r0, 0x3b	; 59
    1e8a:	0f 92       	push	r0
    1e8c:	1b be       	out	0x3b, r1	; 59
    1e8e:	2f 93       	push	r18
    1e90:	3f 93       	push	r19
    1e92:	4f 93       	push	r20
    1e94:	5f 93       	push	r21
    1e96:	6f 93       	push	r22
    1e98:	7f 93       	push	r23
    1e9a:	8f 93       	push	r24
    1e9c:	9f 93       	push	r25
    1e9e:	af 93       	push	r26
    1ea0:	bf 93       	push	r27
    1ea2:	ef 93       	push	r30
    1ea4:	ff 93       	push	r31
    1ea6:	e0 91 26 21 	lds	r30, 0x2126
    1eaa:	f0 91 27 21 	lds	r31, 0x2127
    1eae:	30 97       	sbiw	r30, 0x00	; 0
    1eb0:	09 f0       	breq	.+2      	; 0x1eb4 <__vector_108+0x42>
    1eb2:	19 95       	eicall
    1eb4:	ff 91       	pop	r31
    1eb6:	ef 91       	pop	r30
    1eb8:	bf 91       	pop	r27
    1eba:	af 91       	pop	r26
    1ebc:	9f 91       	pop	r25
    1ebe:	8f 91       	pop	r24
    1ec0:	7f 91       	pop	r23
    1ec2:	6f 91       	pop	r22
    1ec4:	5f 91       	pop	r21
    1ec6:	4f 91       	pop	r20
    1ec8:	3f 91       	pop	r19
    1eca:	2f 91       	pop	r18
    1ecc:	0f 90       	pop	r0
    1ece:	0b be       	out	0x3b, r0	; 59
    1ed0:	0f 90       	pop	r0
    1ed2:	09 be       	out	0x39, r0	; 57
    1ed4:	0f 90       	pop	r0
    1ed6:	08 be       	out	0x38, r0	; 56
    1ed8:	0f 90       	pop	r0
    1eda:	0f be       	out	0x3f, r0	; 63
    1edc:	0f 90       	pop	r0
    1ede:	1f 90       	pop	r1
    1ee0:	18 95       	reti

00001ee2 <__vector_114>:
ISR (TCF1_OVF_vect)  {	if(mcu_timer_interrupt_callback[7])	((void(*)(void))mcu_timer_interrupt_callback[7])();		}	/**< Timer Interrupt F1 ausführen und Callback aufrufen */
    1ee2:	1f 92       	push	r1
    1ee4:	0f 92       	push	r0
    1ee6:	0f b6       	in	r0, 0x3f	; 63
    1ee8:	0f 92       	push	r0
    1eea:	11 24       	eor	r1, r1
    1eec:	08 b6       	in	r0, 0x38	; 56
    1eee:	0f 92       	push	r0
    1ef0:	18 be       	out	0x38, r1	; 56
    1ef2:	09 b6       	in	r0, 0x39	; 57
    1ef4:	0f 92       	push	r0
    1ef6:	19 be       	out	0x39, r1	; 57
    1ef8:	0b b6       	in	r0, 0x3b	; 59
    1efa:	0f 92       	push	r0
    1efc:	1b be       	out	0x3b, r1	; 59
    1efe:	2f 93       	push	r18
    1f00:	3f 93       	push	r19
    1f02:	4f 93       	push	r20
    1f04:	5f 93       	push	r21
    1f06:	6f 93       	push	r22
    1f08:	7f 93       	push	r23
    1f0a:	8f 93       	push	r24
    1f0c:	9f 93       	push	r25
    1f0e:	af 93       	push	r26
    1f10:	bf 93       	push	r27
    1f12:	ef 93       	push	r30
    1f14:	ff 93       	push	r31
    1f16:	e0 91 28 21 	lds	r30, 0x2128
    1f1a:	f0 91 29 21 	lds	r31, 0x2129
    1f1e:	30 97       	sbiw	r30, 0x00	; 0
    1f20:	09 f0       	breq	.+2      	; 0x1f24 <__vector_114+0x42>
    1f22:	19 95       	eicall
    1f24:	ff 91       	pop	r31
    1f26:	ef 91       	pop	r30
    1f28:	bf 91       	pop	r27
    1f2a:	af 91       	pop	r26
    1f2c:	9f 91       	pop	r25
    1f2e:	8f 91       	pop	r24
    1f30:	7f 91       	pop	r23
    1f32:	6f 91       	pop	r22
    1f34:	5f 91       	pop	r21
    1f36:	4f 91       	pop	r20
    1f38:	3f 91       	pop	r19
    1f3a:	2f 91       	pop	r18
    1f3c:	0f 90       	pop	r0
    1f3e:	0b be       	out	0x3b, r0	; 59
    1f40:	0f 90       	pop	r0
    1f42:	09 be       	out	0x39, r0	; 57
    1f44:	0f 90       	pop	r0
    1f46:	08 be       	out	0x38, r0	; 56
    1f48:	0f 90       	pop	r0
    1f4a:	0f be       	out	0x3f, r0	; 63
    1f4c:	0f 90       	pop	r0
    1f4e:	1f 90       	pop	r1
    1f50:	18 95       	reti

00001f52 <mcu_timer_init>:


MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
    1f52:	2f 92       	push	r2
    1f54:	3f 92       	push	r3
    1f56:	4f 92       	push	r4
    1f58:	5f 92       	push	r5
    1f5a:	6f 92       	push	r6
    1f5c:	7f 92       	push	r7
    1f5e:	8f 92       	push	r8
    1f60:	9f 92       	push	r9
    1f62:	af 92       	push	r10
    1f64:	bf 92       	push	r11
    1f66:	cf 92       	push	r12
    1f68:	df 92       	push	r13
    1f6a:	ef 92       	push	r14
    1f6c:	ff 92       	push	r15
    1f6e:	0f 93       	push	r16
    1f70:	1f 93       	push	r17
    1f72:	cf 93       	push	r28
    1f74:	df 93       	push	r29
    1f76:	cd b7       	in	r28, 0x3d	; 61
    1f78:	de b7       	in	r29, 0x3e	; 62
    1f7a:	68 97       	sbiw	r28, 0x18	; 24
    1f7c:	cd bf       	out	0x3d, r28	; 61
    1f7e:	de bf       	out	0x3e, r29	; 62
    1f80:	89 8b       	std	Y+17, r24	; 0x11
    1f82:	26 2e       	mov	r2, r22
    1f84:	0f 8b       	std	Y+23, r16	; 0x17
    1f86:	18 8f       	std	Y+24, r17	; 0x18
    1f88:	ee 8a       	std	Y+22, r14	; 0x16
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
    1f8a:	40 90 e1 20 	lds	r4, 0x20E1
    1f8e:	50 90 e2 20 	lds	r5, 0x20E2
    1f92:	60 90 e3 20 	lds	r6, 0x20E3
    1f96:	70 90 e4 20 	lds	r7, 0x20E4
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
	uint8_t timer_div = 0x01;
	const uint16_t timer_divider[8] = {0, 1, 2, 4, 8, 64, 256, 1024};
    1f9a:	80 e1       	ldi	r24, 0x10	; 16
    1f9c:	ee e0       	ldi	r30, 0x0E	; 14
    1f9e:	f0 e2       	ldi	r31, 0x20	; 32
    1fa0:	de 01       	movw	r26, r28
    1fa2:	11 96       	adiw	r26, 0x01	; 1
    1fa4:	01 90       	ld	r0, Z+
    1fa6:	0d 92       	st	X+, r0
    1fa8:	8a 95       	dec	r24
    1faa:	e1 f7       	brne	.-8      	; 0x1fa4 <mcu_timer_init+0x52>
	if(num==MCU_TIMER_NUM_NONE)		return MCU_OK;	// Ist ok, da offiziell kein Timer gewollt ist.
    1fac:	89 89       	ldd	r24, Y+17	; 0x11
    1fae:	8f 3f       	cpi	r24, 0xFF	; 255
    1fb0:	09 f4       	brne	.+2      	; 0x1fb4 <mcu_timer_init+0x62>
    1fb2:	ae c0       	rjmp	.+348    	; 0x2110 <mcu_timer_init+0x1be>
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
    1fb4:	e3 e0       	ldi	r30, 0x03	; 3
    1fb6:	e6 17       	cp	r30, r22
    1fb8:	08 f4       	brcc	.+2      	; 0x1fbc <mcu_timer_init+0x6a>
    1fba:	ae c0       	rjmp	.+348    	; 0x2118 <mcu_timer_init+0x1c6>
	if(num>=MCU_TIMER_NUM_MAX)		return MCU_ERROR_TMR_NUM_INVALID;
    1fbc:	88 30       	cpi	r24, 0x08	; 8
    1fbe:	08 f0       	brcs	.+2      	; 0x1fc2 <mcu_timer_init+0x70>
    1fc0:	b0 c0       	rjmp	.+352    	; 0x2122 <mcu_timer_init+0x1d0>
ISR (TCF1_OVF_vect)  {	if(mcu_timer_interrupt_callback[7])	((void(*)(void))mcu_timer_interrupt_callback[7])();		}	/**< Timer Interrupt F1 ausführen und Callback aufrufen */


MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
    1fc2:	c3 01       	movw	r24, r6
    1fc4:	b2 01       	movw	r22, r4
    1fc6:	0e 94 12 18 	call	0x3024	; 0x3024 <__udivmodsi4>
    1fca:	49 01       	movw	r8, r18
    1fcc:	5a 01       	movw	r10, r20
    1fce:	f1 e0       	ldi	r31, 0x01	; 1
    1fd0:	8f 1a       	sub	r8, r31
    1fd2:	91 08       	sbc	r9, r1
    1fd4:	a1 08       	sbc	r10, r1
    1fd6:	b1 08       	sbc	r11, r1
    1fd8:	8e 01       	movw	r16, r28
    1fda:	0d 5f       	subi	r16, 0xFD	; 253
    1fdc:	1f 4f       	sbci	r17, 0xFF	; 255
    1fde:	33 24       	eor	r3, r3
    1fe0:	33 94       	inc	r3
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
	if(num>=MCU_TIMER_NUM_MAX)		return MCU_ERROR_TMR_NUM_INVALID;

	for(timer_div=1; timer_div<sizeof(timer_divider); timer_div++)
	{
		if((timer_value/timer_divider[timer_div])>0xFFFF)	continue;
    1fe2:	f8 01       	movw	r30, r16
    1fe4:	81 91       	ld	r24, Z+
    1fe6:	91 91       	ld	r25, Z+
    1fe8:	8f 01       	movw	r16, r30
    1fea:	9c 01       	movw	r18, r24
    1fec:	40 e0       	ldi	r20, 0x00	; 0
    1fee:	50 e0       	ldi	r21, 0x00	; 0
    1ff0:	2a 8b       	std	Y+18, r18	; 0x12
    1ff2:	3b 8b       	std	Y+19, r19	; 0x13
    1ff4:	4c 8b       	std	Y+20, r20	; 0x14
    1ff6:	5d 8b       	std	Y+21, r21	; 0x15
    1ff8:	c5 01       	movw	r24, r10
    1ffa:	b4 01       	movw	r22, r8
    1ffc:	0e 94 12 18 	call	0x3024	; 0x3024 <__udivmodsi4>
    2000:	69 01       	movw	r12, r18
    2002:	7a 01       	movw	r14, r20
    2004:	c1 14       	cp	r12, r1
    2006:	d1 04       	cpc	r13, r1
    2008:	31 e0       	ldi	r19, 0x01	; 1
    200a:	e3 06       	cpc	r14, r19
    200c:	f1 04       	cpc	r15, r1
    200e:	48 f0       	brcs	.+18     	; 0x2022 <mcu_timer_init+0xd0>
	const uint16_t timer_divider[8] = {0, 1, 2, 4, 8, 64, 256, 1024};
	if(num==MCU_TIMER_NUM_NONE)		return MCU_OK;	// Ist ok, da offiziell kein Timer gewollt ist.
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
	if(num>=MCU_TIMER_NUM_MAX)		return MCU_ERROR_TMR_NUM_INVALID;

	for(timer_div=1; timer_div<sizeof(timer_divider); timer_div++)
    2010:	33 94       	inc	r3
    2012:	40 e1       	ldi	r20, 0x10	; 16
    2014:	34 12       	cpse	r3, r20
    2016:	e5 cf       	rjmp	.-54     	; 0x1fe2 <mcu_timer_init+0x90>
	{
		if((timer_value/timer_divider[timer_div])>0xFFFF)	continue;
		else{	timer_value/=timer_divider[timer_div];		break;}
	}
	if(timer_value>0xFFFF || timer_div==sizeof(timer_divider))			// Übergebene Frequenz kann nicht gesetzt werden
		return MCU_ERROR_TMR_FRQ_INVALID;
    2018:	00 e0       	ldi	r16, 0x00	; 0
    201a:	11 e0       	ldi	r17, 0x01	; 1
    201c:	20 e0       	ldi	r18, 0x00	; 0
    201e:	30 e0       	ldi	r19, 0x00	; 0
    2020:	84 c0       	rjmp	.+264    	; 0x212a <mcu_timer_init+0x1d8>

	mcu_timer_interrupt_callback[num] = f;
    2022:	59 89       	ldd	r21, Y+17	; 0x11
    2024:	85 2f       	mov	r24, r21
    2026:	90 e0       	ldi	r25, 0x00	; 0
    2028:	8c 01       	movw	r16, r24
    202a:	00 0f       	add	r16, r16
    202c:	11 1f       	adc	r17, r17
    202e:	f8 01       	movw	r30, r16
    2030:	e6 5e       	subi	r30, 0xE6	; 230
    2032:	fe 4d       	sbci	r31, 0xDE	; 222
    2034:	2f 89       	ldd	r18, Y+23	; 0x17
    2036:	38 8d       	ldd	r19, Y+24	; 0x18
    2038:	20 83       	st	Z, r18
    203a:	31 83       	std	Z+1, r19	; 0x01
	mcu_timer_interrupt_lvl[num] = lvl;
    203c:	fc 01       	movw	r30, r24
    203e:	e6 5d       	subi	r30, 0xD6	; 214
    2040:	fe 4d       	sbci	r31, 0xDE	; 222
    2042:	20 82       	st	Z, r2

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);
    2044:	0e 5c       	subi	r16, 0xCE	; 206
    2046:	1e 4d       	sbci	r17, 0xDE	; 222
    2048:	2a 89       	ldd	r18, Y+18	; 0x12
    204a:	3b 89       	ldd	r19, Y+19	; 0x13
    204c:	4c 89       	ldd	r20, Y+20	; 0x14
    204e:	5d 89       	ldd	r21, Y+21	; 0x15
    2050:	c7 01       	movw	r24, r14
    2052:	b6 01       	movw	r22, r12
    2054:	0e 94 ee 17 	call	0x2fdc	; 0x2fdc <__mulsi3>
    2058:	9b 01       	movw	r18, r22
    205a:	ac 01       	movw	r20, r24
    205c:	2f 5f       	subi	r18, 0xFF	; 255
    205e:	3f 4f       	sbci	r19, 0xFF	; 255
    2060:	4f 4f       	sbci	r20, 0xFF	; 255
    2062:	5f 4f       	sbci	r21, 0xFF	; 255
    2064:	c3 01       	movw	r24, r6
    2066:	b2 01       	movw	r22, r4
    2068:	0e 94 12 18 	call	0x3024	; 0x3024 <__udivmodsi4>
    206c:	f8 01       	movw	r30, r16
    206e:	20 83       	st	Z, r18
    2070:	31 83       	std	Z+1, r19	; 0x01

	switch(num )		// Register in Pointer zwischenspeichern
    2072:	f9 89       	ldd	r31, Y+17	; 0x11
    2074:	f4 30       	cpi	r31, 0x04	; 4
    2076:	d9 f0       	breq	.+54     	; 0x20ae <mcu_timer_init+0x15c>
    2078:	30 f4       	brcc	.+12     	; 0x2086 <mcu_timer_init+0x134>
    207a:	f2 30       	cpi	r31, 0x02	; 2
    207c:	71 f0       	breq	.+28     	; 0x209a <mcu_timer_init+0x148>
    207e:	90 f4       	brcc	.+36     	; 0x20a4 <mcu_timer_init+0x152>
    2080:	f1 30       	cpi	r31, 0x01	; 1
    2082:	29 f5       	brne	.+74     	; 0x20ce <mcu_timer_init+0x17c>
    2084:	07 c0       	rjmp	.+14     	; 0x2094 <mcu_timer_init+0x142>
    2086:	29 89       	ldd	r18, Y+17	; 0x11
    2088:	26 30       	cpi	r18, 0x06	; 6
    208a:	c9 f0       	breq	.+50     	; 0x20be <mcu_timer_init+0x16c>
    208c:	a8 f0       	brcs	.+42     	; 0x20b8 <mcu_timer_init+0x166>
    208e:	27 30       	cpi	r18, 0x07	; 7
    2090:	f1 f4       	brne	.+60     	; 0x20ce <mcu_timer_init+0x17c>
    2092:	1a c0       	rjmp	.+52     	; 0x20c8 <mcu_timer_init+0x176>
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
    2094:	e0 e4       	ldi	r30, 0x40	; 64
    2096:	f8 e0       	ldi	r31, 0x08	; 8
    2098:	07 c0       	rjmp	.+14     	; 0x20a8 <mcu_timer_init+0x156>

MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
    209a:	e0 e0       	ldi	r30, 0x00	; 0
    209c:	f0 e0       	ldi	r31, 0x00	; 0

	switch(num )		// Register in Pointer zwischenspeichern
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
    209e:	a0 e0       	ldi	r26, 0x00	; 0
    20a0:	b9 e0       	ldi	r27, 0x09	; 9
    20a2:	19 c0       	rjmp	.+50     	; 0x20d6 <mcu_timer_init+0x184>
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
    20a4:	e0 e4       	ldi	r30, 0x40	; 64
    20a6:	f9 e0       	ldi	r31, 0x09	; 9


MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
    20a8:	a0 e0       	ldi	r26, 0x00	; 0
    20aa:	b0 e0       	ldi	r27, 0x00	; 0
	switch(num )		// Register in Pointer zwischenspeichern
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
    20ac:	14 c0       	rjmp	.+40     	; 0x20d6 <mcu_timer_init+0x184>

MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
    20ae:	e0 e0       	ldi	r30, 0x00	; 0
    20b0:	f0 e0       	ldi	r31, 0x00	; 0
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
    20b2:	a0 e0       	ldi	r26, 0x00	; 0
    20b4:	ba e0       	ldi	r27, 0x0A	; 10
    20b6:	0f c0       	rjmp	.+30     	; 0x20d6 <mcu_timer_init+0x184>
		case MCU_TIMER_NUM_E1:	tcN1 = &TCE1;	break;
    20b8:	e0 e4       	ldi	r30, 0x40	; 64
    20ba:	fa e0       	ldi	r31, 0x0A	; 10
    20bc:	f5 cf       	rjmp	.-22     	; 0x20a8 <mcu_timer_init+0x156>

MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
    20be:	e0 e0       	ldi	r30, 0x00	; 0
    20c0:	f0 e0       	ldi	r31, 0x00	; 0
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
		case MCU_TIMER_NUM_E1:	tcN1 = &TCE1;	break;
		case MCU_TIMER_NUM_F0:	tcN0 = &TCF0;	break;
    20c2:	a0 e0       	ldi	r26, 0x00	; 0
    20c4:	bb e0       	ldi	r27, 0x0B	; 11
    20c6:	07 c0       	rjmp	.+14     	; 0x20d6 <mcu_timer_init+0x184>
		case MCU_TIMER_NUM_F1:	tcN1 = &TCF1;	break;
    20c8:	e0 e4       	ldi	r30, 0x40	; 64
    20ca:	fb e0       	ldi	r31, 0x0B	; 11
    20cc:	ed cf       	rjmp	.-38     	; 0x20a8 <mcu_timer_init+0x156>

MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
    20ce:	e0 e0       	ldi	r30, 0x00	; 0
    20d0:	f0 e0       	ldi	r31, 0x00	; 0

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);

	switch(num )		// Register in Pointer zwischenspeichern
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
    20d2:	a0 e0       	ldi	r26, 0x00	; 0
    20d4:	b8 e0       	ldi	r27, 0x08	; 8
		case MCU_TIMER_NUM_F0:	tcN0 = &TCF0;	break;
		case MCU_TIMER_NUM_F1:	tcN1 = &TCF1;	break;
		default:								return MCU_ERROR_TMR_NUM_INVALID;
	}

	switch(num&0x01)	// Register einstellen
    20d6:	39 89       	ldd	r19, Y+17	; 0x11
    20d8:	30 fd       	sbrc	r19, 0
    20da:	10 c0       	rjmp	.+32     	; 0x20fc <mcu_timer_init+0x1aa>
	{
		case 0:	tcN0->CNT = 0x00;	tcN0->PER = timer_value;	tcN0-> CTRLA = timer_div;	tcN0-> INTCTRLA = auto_start?lvl:0;		break;
    20dc:	90 96       	adiw	r26, 0x20	; 32
    20de:	1d 92       	st	X+, r1
    20e0:	1c 92       	st	X, r1
    20e2:	91 97       	sbiw	r26, 0x21	; 33
    20e4:	96 96       	adiw	r26, 0x26	; 38
    20e6:	cd 92       	st	X+, r12
    20e8:	dc 92       	st	X, r13
    20ea:	97 97       	sbiw	r26, 0x27	; 39
    20ec:	3c 92       	st	X, r3
    20ee:	4e 89       	ldd	r20, Y+22	; 0x16
    20f0:	41 11       	cpse	r20, r1
    20f2:	01 c0       	rjmp	.+2      	; 0x20f6 <mcu_timer_init+0x1a4>
    20f4:	21 2c       	mov	r2, r1
    20f6:	16 96       	adiw	r26, 0x06	; 6
    20f8:	2c 92       	st	X, r2
    20fa:	0a c0       	rjmp	.+20     	; 0x2110 <mcu_timer_init+0x1be>
		case 1: tcN1->CNT = 0x00;	tcN1->PER = timer_value;	tcN1-> CTRLA = timer_div;	tcN1-> INTCTRLA = auto_start?lvl:0;		break;
    20fc:	10 a2       	std	Z+32, r1	; 0x20
    20fe:	11 a2       	std	Z+33, r1	; 0x21
    2100:	c6 a2       	std	Z+38, r12	; 0x26
    2102:	d7 a2       	std	Z+39, r13	; 0x27
    2104:	30 82       	st	Z, r3
    2106:	5e 89       	ldd	r21, Y+22	; 0x16
    2108:	51 11       	cpse	r21, r1
    210a:	01 c0       	rjmp	.+2      	; 0x210e <mcu_timer_init+0x1bc>
    210c:	21 2c       	mov	r2, r1
    210e:	26 82       	std	Z+6, r2	; 0x06
	}

	return MCU_OK;
    2110:	00 e0       	ldi	r16, 0x00	; 0
    2112:	10 e0       	ldi	r17, 0x00	; 0
    2114:	98 01       	movw	r18, r16
	}

	switch(num&0x01)	// Register einstellen
	{
		case 0:	tcN0->CNT = 0x00;	tcN0->PER = timer_value;	tcN0-> CTRLA = timer_div;	tcN0-> INTCTRLA = auto_start?lvl:0;		break;
		case 1: tcN1->CNT = 0x00;	tcN1->PER = timer_value;	tcN1-> CTRLA = timer_div;	tcN1-> INTCTRLA = auto_start?lvl:0;		break;
    2116:	09 c0       	rjmp	.+18     	; 0x212a <mcu_timer_init+0x1d8>
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
	uint8_t timer_div = 0x01;
	const uint16_t timer_divider[8] = {0, 1, 2, 4, 8, 64, 256, 1024};
	if(num==MCU_TIMER_NUM_NONE)		return MCU_OK;	// Ist ok, da offiziell kein Timer gewollt ist.
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
    2118:	00 e8       	ldi	r16, 0x80	; 128
    211a:	10 e0       	ldi	r17, 0x00	; 0
    211c:	20 e0       	ldi	r18, 0x00	; 0
    211e:	30 e0       	ldi	r19, 0x00	; 0
    2120:	04 c0       	rjmp	.+8      	; 0x212a <mcu_timer_init+0x1d8>
	if(num>=MCU_TIMER_NUM_MAX)		return MCU_ERROR_TMR_NUM_INVALID;
    2122:	00 e4       	ldi	r16, 0x40	; 64
    2124:	10 e0       	ldi	r17, 0x00	; 0
    2126:	20 e0       	ldi	r18, 0x00	; 0
    2128:	30 e0       	ldi	r19, 0x00	; 0
		case 0:	tcN0->CNT = 0x00;	tcN0->PER = timer_value;	tcN0-> CTRLA = timer_div;	tcN0-> INTCTRLA = auto_start?lvl:0;		break;
		case 1: tcN1->CNT = 0x00;	tcN1->PER = timer_value;	tcN1-> CTRLA = timer_div;	tcN1-> INTCTRLA = auto_start?lvl:0;		break;
	}

	return MCU_OK;
}
    212a:	b8 01       	movw	r22, r16
    212c:	c9 01       	movw	r24, r18
    212e:	68 96       	adiw	r28, 0x18	; 24
    2130:	cd bf       	out	0x3d, r28	; 61
    2132:	de bf       	out	0x3e, r29	; 62
    2134:	df 91       	pop	r29
    2136:	cf 91       	pop	r28
    2138:	1f 91       	pop	r17
    213a:	0f 91       	pop	r16
    213c:	ff 90       	pop	r15
    213e:	ef 90       	pop	r14
    2140:	df 90       	pop	r13
    2142:	cf 90       	pop	r12
    2144:	bf 90       	pop	r11
    2146:	af 90       	pop	r10
    2148:	9f 90       	pop	r9
    214a:	8f 90       	pop	r8
    214c:	7f 90       	pop	r7
    214e:	6f 90       	pop	r6
    2150:	5f 90       	pop	r5
    2152:	4f 90       	pop	r4
    2154:	3f 90       	pop	r3
    2156:	2f 90       	pop	r2
    2158:	08 95       	ret

0000215a <mcu_timer_start>:

void mcu_timer_stop(MCU_TIMER_NUM num){		mcu_timer_set_start(num, false);	}

static void mcu_timer_set_start(MCU_TIMER_NUM num, bool is_on)
{
	if(num>=MCU_TIMER_NUM_MAX)	return;
    215a:	88 30       	cpi	r24, 0x08	; 8
    215c:	18 f4       	brcc	.+6      	; 0x2164 <mcu_timer_start+0xa>
    215e:	61 e0       	ldi	r22, 0x01	; 1
    2160:	0c 94 0b 07 	jmp	0xe16	; 0xe16 <mcu_timer_set_start.part.0>
    2164:	08 95       	ret

00002166 <mcu_timer_stop>:
    2166:	88 30       	cpi	r24, 0x08	; 8
    2168:	18 f4       	brcc	.+6      	; 0x2170 <mcu_timer_stop+0xa>
    216a:	60 e0       	ldi	r22, 0x00	; 0
    216c:	0c 94 0b 07 	jmp	0xe16	; 0xe16 <mcu_timer_set_start.part.0>
    2170:	08 95       	ret

00002172 <mcu_timer_get_frq>:
	}
}

uint16_t mcu_timer_get_frq(MCU_TIMER_NUM num)
{
	if(num>=MCU_TIMER_NUM_MAX)	return 0;
    2172:	88 30       	cpi	r24, 0x08	; 8
    2174:	48 f4       	brcc	.+18     	; 0x2188 <mcu_timer_get_frq+0x16>
	return mcu_timer_frq[num];
    2176:	e8 2f       	mov	r30, r24
    2178:	f0 e0       	ldi	r31, 0x00	; 0
    217a:	ee 0f       	add	r30, r30
    217c:	ff 1f       	adc	r31, r31
    217e:	ee 5c       	subi	r30, 0xCE	; 206
    2180:	fe 4d       	sbci	r31, 0xDE	; 222
    2182:	20 81       	ld	r18, Z
    2184:	31 81       	ldd	r19, Z+1	; 0x01
    2186:	02 c0       	rjmp	.+4      	; 0x218c <mcu_timer_get_frq+0x1a>
	}
}

uint16_t mcu_timer_get_frq(MCU_TIMER_NUM num)
{
	if(num>=MCU_TIMER_NUM_MAX)	return 0;
    2188:	20 e0       	ldi	r18, 0x00	; 0
    218a:	30 e0       	ldi	r19, 0x00	; 0
	return mcu_timer_frq[num];
}
    218c:	c9 01       	movw	r24, r18
    218e:	08 95       	ret

00002190 <mcu_uart_set_buffer>:

	return baud_set;
}

MCU_RESULT mcu_uart_set_buffer(MCU_UART_NUM num, MCU_INT_LVL lvl, uint8_t *data, uint16_t len)
{
    2190:	0f 93       	push	r16
    2192:	1f 93       	push	r17
    2194:	cf 93       	push	r28
    2196:	c6 2f       	mov	r28, r22
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    2198:	8f 3f       	cpi	r24, 0xFF	; 255
    219a:	d9 f0       	breq	.+54     	; 0x21d2 <mcu_uart_set_buffer+0x42>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    219c:	88 30       	cpi	r24, 0x08	; 8
    219e:	e8 f4       	brcc	.+58     	; 0x21da <mcu_uart_set_buffer+0x4a>
	if(data==NULL)					return MCU_ERROR_UART_RECEIVE_INVALID;
    21a0:	41 15       	cp	r20, r1
    21a2:	51 05       	cpc	r21, r1
    21a4:	f9 f0       	breq	.+62     	; 0x21e4 <mcu_uart_set_buffer+0x54>
	fifo_init(&mcu_uart_buf[num], 1, data, len);
    21a6:	08 2f       	mov	r16, r24
    21a8:	10 e0       	ldi	r17, 0x00	; 0
    21aa:	6e e0       	ldi	r22, 0x0E	; 14
    21ac:	86 9f       	mul	r24, r22
    21ae:	c0 01       	movw	r24, r0
    21b0:	11 24       	eor	r1, r1
    21b2:	61 e0       	ldi	r22, 0x01	; 1
    21b4:	8e 5b       	subi	r24, 0xBE	; 190
    21b6:	9e 4d       	sbci	r25, 0xDE	; 222
    21b8:	0e 94 cb 02 	call	0x596	; 0x596 <fifo_init>
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
    21bc:	f8 01       	movw	r30, r16
    21be:	ee 0f       	add	r30, r30
    21c0:	ff 1f       	adc	r31, r31
    21c2:	e3 5d       	subi	r30, 0xD3	; 211
    21c4:	ff 4d       	sbci	r31, 0xDF	; 223
    21c6:	01 90       	ld	r0, Z+
    21c8:	f0 81       	ld	r31, Z
    21ca:	e0 2d       	mov	r30, r0
    21cc:	c2 95       	swap	r28
    21ce:	c0 7f       	andi	r28, 0xF0	; 240
    21d0:	c3 83       	std	Z+3, r28	; 0x03
	return baud_set;
}

MCU_RESULT mcu_uart_set_buffer(MCU_UART_NUM num, MCU_INT_LVL lvl, uint8_t *data, uint16_t len)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    21d2:	00 e0       	ldi	r16, 0x00	; 0
    21d4:	10 e0       	ldi	r17, 0x00	; 0
    21d6:	98 01       	movw	r18, r16
    21d8:	09 c0       	rjmp	.+18     	; 0x21ec <mcu_uart_set_buffer+0x5c>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    21da:	00 e0       	ldi	r16, 0x00	; 0
    21dc:	12 e0       	ldi	r17, 0x02	; 2
    21de:	20 e0       	ldi	r18, 0x00	; 0
    21e0:	30 e0       	ldi	r19, 0x00	; 0
    21e2:	04 c0       	rjmp	.+8      	; 0x21ec <mcu_uart_set_buffer+0x5c>
	if(data==NULL)					return MCU_ERROR_UART_RECEIVE_INVALID;
    21e4:	00 e0       	ldi	r16, 0x00	; 0
    21e6:	10 e4       	ldi	r17, 0x40	; 64
    21e8:	20 e0       	ldi	r18, 0x00	; 0
    21ea:	30 e0       	ldi	r19, 0x00	; 0
	fifo_init(&mcu_uart_buf[num], 1, data, len);
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    21ec:	b8 01       	movw	r22, r16
    21ee:	c9 01       	movw	r24, r18
    21f0:	cf 91       	pop	r28
    21f2:	1f 91       	pop	r17
    21f4:	0f 91       	pop	r16
    21f6:	08 95       	ret

000021f8 <mcu_uart_set_alternate_receive>:

MCU_RESULT mcu_uart_set_alternate_receive(MCU_UART_NUM num, MCU_INT_LVL lvl, void (*f)(uint8_t))
{
    21f8:	0f 93       	push	r16
    21fa:	1f 93       	push	r17
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    21fc:	8f 3f       	cpi	r24, 0xFF	; 255
    21fe:	99 f0       	breq	.+38     	; 0x2226 <mcu_uart_set_alternate_receive+0x2e>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    2200:	88 30       	cpi	r24, 0x08	; 8
    2202:	a8 f4       	brcc	.+42     	; 0x222e <mcu_uart_set_alternate_receive+0x36>
	mcu_uart_alternative_receive[num] = (void*)f;
    2204:	90 e0       	ldi	r25, 0x00	; 0
    2206:	88 0f       	add	r24, r24
    2208:	99 1f       	adc	r25, r25
    220a:	fc 01       	movw	r30, r24
    220c:	ee 54       	subi	r30, 0x4E	; 78
    220e:	fe 4d       	sbci	r31, 0xDE	; 222
    2210:	40 83       	st	Z, r20
    2212:	51 83       	std	Z+1, r21	; 0x01
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
    2214:	fc 01       	movw	r30, r24
    2216:	e3 5d       	subi	r30, 0xD3	; 211
    2218:	ff 4d       	sbci	r31, 0xDF	; 223
    221a:	01 90       	ld	r0, Z+
    221c:	f0 81       	ld	r31, Z
    221e:	e0 2d       	mov	r30, r0
    2220:	62 95       	swap	r22
    2222:	60 7f       	andi	r22, 0xF0	; 240
    2224:	63 83       	std	Z+3, r22	; 0x03
	return MCU_OK;
}

MCU_RESULT mcu_uart_set_alternate_receive(MCU_UART_NUM num, MCU_INT_LVL lvl, void (*f)(uint8_t))
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    2226:	00 e0       	ldi	r16, 0x00	; 0
    2228:	10 e0       	ldi	r17, 0x00	; 0
    222a:	98 01       	movw	r18, r16
    222c:	04 c0       	rjmp	.+8      	; 0x2236 <mcu_uart_set_alternate_receive+0x3e>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    222e:	00 e0       	ldi	r16, 0x00	; 0
    2230:	12 e0       	ldi	r17, 0x02	; 2
    2232:	20 e0       	ldi	r18, 0x00	; 0
    2234:	30 e0       	ldi	r19, 0x00	; 0
	mcu_uart_alternative_receive[num] = (void*)f;
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    2236:	b8 01       	movw	r22, r16
    2238:	c9 01       	movw	r24, r18
    223a:	1f 91       	pop	r17
    223c:	0f 91       	pop	r16
    223e:	08 95       	ret

00002240 <mcu_uart_set_baudrate>:

MCU_RESULT mcu_uart_set_baudrate(MCU_UART_NUM num, uint32_t baud)
{
    2240:	0f 93       	push	r16
    2242:	1f 93       	push	r17
    2244:	cf 93       	push	r28
    2246:	df 93       	push	r29
    2248:	c8 2f       	mov	r28, r24
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    224a:	8f 3f       	cpi	r24, 0xFF	; 255
    224c:	09 f4       	brne	.+2      	; 0x2250 <mcu_uart_set_baudrate+0x10>
    224e:	4d c0       	rjmp	.+154    	; 0x22ea <mcu_uart_set_baudrate+0xaa>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    2250:	88 30       	cpi	r24, 0x08	; 8
    2252:	08 f0       	brcs	.+2      	; 0x2256 <mcu_uart_set_baudrate+0x16>
    2254:	4e c0       	rjmp	.+156    	; 0x22f2 <mcu_uart_set_baudrate+0xb2>
	uint32_t bsel = (uint32_t)(mcu_frq_peripheral_hz /(16 * baud)) - 1;
    2256:	9a 01       	movw	r18, r20
    2258:	ab 01       	movw	r20, r22
    225a:	f4 e0       	ldi	r31, 0x04	; 4
    225c:	22 0f       	add	r18, r18
    225e:	33 1f       	adc	r19, r19
    2260:	44 1f       	adc	r20, r20
    2262:	55 1f       	adc	r21, r21
    2264:	fa 95       	dec	r31
    2266:	d1 f7       	brne	.-12     	; 0x225c <mcu_uart_set_baudrate+0x1c>
    2268:	60 91 e1 20 	lds	r22, 0x20E1
    226c:	70 91 e2 20 	lds	r23, 0x20E2
    2270:	80 91 e3 20 	lds	r24, 0x20E3
    2274:	90 91 e4 20 	lds	r25, 0x20E4
    2278:	0e 94 12 18 	call	0x3024	; 0x3024 <__udivmodsi4>
    227c:	da 01       	movw	r26, r20
    227e:	c9 01       	movw	r24, r18
    2280:	01 97       	sbiw	r24, 0x01	; 1
    2282:	a1 09       	sbc	r26, r1
    2284:	b1 09       	sbc	r27, r1

	if(bsel>0x0FFF)	return MCU_ERROR_UART_BAUDRATE_INVALID;
    2286:	81 15       	cp	r24, r1
    2288:	60 e1       	ldi	r22, 0x10	; 16
    228a:	96 07       	cpc	r25, r22
    228c:	a1 05       	cpc	r26, r1
    228e:	b1 05       	cpc	r27, r1
    2290:	a8 f5       	brcc	.+106    	; 0x22fc <mcu_uart_set_baudrate+0xbc>
	sei();
}

void mcu_disable_interrupt(void)
{
	cli();
    2292:	f8 94       	cli
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	uint32_t bsel = (uint32_t)(mcu_frq_peripheral_hz /(16 * baud)) - 1;

	if(bsel>0x0FFF)	return MCU_ERROR_UART_BAUDRATE_INVALID;
	mcu_disable_interrupt();
	mcu_uart_usartxn[num]->BAUDCTRLA = bsel & 0xFF;
    2294:	d0 e0       	ldi	r29, 0x00	; 0
    2296:	fe 01       	movw	r30, r28
    2298:	ee 0f       	add	r30, r30
    229a:	ff 1f       	adc	r31, r31
    229c:	e3 5d       	subi	r30, 0xD3	; 211
    229e:	ff 4d       	sbci	r31, 0xDF	; 223
    22a0:	01 90       	ld	r0, Z+
    22a2:	f0 81       	ld	r31, Z
    22a4:	e0 2d       	mov	r30, r0
    22a6:	86 83       	std	Z+6, r24	; 0x06
	mcu_uart_usartxn[num]->BAUDCTRLB = (bsel >> 8) & 0x0F;
    22a8:	89 2f       	mov	r24, r25
    22aa:	9a 2f       	mov	r25, r26
    22ac:	ab 2f       	mov	r26, r27
    22ae:	bb 27       	eor	r27, r27
    22b0:	87 83       	std	Z+7, r24	; 0x07
	return MCU_OK;
}

void mcu_enable_interrupt(void)
{
	sei();
    22b2:	78 94       	sei
	mcu_disable_interrupt();
	mcu_uart_usartxn[num]->BAUDCTRLA = bsel & 0xFF;
	mcu_uart_usartxn[num]->BAUDCTRLB = (bsel >> 8) & 0x0F;
	mcu_enable_interrupt();

	mcu_uart_baud[num] = mcu_frq_peripheral_hz/((bsel+1)*16);
    22b4:	cc 0f       	add	r28, r28
    22b6:	dd 1f       	adc	r29, r29
    22b8:	cc 0f       	add	r28, r28
    22ba:	dd 1f       	adc	r29, r29
    22bc:	ce 53       	subi	r28, 0x3E	; 62
    22be:	de 4d       	sbci	r29, 0xDE	; 222
    22c0:	e4 e0       	ldi	r30, 0x04	; 4
    22c2:	22 0f       	add	r18, r18
    22c4:	33 1f       	adc	r19, r19
    22c6:	44 1f       	adc	r20, r20
    22c8:	55 1f       	adc	r21, r21
    22ca:	ea 95       	dec	r30
    22cc:	d1 f7       	brne	.-12     	; 0x22c2 <mcu_uart_set_baudrate+0x82>
    22ce:	60 91 e1 20 	lds	r22, 0x20E1
    22d2:	70 91 e2 20 	lds	r23, 0x20E2
    22d6:	80 91 e3 20 	lds	r24, 0x20E3
    22da:	90 91 e4 20 	lds	r25, 0x20E4
    22de:	0e 94 12 18 	call	0x3024	; 0x3024 <__udivmodsi4>
    22e2:	28 83       	st	Y, r18
    22e4:	39 83       	std	Y+1, r19	; 0x01
    22e6:	4a 83       	std	Y+2, r20	; 0x02
    22e8:	5b 83       	std	Y+3, r21	; 0x03
	return MCU_OK;
}

MCU_RESULT mcu_uart_set_baudrate(MCU_UART_NUM num, uint32_t baud)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    22ea:	00 e0       	ldi	r16, 0x00	; 0
    22ec:	10 e0       	ldi	r17, 0x00	; 0
    22ee:	98 01       	movw	r18, r16
    22f0:	09 c0       	rjmp	.+18     	; 0x2304 <mcu_uart_set_baudrate+0xc4>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    22f2:	00 e0       	ldi	r16, 0x00	; 0
    22f4:	12 e0       	ldi	r17, 0x02	; 2
    22f6:	20 e0       	ldi	r18, 0x00	; 0
    22f8:	30 e0       	ldi	r19, 0x00	; 0
    22fa:	04 c0       	rjmp	.+8      	; 0x2304 <mcu_uart_set_baudrate+0xc4>
	uint32_t bsel = (uint32_t)(mcu_frq_peripheral_hz /(16 * baud)) - 1;

	if(bsel>0x0FFF)	return MCU_ERROR_UART_BAUDRATE_INVALID;
    22fc:	00 e0       	ldi	r16, 0x00	; 0
    22fe:	10 e2       	ldi	r17, 0x20	; 32
    2300:	20 e0       	ldi	r18, 0x00	; 0
    2302:	30 e0       	ldi	r19, 0x00	; 0
	mcu_enable_interrupt();

	mcu_uart_baud[num] = mcu_frq_peripheral_hz/((bsel+1)*16);

	return MCU_OK;
}
    2304:	b8 01       	movw	r22, r16
    2306:	c9 01       	movw	r24, r18
    2308:	df 91       	pop	r29
    230a:	cf 91       	pop	r28
    230c:	1f 91       	pop	r17
    230e:	0f 91       	pop	r16
    2310:	08 95       	ret

00002312 <mcu_uart_init>:

/** Ringbuffer Strukturen für jede UART */
static fifo_struct mcu_uart_buf[MCU_UART_TOTAL_NUMBER];

MCU_RESULT mcu_uart_init(MCU_UART_NUM num, uint32_t baud, uint8_t databits, uint8_t parity, uint8_t stopbits)
{
    2312:	6f 92       	push	r6
    2314:	7f 92       	push	r7
    2316:	8f 92       	push	r8
    2318:	9f 92       	push	r9
    231a:	af 92       	push	r10
    231c:	bf 92       	push	r11
    231e:	cf 92       	push	r12
    2320:	df 92       	push	r13
    2322:	ef 92       	push	r14
    2324:	ff 92       	push	r15
    2326:	0f 93       	push	r16
    2328:	1f 93       	push	r17
    232a:	cf 93       	push	r28
    232c:	df 93       	push	r29
    232e:	1f 92       	push	r1
    2330:	1f 92       	push	r1
    2332:	cd b7       	in	r28, 0x3d	; 61
    2334:	de b7       	in	r29, 0x3e	; 62
    2336:	98 2f       	mov	r25, r24
    2338:	4a 01       	movw	r8, r20
    233a:	5b 01       	movw	r10, r22
    233c:	8e 2d       	mov	r24, r14
	uint8_t usart_ctrlc = USART_CMODE_ASYNCHRONOUS_gc;
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    233e:	9f 3f       	cpi	r25, 0xFF	; 255
    2340:	09 f4       	brne	.+2      	; 0x2344 <mcu_uart_init+0x32>
    2342:	5e c0       	rjmp	.+188    	; 0x2400 <mcu_uart_init+0xee>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    2344:	98 30       	cpi	r25, 0x08	; 8
    2346:	08 f0       	brcs	.+2      	; 0x234a <mcu_uart_init+0x38>
    2348:	5f c0       	rjmp	.+190    	; 0x2408 <mcu_uart_init+0xf6>
	switch(databits)
    234a:	26 30       	cpi	r18, 0x06	; 6
    234c:	89 f0       	breq	.+34     	; 0x2370 <mcu_uart_init+0x5e>
    234e:	20 f4       	brcc	.+8      	; 0x2358 <mcu_uart_init+0x46>
    2350:	25 30       	cpi	r18, 0x05	; 5
    2352:	09 f0       	breq	.+2      	; 0x2356 <mcu_uart_init+0x44>
    2354:	5f c0       	rjmp	.+190    	; 0x2414 <mcu_uart_init+0x102>
    2356:	06 c0       	rjmp	.+12     	; 0x2364 <mcu_uart_init+0x52>
    2358:	27 30       	cpi	r18, 0x07	; 7
    235a:	31 f0       	breq	.+12     	; 0x2368 <mcu_uart_init+0x56>
    235c:	28 30       	cpi	r18, 0x08	; 8
    235e:	09 f0       	breq	.+2      	; 0x2362 <mcu_uart_init+0x50>
    2360:	59 c0       	rjmp	.+178    	; 0x2414 <mcu_uart_init+0x102>
    2362:	04 c0       	rjmp	.+8      	; 0x236c <mcu_uart_init+0x5a>
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
    2364:	20 e0       	ldi	r18, 0x00	; 0
    2366:	05 c0       	rjmp	.+10     	; 0x2372 <mcu_uart_init+0x60>
		case 6:		usart_ctrlc |= USART_CHSIZE_6BIT_gc; 	break;
		case 7:		usart_ctrlc |= USART_CHSIZE_7BIT_gc; 	break;
    2368:	22 e0       	ldi	r18, 0x02	; 2
    236a:	03 c0       	rjmp	.+6      	; 0x2372 <mcu_uart_init+0x60>
		case 8:		usart_ctrlc |= USART_CHSIZE_8BIT_gc; 	break;
    236c:	23 e0       	ldi	r18, 0x03	; 3
    236e:	01 c0       	rjmp	.+2      	; 0x2372 <mcu_uart_init+0x60>
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	switch(databits)
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
		case 6:		usart_ctrlc |= USART_CHSIZE_6BIT_gc; 	break;
    2370:	21 e0       	ldi	r18, 0x01	; 1
		case 7:		usart_ctrlc |= USART_CHSIZE_7BIT_gc; 	break;
		case 8:		usart_ctrlc |= USART_CHSIZE_8BIT_gc; 	break;
		default:	return MCU_ERROR_UART_DATABITS_INVALID;
	}
	switch(parity)
    2372:	0e 34       	cpi	r16, 0x4E	; 78
    2374:	49 f0       	breq	.+18     	; 0x2388 <mcu_uart_init+0x76>
    2376:	0f 34       	cpi	r16, 0x4F	; 79
    2378:	21 f0       	breq	.+8      	; 0x2382 <mcu_uart_init+0x70>
    237a:	05 34       	cpi	r16, 0x45	; 69
    237c:	09 f0       	breq	.+2      	; 0x2380 <mcu_uart_init+0x6e>
    237e:	50 c0       	rjmp	.+160    	; 0x2420 <mcu_uart_init+0x10e>
    2380:	02 c0       	rjmp	.+4      	; 0x2386 <mcu_uart_init+0x74>
	{
		case 'N':	usart_ctrlc |= USART_PMODE_DISABLED_gc;	break;	// Parität None
		case 'O':	usart_ctrlc |= USART_PMODE_ODD_gc; 		break;	// Parität Odd
    2382:	20 63       	ori	r18, 0x30	; 48
    2384:	01 c0       	rjmp	.+2      	; 0x2388 <mcu_uart_init+0x76>
		case 'E':	usart_ctrlc |= USART_PMODE_EVEN_gc; 	break;	// Parität Even
    2386:	20 62       	ori	r18, 0x20	; 32
		default:	return MCU_ERROR_UART_PARITY_INVALID;
	}
	switch(stopbits)
    2388:	81 30       	cpi	r24, 0x01	; 1
    238a:	21 f0       	breq	.+8      	; 0x2394 <mcu_uart_init+0x82>
    238c:	82 30       	cpi	r24, 0x02	; 2
    238e:	09 f0       	breq	.+2      	; 0x2392 <mcu_uart_init+0x80>
    2390:	4d c0       	rjmp	.+154    	; 0x242c <mcu_uart_init+0x11a>
	{
		case 1:		usart_ctrlc |= 0x00; 					break;	// 1 Stopbit
		case 2:		usart_ctrlc |= 0x08; 					break;	// 2 Stopbit
    2392:	28 60       	ori	r18, 0x08	; 8
		default:	return MCU_ERROR_UART_STOPBITS_INVALID;
	}

	mcu_uart_usartxn[num]->CTRLA = 0x00; 							// Interrupts deaktivieren
    2394:	09 2f       	mov	r16, r25
    2396:	10 e0       	ldi	r17, 0x00	; 0
    2398:	f8 01       	movw	r30, r16
    239a:	ee 0f       	add	r30, r30
    239c:	ff 1f       	adc	r31, r31
    239e:	e3 5d       	subi	r30, 0xD3	; 211
    23a0:	ff 4d       	sbci	r31, 0xDF	; 223
    23a2:	60 80       	ld	r6, Z
    23a4:	71 80       	ldd	r7, Z+1	; 0x01
    23a6:	f3 01       	movw	r30, r6
    23a8:	13 82       	std	Z+3, r1	; 0x03
	mcu_io_set(mcu_uart_tx_pin[num], 1);							// TXD Pin auf 1 setzen
    23aa:	f8 01       	movw	r30, r16
    23ac:	e3 5c       	subi	r30, 0xC3	; 195
    23ae:	ff 4d       	sbci	r31, 0xDF	; 223
    23b0:	f0 80       	ld	r15, Z
    23b2:	61 e0       	ldi	r22, 0x01	; 1
    23b4:	8f 2d       	mov	r24, r15
    23b6:	2a 83       	std	Y+2, r18	; 0x02
    23b8:	99 83       	std	Y+1, r25	; 0x01
    23ba:	0e 94 86 08 	call	0x110c	; 0x110c <mcu_io_set>
	mcu_io_set_dir(mcu_uart_tx_pin[num], MCU_IO_DIR_OUT);			// TXD Pin als Ausgang setzen
    23be:	61 e0       	ldi	r22, 0x01	; 1
    23c0:	8f 2d       	mov	r24, r15
    23c2:	0e 94 59 08 	call	0x10b2	; 0x10b2 <mcu_io_set_dir>
	baud_set = mcu_uart_set_baudrate(num, baud);					// Baudrate setzen
    23c6:	b5 01       	movw	r22, r10
    23c8:	a4 01       	movw	r20, r8
    23ca:	99 81       	ldd	r25, Y+1	; 0x01
    23cc:	89 2f       	mov	r24, r25
    23ce:	0e 94 20 11 	call	0x2240	; 0x2240 <mcu_uart_set_baudrate>
    23d2:	6b 01       	movw	r12, r22
    23d4:	7c 01       	movw	r14, r24
	mcu_uart_usartxn[num]->CTRLC = usart_ctrlc;
    23d6:	2a 81       	ldd	r18, Y+2	; 0x02
    23d8:	f3 01       	movw	r30, r6
    23da:	25 83       	std	Z+5, r18	; 0x05
	mcu_uart_usartxn[num]->CTRLB = 0x18;							// Receive und Transmit aktivieren
    23dc:	88 e1       	ldi	r24, 0x18	; 24
    23de:	84 83       	std	Z+4, r24	; 0x04

	fifo_init(&mcu_uart_buf[num], 1, NULL, 0);
    23e0:	2e e0       	ldi	r18, 0x0E	; 14
    23e2:	20 9f       	mul	r18, r16
    23e4:	c0 01       	movw	r24, r0
    23e6:	21 9f       	mul	r18, r17
    23e8:	90 0d       	add	r25, r0
    23ea:	11 24       	eor	r1, r1
    23ec:	20 e0       	ldi	r18, 0x00	; 0
    23ee:	30 e0       	ldi	r19, 0x00	; 0
    23f0:	40 e0       	ldi	r20, 0x00	; 0
    23f2:	50 e0       	ldi	r21, 0x00	; 0
    23f4:	61 e0       	ldi	r22, 0x01	; 1
    23f6:	8e 5b       	subi	r24, 0xBE	; 190
    23f8:	9e 4d       	sbci	r25, 0xDE	; 222
    23fa:	0e 94 cb 02 	call	0x596	; 0x596 <fifo_init>

	return baud_set;
    23fe:	1b c0       	rjmp	.+54     	; 0x2436 <mcu_uart_init+0x124>

MCU_RESULT mcu_uart_init(MCU_UART_NUM num, uint32_t baud, uint8_t databits, uint8_t parity, uint8_t stopbits)
{
	uint8_t usart_ctrlc = USART_CMODE_ASYNCHRONOUS_gc;
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    2400:	c1 2c       	mov	r12, r1
    2402:	d1 2c       	mov	r13, r1
    2404:	76 01       	movw	r14, r12
    2406:	17 c0       	rjmp	.+46     	; 0x2436 <mcu_uart_init+0x124>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    2408:	c1 2c       	mov	r12, r1
    240a:	02 e0       	ldi	r16, 0x02	; 2
    240c:	d0 2e       	mov	r13, r16
    240e:	e1 2c       	mov	r14, r1
    2410:	f1 2c       	mov	r15, r1
    2412:	11 c0       	rjmp	.+34     	; 0x2436 <mcu_uart_init+0x124>
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
		case 6:		usart_ctrlc |= USART_CHSIZE_6BIT_gc; 	break;
		case 7:		usart_ctrlc |= USART_CHSIZE_7BIT_gc; 	break;
		case 8:		usart_ctrlc |= USART_CHSIZE_8BIT_gc; 	break;
		default:	return MCU_ERROR_UART_DATABITS_INVALID;
    2414:	c1 2c       	mov	r12, r1
    2416:	14 e0       	ldi	r17, 0x04	; 4
    2418:	d1 2e       	mov	r13, r17
    241a:	e1 2c       	mov	r14, r1
    241c:	f1 2c       	mov	r15, r1
    241e:	0b c0       	rjmp	.+22     	; 0x2436 <mcu_uart_init+0x124>
	switch(parity)
	{
		case 'N':	usart_ctrlc |= USART_PMODE_DISABLED_gc;	break;	// Parität None
		case 'O':	usart_ctrlc |= USART_PMODE_ODD_gc; 		break;	// Parität Odd
		case 'E':	usart_ctrlc |= USART_PMODE_EVEN_gc; 	break;	// Parität Even
		default:	return MCU_ERROR_UART_PARITY_INVALID;
    2420:	c1 2c       	mov	r12, r1
    2422:	b8 e0       	ldi	r27, 0x08	; 8
    2424:	db 2e       	mov	r13, r27
    2426:	e1 2c       	mov	r14, r1
    2428:	f1 2c       	mov	r15, r1
    242a:	05 c0       	rjmp	.+10     	; 0x2436 <mcu_uart_init+0x124>
	}
	switch(stopbits)
	{
		case 1:		usart_ctrlc |= 0x00; 					break;	// 1 Stopbit
		case 2:		usart_ctrlc |= 0x08; 					break;	// 2 Stopbit
		default:	return MCU_ERROR_UART_STOPBITS_INVALID;
    242c:	c1 2c       	mov	r12, r1
    242e:	a0 e1       	ldi	r26, 0x10	; 16
    2430:	da 2e       	mov	r13, r26
    2432:	e1 2c       	mov	r14, r1
    2434:	f1 2c       	mov	r15, r1
	mcu_uart_usartxn[num]->CTRLB = 0x18;							// Receive und Transmit aktivieren

	fifo_init(&mcu_uart_buf[num], 1, NULL, 0);

	return baud_set;
}
    2436:	b6 01       	movw	r22, r12
    2438:	c7 01       	movw	r24, r14
    243a:	0f 90       	pop	r0
    243c:	0f 90       	pop	r0
    243e:	df 91       	pop	r29
    2440:	cf 91       	pop	r28
    2442:	1f 91       	pop	r17
    2444:	0f 91       	pop	r16
    2446:	ff 90       	pop	r15
    2448:	ef 90       	pop	r14
    244a:	df 90       	pop	r13
    244c:	cf 90       	pop	r12
    244e:	bf 90       	pop	r11
    2450:	af 90       	pop	r10
    2452:	9f 90       	pop	r9
    2454:	8f 90       	pop	r8
    2456:	7f 90       	pop	r7
    2458:	6f 90       	pop	r6
    245a:	08 95       	ret

0000245c <mcu_uart_get_baud>:

	return MCU_OK;
}

uint32_t mcu_uart_get_baud(MCU_UART_NUM num)
{
    245c:	0f 93       	push	r16
    245e:	1f 93       	push	r17
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;
    2460:	88 30       	cpi	r24, 0x08	; 8
    2462:	58 f4       	brcc	.+22     	; 0x247a <mcu_uart_get_baud+0x1e>
	return mcu_uart_baud[num];
    2464:	94 e0       	ldi	r25, 0x04	; 4
    2466:	89 9f       	mul	r24, r25
    2468:	f0 01       	movw	r30, r0
    246a:	11 24       	eor	r1, r1
    246c:	ee 53       	subi	r30, 0x3E	; 62
    246e:	fe 4d       	sbci	r31, 0xDE	; 222
    2470:	00 81       	ld	r16, Z
    2472:	11 81       	ldd	r17, Z+1	; 0x01
    2474:	22 81       	ldd	r18, Z+2	; 0x02
    2476:	33 81       	ldd	r19, Z+3	; 0x03
    2478:	03 c0       	rjmp	.+6      	; 0x2480 <mcu_uart_get_baud+0x24>
	return MCU_OK;
}

uint32_t mcu_uart_get_baud(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;
    247a:	00 e0       	ldi	r16, 0x00	; 0
    247c:	10 e0       	ldi	r17, 0x00	; 0
    247e:	98 01       	movw	r18, r16
	return mcu_uart_baud[num];
}
    2480:	b8 01       	movw	r22, r16
    2482:	c9 01       	movw	r24, r18
    2484:	1f 91       	pop	r17
    2486:	0f 91       	pop	r16
    2488:	08 95       	ret

0000248a <mcu_uart_putc>:

void mcu_uart_putc(MCU_UART_NUM num, uint8_t data)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return;						// Abbrechen wenn UART ungültig -> Sonst läuft Array über
    248a:	88 30       	cpi	r24, 0x08	; 8
    248c:	68 f4       	brcc	.+26     	; 0x24a8 <mcu_uart_putc+0x1e>
	while(!(mcu_uart_usartxn[num]->STATUS & USART_DREIF_bm));	// Warte bis das Register leer ist
    248e:	e8 2f       	mov	r30, r24
    2490:	f0 e0       	ldi	r31, 0x00	; 0
    2492:	ee 0f       	add	r30, r30
    2494:	ff 1f       	adc	r31, r31
    2496:	e3 5d       	subi	r30, 0xD3	; 211
    2498:	ff 4d       	sbci	r31, 0xDF	; 223
    249a:	01 90       	ld	r0, Z+
    249c:	f0 81       	ld	r31, Z
    249e:	e0 2d       	mov	r30, r0
    24a0:	81 81       	ldd	r24, Z+1	; 0x01
    24a2:	85 ff       	sbrs	r24, 5
    24a4:	fd cf       	rjmp	.-6      	; 0x24a0 <mcu_uart_putc+0x16>
	mcu_uart_usartxn[num]->DATA = data;							// Schreibe Daten in das Senderegister
    24a6:	60 83       	st	Z, r22
    24a8:	08 95       	ret

000024aa <mcu_uart_available>:
}

uint16_t mcu_uart_available(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;					// Abbrechen wenn UART ungültig -> Sonst läuft Array über
    24aa:	88 30       	cpi	r24, 0x08	; 8
    24ac:	40 f4       	brcc	.+16     	; 0x24be <mcu_uart_available+0x14>
	return fifo_data_available(&mcu_uart_buf[num]);
    24ae:	2e e0       	ldi	r18, 0x0E	; 14
    24b0:	82 9f       	mul	r24, r18
    24b2:	c0 01       	movw	r24, r0
    24b4:	11 24       	eor	r1, r1
    24b6:	8e 5b       	subi	r24, 0xBE	; 190
    24b8:	9e 4d       	sbci	r25, 0xDE	; 222
    24ba:	0c 94 e5 03 	jmp	0x7ca	; 0x7ca <fifo_data_available>
}
    24be:	80 e0       	ldi	r24, 0x00	; 0
    24c0:	90 e0       	ldi	r25, 0x00	; 0
    24c2:	08 95       	ret

000024c4 <mcu_uart_getc>:

uint8_t mcu_uart_getc(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;					// Abbrechen wenn UART ungültig -> Sonst läuft Array über
    24c4:	88 30       	cpi	r24, 0x08	; 8
    24c6:	40 f4       	brcc	.+16     	; 0x24d8 <mcu_uart_getc+0x14>
	return fifo_get8(&mcu_uart_buf[num]);
    24c8:	2e e0       	ldi	r18, 0x0E	; 14
    24ca:	82 9f       	mul	r24, r18
    24cc:	c0 01       	movw	r24, r0
    24ce:	11 24       	eor	r1, r1
    24d0:	8e 5b       	subi	r24, 0xBE	; 190
    24d2:	9e 4d       	sbci	r25, 0xDE	; 222
    24d4:	0c 94 a8 03 	jmp	0x750	; 0x750 <fifo_get8>
}
    24d8:	80 e0       	ldi	r24, 0x00	; 0
    24da:	08 95       	ret

000024dc <mcu_uart_clear_rx>:

MCU_RESULT mcu_uart_clear_rx(MCU_UART_NUM num)
{
    24dc:	0f 93       	push	r16
    24de:	1f 93       	push	r17
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    24e0:	8f 3f       	cpi	r24, 0xFF	; 255
    24e2:	51 f0       	breq	.+20     	; 0x24f8 <mcu_uart_clear_rx+0x1c>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    24e4:	88 30       	cpi	r24, 0x08	; 8
    24e6:	60 f4       	brcc	.+24     	; 0x2500 <mcu_uart_clear_rx+0x24>
	fifo_clear(&mcu_uart_buf[num]);
    24e8:	2e e0       	ldi	r18, 0x0E	; 14
    24ea:	82 9f       	mul	r24, r18
    24ec:	c0 01       	movw	r24, r0
    24ee:	11 24       	eor	r1, r1
    24f0:	8e 5b       	subi	r24, 0xBE	; 190
    24f2:	9e 4d       	sbci	r25, 0xDE	; 222
    24f4:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <fifo_clear>
	return fifo_get8(&mcu_uart_buf[num]);
}

MCU_RESULT mcu_uart_clear_rx(MCU_UART_NUM num)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    24f8:	00 e0       	ldi	r16, 0x00	; 0
    24fa:	10 e0       	ldi	r17, 0x00	; 0
    24fc:	98 01       	movw	r18, r16
    24fe:	04 c0       	rjmp	.+8      	; 0x2508 <mcu_uart_clear_rx+0x2c>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    2500:	00 e0       	ldi	r16, 0x00	; 0
    2502:	12 e0       	ldi	r17, 0x02	; 2
    2504:	20 e0       	ldi	r18, 0x00	; 0
    2506:	30 e0       	ldi	r19, 0x00	; 0
	fifo_clear(&mcu_uart_buf[num]);
	return MCU_OK;
}
    2508:	b8 01       	movw	r22, r16
    250a:	c9 01       	movw	r24, r18
    250c:	1f 91       	pop	r17
    250e:	0f 91       	pop	r16
    2510:	08 95       	ret

00002512 <__vector_25>:
	rcv = mcu_uart_usartxn[num]->DATA;
	if(mcu_uart_alternative_receive[num])	((void(*)(uint8_t))mcu_uart_alternative_receive[num])(rcv);	// Wenn Alternativer Empfang gesetzt ist, diesem das Byte übergeben
	else									fifo_put8(&mcu_uart_buf[num], rcv);					// Sonst in Empfangsbuffer kopieren
}

ISR(USARTC0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_C0); } /**< Receive Interrupt von UART C0 */
    2512:	1f 92       	push	r1
    2514:	0f 92       	push	r0
    2516:	0f b6       	in	r0, 0x3f	; 63
    2518:	0f 92       	push	r0
    251a:	11 24       	eor	r1, r1
    251c:	08 b6       	in	r0, 0x38	; 56
    251e:	0f 92       	push	r0
    2520:	18 be       	out	0x38, r1	; 56
    2522:	09 b6       	in	r0, 0x39	; 57
    2524:	0f 92       	push	r0
    2526:	19 be       	out	0x39, r1	; 57
    2528:	0b b6       	in	r0, 0x3b	; 59
    252a:	0f 92       	push	r0
    252c:	1b be       	out	0x3b, r1	; 59
    252e:	2f 93       	push	r18
    2530:	3f 93       	push	r19
    2532:	4f 93       	push	r20
    2534:	5f 93       	push	r21
    2536:	6f 93       	push	r22
    2538:	7f 93       	push	r23
    253a:	8f 93       	push	r24
    253c:	9f 93       	push	r25
    253e:	af 93       	push	r26
    2540:	bf 93       	push	r27
    2542:	ef 93       	push	r30
    2544:	ff 93       	push	r31
    2546:	80 e0       	ldi	r24, 0x00	; 0
    2548:	0e 94 85 07 	call	0xf0a	; 0xf0a <mcu_uart_rcv_interrupt.part.1>
    254c:	ff 91       	pop	r31
    254e:	ef 91       	pop	r30
    2550:	bf 91       	pop	r27
    2552:	af 91       	pop	r26
    2554:	9f 91       	pop	r25
    2556:	8f 91       	pop	r24
    2558:	7f 91       	pop	r23
    255a:	6f 91       	pop	r22
    255c:	5f 91       	pop	r21
    255e:	4f 91       	pop	r20
    2560:	3f 91       	pop	r19
    2562:	2f 91       	pop	r18
    2564:	0f 90       	pop	r0
    2566:	0b be       	out	0x3b, r0	; 59
    2568:	0f 90       	pop	r0
    256a:	09 be       	out	0x39, r0	; 57
    256c:	0f 90       	pop	r0
    256e:	08 be       	out	0x38, r0	; 56
    2570:	0f 90       	pop	r0
    2572:	0f be       	out	0x3f, r0	; 63
    2574:	0f 90       	pop	r0
    2576:	1f 90       	pop	r1
    2578:	18 95       	reti

0000257a <__vector_28>:
ISR(USARTC1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_C1); } /**< Receive Interrupt von UART C1 */
    257a:	1f 92       	push	r1
    257c:	0f 92       	push	r0
    257e:	0f b6       	in	r0, 0x3f	; 63
    2580:	0f 92       	push	r0
    2582:	11 24       	eor	r1, r1
    2584:	08 b6       	in	r0, 0x38	; 56
    2586:	0f 92       	push	r0
    2588:	18 be       	out	0x38, r1	; 56
    258a:	09 b6       	in	r0, 0x39	; 57
    258c:	0f 92       	push	r0
    258e:	19 be       	out	0x39, r1	; 57
    2590:	0b b6       	in	r0, 0x3b	; 59
    2592:	0f 92       	push	r0
    2594:	1b be       	out	0x3b, r1	; 59
    2596:	2f 93       	push	r18
    2598:	3f 93       	push	r19
    259a:	4f 93       	push	r20
    259c:	5f 93       	push	r21
    259e:	6f 93       	push	r22
    25a0:	7f 93       	push	r23
    25a2:	8f 93       	push	r24
    25a4:	9f 93       	push	r25
    25a6:	af 93       	push	r26
    25a8:	bf 93       	push	r27
    25aa:	ef 93       	push	r30
    25ac:	ff 93       	push	r31
    25ae:	81 e0       	ldi	r24, 0x01	; 1
    25b0:	0e 94 85 07 	call	0xf0a	; 0xf0a <mcu_uart_rcv_interrupt.part.1>
    25b4:	ff 91       	pop	r31
    25b6:	ef 91       	pop	r30
    25b8:	bf 91       	pop	r27
    25ba:	af 91       	pop	r26
    25bc:	9f 91       	pop	r25
    25be:	8f 91       	pop	r24
    25c0:	7f 91       	pop	r23
    25c2:	6f 91       	pop	r22
    25c4:	5f 91       	pop	r21
    25c6:	4f 91       	pop	r20
    25c8:	3f 91       	pop	r19
    25ca:	2f 91       	pop	r18
    25cc:	0f 90       	pop	r0
    25ce:	0b be       	out	0x3b, r0	; 59
    25d0:	0f 90       	pop	r0
    25d2:	09 be       	out	0x39, r0	; 57
    25d4:	0f 90       	pop	r0
    25d6:	08 be       	out	0x38, r0	; 56
    25d8:	0f 90       	pop	r0
    25da:	0f be       	out	0x3f, r0	; 63
    25dc:	0f 90       	pop	r0
    25de:	1f 90       	pop	r1
    25e0:	18 95       	reti

000025e2 <__vector_88>:
ISR(USARTD0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_D0); } /**< Receive Interrupt von UART D0 */
    25e2:	1f 92       	push	r1
    25e4:	0f 92       	push	r0
    25e6:	0f b6       	in	r0, 0x3f	; 63
    25e8:	0f 92       	push	r0
    25ea:	11 24       	eor	r1, r1
    25ec:	08 b6       	in	r0, 0x38	; 56
    25ee:	0f 92       	push	r0
    25f0:	18 be       	out	0x38, r1	; 56
    25f2:	09 b6       	in	r0, 0x39	; 57
    25f4:	0f 92       	push	r0
    25f6:	19 be       	out	0x39, r1	; 57
    25f8:	0b b6       	in	r0, 0x3b	; 59
    25fa:	0f 92       	push	r0
    25fc:	1b be       	out	0x3b, r1	; 59
    25fe:	2f 93       	push	r18
    2600:	3f 93       	push	r19
    2602:	4f 93       	push	r20
    2604:	5f 93       	push	r21
    2606:	6f 93       	push	r22
    2608:	7f 93       	push	r23
    260a:	8f 93       	push	r24
    260c:	9f 93       	push	r25
    260e:	af 93       	push	r26
    2610:	bf 93       	push	r27
    2612:	ef 93       	push	r30
    2614:	ff 93       	push	r31
    2616:	82 e0       	ldi	r24, 0x02	; 2
    2618:	0e 94 85 07 	call	0xf0a	; 0xf0a <mcu_uart_rcv_interrupt.part.1>
    261c:	ff 91       	pop	r31
    261e:	ef 91       	pop	r30
    2620:	bf 91       	pop	r27
    2622:	af 91       	pop	r26
    2624:	9f 91       	pop	r25
    2626:	8f 91       	pop	r24
    2628:	7f 91       	pop	r23
    262a:	6f 91       	pop	r22
    262c:	5f 91       	pop	r21
    262e:	4f 91       	pop	r20
    2630:	3f 91       	pop	r19
    2632:	2f 91       	pop	r18
    2634:	0f 90       	pop	r0
    2636:	0b be       	out	0x3b, r0	; 59
    2638:	0f 90       	pop	r0
    263a:	09 be       	out	0x39, r0	; 57
    263c:	0f 90       	pop	r0
    263e:	08 be       	out	0x38, r0	; 56
    2640:	0f 90       	pop	r0
    2642:	0f be       	out	0x3f, r0	; 63
    2644:	0f 90       	pop	r0
    2646:	1f 90       	pop	r1
    2648:	18 95       	reti

0000264a <__vector_91>:
ISR(USARTD1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_D1); } /**< Receive Interrupt von UART D1 */
    264a:	1f 92       	push	r1
    264c:	0f 92       	push	r0
    264e:	0f b6       	in	r0, 0x3f	; 63
    2650:	0f 92       	push	r0
    2652:	11 24       	eor	r1, r1
    2654:	08 b6       	in	r0, 0x38	; 56
    2656:	0f 92       	push	r0
    2658:	18 be       	out	0x38, r1	; 56
    265a:	09 b6       	in	r0, 0x39	; 57
    265c:	0f 92       	push	r0
    265e:	19 be       	out	0x39, r1	; 57
    2660:	0b b6       	in	r0, 0x3b	; 59
    2662:	0f 92       	push	r0
    2664:	1b be       	out	0x3b, r1	; 59
    2666:	2f 93       	push	r18
    2668:	3f 93       	push	r19
    266a:	4f 93       	push	r20
    266c:	5f 93       	push	r21
    266e:	6f 93       	push	r22
    2670:	7f 93       	push	r23
    2672:	8f 93       	push	r24
    2674:	9f 93       	push	r25
    2676:	af 93       	push	r26
    2678:	bf 93       	push	r27
    267a:	ef 93       	push	r30
    267c:	ff 93       	push	r31
    267e:	83 e0       	ldi	r24, 0x03	; 3
    2680:	0e 94 85 07 	call	0xf0a	; 0xf0a <mcu_uart_rcv_interrupt.part.1>
    2684:	ff 91       	pop	r31
    2686:	ef 91       	pop	r30
    2688:	bf 91       	pop	r27
    268a:	af 91       	pop	r26
    268c:	9f 91       	pop	r25
    268e:	8f 91       	pop	r24
    2690:	7f 91       	pop	r23
    2692:	6f 91       	pop	r22
    2694:	5f 91       	pop	r21
    2696:	4f 91       	pop	r20
    2698:	3f 91       	pop	r19
    269a:	2f 91       	pop	r18
    269c:	0f 90       	pop	r0
    269e:	0b be       	out	0x3b, r0	; 59
    26a0:	0f 90       	pop	r0
    26a2:	09 be       	out	0x39, r0	; 57
    26a4:	0f 90       	pop	r0
    26a6:	08 be       	out	0x38, r0	; 56
    26a8:	0f 90       	pop	r0
    26aa:	0f be       	out	0x3f, r0	; 63
    26ac:	0f 90       	pop	r0
    26ae:	1f 90       	pop	r1
    26b0:	18 95       	reti

000026b2 <__vector_58>:
ISR(USARTE0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_E0); } /**< Receive Interrupt von UART E0 */
    26b2:	1f 92       	push	r1
    26b4:	0f 92       	push	r0
    26b6:	0f b6       	in	r0, 0x3f	; 63
    26b8:	0f 92       	push	r0
    26ba:	11 24       	eor	r1, r1
    26bc:	08 b6       	in	r0, 0x38	; 56
    26be:	0f 92       	push	r0
    26c0:	18 be       	out	0x38, r1	; 56
    26c2:	09 b6       	in	r0, 0x39	; 57
    26c4:	0f 92       	push	r0
    26c6:	19 be       	out	0x39, r1	; 57
    26c8:	0b b6       	in	r0, 0x3b	; 59
    26ca:	0f 92       	push	r0
    26cc:	1b be       	out	0x3b, r1	; 59
    26ce:	2f 93       	push	r18
    26d0:	3f 93       	push	r19
    26d2:	4f 93       	push	r20
    26d4:	5f 93       	push	r21
    26d6:	6f 93       	push	r22
    26d8:	7f 93       	push	r23
    26da:	8f 93       	push	r24
    26dc:	9f 93       	push	r25
    26de:	af 93       	push	r26
    26e0:	bf 93       	push	r27
    26e2:	ef 93       	push	r30
    26e4:	ff 93       	push	r31
    26e6:	84 e0       	ldi	r24, 0x04	; 4
    26e8:	0e 94 85 07 	call	0xf0a	; 0xf0a <mcu_uart_rcv_interrupt.part.1>
    26ec:	ff 91       	pop	r31
    26ee:	ef 91       	pop	r30
    26f0:	bf 91       	pop	r27
    26f2:	af 91       	pop	r26
    26f4:	9f 91       	pop	r25
    26f6:	8f 91       	pop	r24
    26f8:	7f 91       	pop	r23
    26fa:	6f 91       	pop	r22
    26fc:	5f 91       	pop	r21
    26fe:	4f 91       	pop	r20
    2700:	3f 91       	pop	r19
    2702:	2f 91       	pop	r18
    2704:	0f 90       	pop	r0
    2706:	0b be       	out	0x3b, r0	; 59
    2708:	0f 90       	pop	r0
    270a:	09 be       	out	0x39, r0	; 57
    270c:	0f 90       	pop	r0
    270e:	08 be       	out	0x38, r0	; 56
    2710:	0f 90       	pop	r0
    2712:	0f be       	out	0x3f, r0	; 63
    2714:	0f 90       	pop	r0
    2716:	1f 90       	pop	r1
    2718:	18 95       	reti

0000271a <__vector_61>:
ISR(USARTE1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_E1); } /**< Receive Interrupt von UART E1 */
    271a:	1f 92       	push	r1
    271c:	0f 92       	push	r0
    271e:	0f b6       	in	r0, 0x3f	; 63
    2720:	0f 92       	push	r0
    2722:	11 24       	eor	r1, r1
    2724:	08 b6       	in	r0, 0x38	; 56
    2726:	0f 92       	push	r0
    2728:	18 be       	out	0x38, r1	; 56
    272a:	09 b6       	in	r0, 0x39	; 57
    272c:	0f 92       	push	r0
    272e:	19 be       	out	0x39, r1	; 57
    2730:	0b b6       	in	r0, 0x3b	; 59
    2732:	0f 92       	push	r0
    2734:	1b be       	out	0x3b, r1	; 59
    2736:	2f 93       	push	r18
    2738:	3f 93       	push	r19
    273a:	4f 93       	push	r20
    273c:	5f 93       	push	r21
    273e:	6f 93       	push	r22
    2740:	7f 93       	push	r23
    2742:	8f 93       	push	r24
    2744:	9f 93       	push	r25
    2746:	af 93       	push	r26
    2748:	bf 93       	push	r27
    274a:	ef 93       	push	r30
    274c:	ff 93       	push	r31
    274e:	85 e0       	ldi	r24, 0x05	; 5
    2750:	0e 94 85 07 	call	0xf0a	; 0xf0a <mcu_uart_rcv_interrupt.part.1>
    2754:	ff 91       	pop	r31
    2756:	ef 91       	pop	r30
    2758:	bf 91       	pop	r27
    275a:	af 91       	pop	r26
    275c:	9f 91       	pop	r25
    275e:	8f 91       	pop	r24
    2760:	7f 91       	pop	r23
    2762:	6f 91       	pop	r22
    2764:	5f 91       	pop	r21
    2766:	4f 91       	pop	r20
    2768:	3f 91       	pop	r19
    276a:	2f 91       	pop	r18
    276c:	0f 90       	pop	r0
    276e:	0b be       	out	0x3b, r0	; 59
    2770:	0f 90       	pop	r0
    2772:	09 be       	out	0x39, r0	; 57
    2774:	0f 90       	pop	r0
    2776:	08 be       	out	0x38, r0	; 56
    2778:	0f 90       	pop	r0
    277a:	0f be       	out	0x3f, r0	; 63
    277c:	0f 90       	pop	r0
    277e:	1f 90       	pop	r1
    2780:	18 95       	reti

00002782 <__vector_119>:
ISR(USARTF0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_F0); } /**< Receive Interrupt von UART F0 */
    2782:	1f 92       	push	r1
    2784:	0f 92       	push	r0
    2786:	0f b6       	in	r0, 0x3f	; 63
    2788:	0f 92       	push	r0
    278a:	11 24       	eor	r1, r1
    278c:	08 b6       	in	r0, 0x38	; 56
    278e:	0f 92       	push	r0
    2790:	18 be       	out	0x38, r1	; 56
    2792:	09 b6       	in	r0, 0x39	; 57
    2794:	0f 92       	push	r0
    2796:	19 be       	out	0x39, r1	; 57
    2798:	0b b6       	in	r0, 0x3b	; 59
    279a:	0f 92       	push	r0
    279c:	1b be       	out	0x3b, r1	; 59
    279e:	2f 93       	push	r18
    27a0:	3f 93       	push	r19
    27a2:	4f 93       	push	r20
    27a4:	5f 93       	push	r21
    27a6:	6f 93       	push	r22
    27a8:	7f 93       	push	r23
    27aa:	8f 93       	push	r24
    27ac:	9f 93       	push	r25
    27ae:	af 93       	push	r26
    27b0:	bf 93       	push	r27
    27b2:	ef 93       	push	r30
    27b4:	ff 93       	push	r31
    27b6:	86 e0       	ldi	r24, 0x06	; 6
    27b8:	0e 94 85 07 	call	0xf0a	; 0xf0a <mcu_uart_rcv_interrupt.part.1>
    27bc:	ff 91       	pop	r31
    27be:	ef 91       	pop	r30
    27c0:	bf 91       	pop	r27
    27c2:	af 91       	pop	r26
    27c4:	9f 91       	pop	r25
    27c6:	8f 91       	pop	r24
    27c8:	7f 91       	pop	r23
    27ca:	6f 91       	pop	r22
    27cc:	5f 91       	pop	r21
    27ce:	4f 91       	pop	r20
    27d0:	3f 91       	pop	r19
    27d2:	2f 91       	pop	r18
    27d4:	0f 90       	pop	r0
    27d6:	0b be       	out	0x3b, r0	; 59
    27d8:	0f 90       	pop	r0
    27da:	09 be       	out	0x39, r0	; 57
    27dc:	0f 90       	pop	r0
    27de:	08 be       	out	0x38, r0	; 56
    27e0:	0f 90       	pop	r0
    27e2:	0f be       	out	0x3f, r0	; 63
    27e4:	0f 90       	pop	r0
    27e6:	1f 90       	pop	r1
    27e8:	18 95       	reti

000027ea <__vector_122>:
ISR(USARTF1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_F1); } /**< Receive Interrupt von UART F1 */
    27ea:	1f 92       	push	r1
    27ec:	0f 92       	push	r0
    27ee:	0f b6       	in	r0, 0x3f	; 63
    27f0:	0f 92       	push	r0
    27f2:	11 24       	eor	r1, r1
    27f4:	08 b6       	in	r0, 0x38	; 56
    27f6:	0f 92       	push	r0
    27f8:	18 be       	out	0x38, r1	; 56
    27fa:	09 b6       	in	r0, 0x39	; 57
    27fc:	0f 92       	push	r0
    27fe:	19 be       	out	0x39, r1	; 57
    2800:	0b b6       	in	r0, 0x3b	; 59
    2802:	0f 92       	push	r0
    2804:	1b be       	out	0x3b, r1	; 59
    2806:	2f 93       	push	r18
    2808:	3f 93       	push	r19
    280a:	4f 93       	push	r20
    280c:	5f 93       	push	r21
    280e:	6f 93       	push	r22
    2810:	7f 93       	push	r23
    2812:	8f 93       	push	r24
    2814:	9f 93       	push	r25
    2816:	af 93       	push	r26
    2818:	bf 93       	push	r27
    281a:	ef 93       	push	r30
    281c:	ff 93       	push	r31
    281e:	87 e0       	ldi	r24, 0x07	; 7
    2820:	0e 94 85 07 	call	0xf0a	; 0xf0a <mcu_uart_rcv_interrupt.part.1>
    2824:	ff 91       	pop	r31
    2826:	ef 91       	pop	r30
    2828:	bf 91       	pop	r27
    282a:	af 91       	pop	r26
    282c:	9f 91       	pop	r25
    282e:	8f 91       	pop	r24
    2830:	7f 91       	pop	r23
    2832:	6f 91       	pop	r22
    2834:	5f 91       	pop	r21
    2836:	4f 91       	pop	r20
    2838:	3f 91       	pop	r19
    283a:	2f 91       	pop	r18
    283c:	0f 90       	pop	r0
    283e:	0b be       	out	0x3b, r0	; 59
    2840:	0f 90       	pop	r0
    2842:	09 be       	out	0x39, r0	; 57
    2844:	0f 90       	pop	r0
    2846:	08 be       	out	0x38, r0	; 56
    2848:	0f 90       	pop	r0
    284a:	0f be       	out	0x3f, r0	; 63
    284c:	0f 90       	pop	r0
    284e:	1f 90       	pop	r1
    2850:	18 95       	reti

00002852 <mcu_spi_set_clock>:
						mode<<2;	// [3:2]	SPI Mode
	return mcu_spi_set_clock(num, frq);
}

MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
    2852:	cf 92       	push	r12
    2854:	df 92       	push	r13
    2856:	ef 92       	push	r14
    2858:	ff 92       	push	r15
    285a:	cf 93       	push	r28
    285c:	c8 2f       	mov	r28, r24
    285e:	9a 01       	movw	r18, r20
    2860:	ab 01       	movw	r20, r22
/**********************
 * Funktionen
 *********************/
uint32_t mcu_get_frq_external(void){ 			return mcu_frq_ext_hz; }
uint32_t mcu_get_frq_cpu(void){ 				return mcu_frq_cpu_hz; }
uint32_t mcu_get_frq_peripheral(void){ 		return mcu_frq_peripheral_hz; }
    2862:	c0 90 e1 20 	lds	r12, 0x20E1
    2866:	d0 90 e2 20 	lds	r13, 0x20E2
    286a:	e0 90 e3 20 	lds	r14, 0x20E3
    286e:	f0 90 e4 20 	lds	r15, 0x20E4
MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
	uint8_t prescaler = 0;
	uint8_t clk_dbl = 0;
	uint32_t tmp = mcu_get_frq_peripheral()/frq;
	if(num>=MCU_SPI_TOTAL_NUMBER)	return MCU_ERROR_SPI_NUM_INVALID;
    2872:	84 30       	cpi	r24, 0x04	; 4
    2874:	08 f0       	brcs	.+2      	; 0x2878 <mcu_spi_set_clock+0x26>
    2876:	a7 c0       	rjmp	.+334    	; 0x29c6 <mcu_spi_set_clock+0x174>

MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
	uint8_t prescaler = 0;
	uint8_t clk_dbl = 0;
	uint32_t tmp = mcu_get_frq_peripheral()/frq;
    2878:	c7 01       	movw	r24, r14
    287a:	b6 01       	movw	r22, r12
    287c:	0e 94 12 18 	call	0x3024	; 0x3024 <__udivmodsi4>
	if(num>=MCU_SPI_TOTAL_NUMBER)	return MCU_ERROR_SPI_NUM_INVALID;
	if(tmp>128)						return MCU_ERROR_SPI_CLOCK_INVALID;
    2880:	21 38       	cpi	r18, 0x81	; 129
    2882:	31 05       	cpc	r19, r1
    2884:	41 05       	cpc	r20, r1
    2886:	51 05       	cpc	r21, r1
    2888:	08 f0       	brcs	.+2      	; 0x288c <mcu_spi_set_clock+0x3a>
    288a:	a3 c0       	rjmp	.+326    	; 0x29d2 <mcu_spi_set_clock+0x180>

	mcu_spi_frq[num] = mcu_get_frq_peripheral();
    288c:	8c 2f       	mov	r24, r28
    288e:	90 e0       	ldi	r25, 0x00	; 0
    2890:	fc 01       	movw	r30, r24
    2892:	ee 0f       	add	r30, r30
    2894:	ff 1f       	adc	r31, r31
    2896:	ee 0f       	add	r30, r30
    2898:	ff 1f       	adc	r31, r31
    289a:	ee 51       	subi	r30, 0x1E	; 30
    289c:	fe 4d       	sbci	r31, 0xDE	; 222
    289e:	c0 82       	st	Z, r12
    28a0:	d1 82       	std	Z+1, r13	; 0x01
    28a2:	e2 82       	std	Z+2, r14	; 0x02
    28a4:	f3 82       	std	Z+3, r15	; 0x03

	if(tmp>96)		{						prescaler = 0x03;	mcu_spi_frq[num]/=128;}	// Clock / 128
    28a6:	21 36       	cpi	r18, 0x61	; 97
    28a8:	31 05       	cpc	r19, r1
    28aa:	41 05       	cpc	r20, r1
    28ac:	51 05       	cpc	r21, r1
    28ae:	70 f0       	brcs	.+28     	; 0x28cc <mcu_spi_set_clock+0x7a>
    28b0:	27 e0       	ldi	r18, 0x07	; 7
    28b2:	f6 94       	lsr	r15
    28b4:	e7 94       	ror	r14
    28b6:	d7 94       	ror	r13
    28b8:	c7 94       	ror	r12
    28ba:	2a 95       	dec	r18
    28bc:	d1 f7       	brne	.-12     	; 0x28b2 <mcu_spi_set_clock+0x60>
    28be:	c0 82       	st	Z, r12
    28c0:	d1 82       	std	Z+1, r13	; 0x01
    28c2:	e2 82       	std	Z+2, r14	; 0x02
    28c4:	f3 82       	std	Z+3, r15	; 0x03
}

MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
	uint8_t prescaler = 0;
	uint8_t clk_dbl = 0;
    28c6:	30 e0       	ldi	r19, 0x00	; 0
	if(num>=MCU_SPI_TOTAL_NUMBER)	return MCU_ERROR_SPI_NUM_INVALID;
	if(tmp>128)						return MCU_ERROR_SPI_CLOCK_INVALID;

	mcu_spi_frq[num] = mcu_get_frq_peripheral();

	if(tmp>96)		{						prescaler = 0x03;	mcu_spi_frq[num]/=128;}	// Clock / 128
    28c8:	23 e0       	ldi	r18, 0x03	; 3
    28ca:	66 c0       	rjmp	.+204    	; 0x2998 <mcu_spi_set_clock+0x146>
	else if(tmp>48)	{						prescaler = 0x02;	mcu_spi_frq[num]/=64;}	// Clock / 64
    28cc:	21 33       	cpi	r18, 0x31	; 49
    28ce:	31 05       	cpc	r19, r1
    28d0:	41 05       	cpc	r20, r1
    28d2:	51 05       	cpc	r21, r1
    28d4:	68 f0       	brcs	.+26     	; 0x28f0 <mcu_spi_set_clock+0x9e>
    28d6:	c6 e0       	ldi	r28, 0x06	; 6
    28d8:	f6 94       	lsr	r15
    28da:	e7 94       	ror	r14
    28dc:	d7 94       	ror	r13
    28de:	c7 94       	ror	r12
    28e0:	ca 95       	dec	r28
    28e2:	d1 f7       	brne	.-12     	; 0x28d8 <mcu_spi_set_clock+0x86>
    28e4:	c0 82       	st	Z, r12
    28e6:	d1 82       	std	Z+1, r13	; 0x01
    28e8:	e2 82       	std	Z+2, r14	; 0x02
    28ea:	f3 82       	std	Z+3, r15	; 0x03
}

MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
	uint8_t prescaler = 0;
	uint8_t clk_dbl = 0;
    28ec:	30 e0       	ldi	r19, 0x00	; 0
    28ee:	11 c0       	rjmp	.+34     	; 0x2912 <mcu_spi_set_clock+0xc0>

	mcu_spi_frq[num] = mcu_get_frq_peripheral();

	if(tmp>96)		{						prescaler = 0x03;	mcu_spi_frq[num]/=128;}	// Clock / 128
	else if(tmp>48)	{						prescaler = 0x02;	mcu_spi_frq[num]/=64;}	// Clock / 64
	else if(tmp>24)	{	clk_dbl = 1;		prescaler = 0x02;	mcu_spi_frq[num]/=32;}	// Clock / 32
    28f0:	29 31       	cpi	r18, 0x19	; 25
    28f2:	31 05       	cpc	r19, r1
    28f4:	41 05       	cpc	r20, r1
    28f6:	51 05       	cpc	r21, r1
    28f8:	70 f0       	brcs	.+28     	; 0x2916 <mcu_spi_set_clock+0xc4>
    28fa:	b5 e0       	ldi	r27, 0x05	; 5
    28fc:	f6 94       	lsr	r15
    28fe:	e7 94       	ror	r14
    2900:	d7 94       	ror	r13
    2902:	c7 94       	ror	r12
    2904:	ba 95       	dec	r27
    2906:	d1 f7       	brne	.-12     	; 0x28fc <mcu_spi_set_clock+0xaa>
    2908:	c0 82       	st	Z, r12
    290a:	d1 82       	std	Z+1, r13	; 0x01
    290c:	e2 82       	std	Z+2, r14	; 0x02
    290e:	f3 82       	std	Z+3, r15	; 0x03
    2910:	31 e0       	ldi	r19, 0x01	; 1
    2912:	22 e0       	ldi	r18, 0x02	; 2
    2914:	41 c0       	rjmp	.+130    	; 0x2998 <mcu_spi_set_clock+0x146>
	else if(tmp>12)	{						prescaler = 0x01;	mcu_spi_frq[num]/=16;}	// Clock / 16
    2916:	2d 30       	cpi	r18, 0x0D	; 13
    2918:	31 05       	cpc	r19, r1
    291a:	41 05       	cpc	r20, r1
    291c:	51 05       	cpc	r21, r1
    291e:	68 f0       	brcs	.+26     	; 0x293a <mcu_spi_set_clock+0xe8>
    2920:	a4 e0       	ldi	r26, 0x04	; 4
    2922:	f6 94       	lsr	r15
    2924:	e7 94       	ror	r14
    2926:	d7 94       	ror	r13
    2928:	c7 94       	ror	r12
    292a:	aa 95       	dec	r26
    292c:	d1 f7       	brne	.-12     	; 0x2922 <mcu_spi_set_clock+0xd0>
    292e:	c0 82       	st	Z, r12
    2930:	d1 82       	std	Z+1, r13	; 0x01
    2932:	e2 82       	std	Z+2, r14	; 0x02
    2934:	f3 82       	std	Z+3, r15	; 0x03
}

MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
	uint8_t prescaler = 0;
	uint8_t clk_dbl = 0;
    2936:	30 e0       	ldi	r19, 0x00	; 0
    2938:	11 c0       	rjmp	.+34     	; 0x295c <mcu_spi_set_clock+0x10a>

	if(tmp>96)		{						prescaler = 0x03;	mcu_spi_frq[num]/=128;}	// Clock / 128
	else if(tmp>48)	{						prescaler = 0x02;	mcu_spi_frq[num]/=64;}	// Clock / 64
	else if(tmp>24)	{	clk_dbl = 1;		prescaler = 0x02;	mcu_spi_frq[num]/=32;}	// Clock / 32
	else if(tmp>12)	{						prescaler = 0x01;	mcu_spi_frq[num]/=16;}	// Clock / 16
	else if(tmp>6)	{	clk_dbl = 1;		prescaler = 0x01;	mcu_spi_frq[num]/=8;}	// Clock / 8
    293a:	27 30       	cpi	r18, 0x07	; 7
    293c:	31 05       	cpc	r19, r1
    293e:	41 05       	cpc	r20, r1
    2940:	51 05       	cpc	r21, r1
    2942:	70 f0       	brcs	.+28     	; 0x2960 <mcu_spi_set_clock+0x10e>
    2944:	73 e0       	ldi	r23, 0x03	; 3
    2946:	f6 94       	lsr	r15
    2948:	e7 94       	ror	r14
    294a:	d7 94       	ror	r13
    294c:	c7 94       	ror	r12
    294e:	7a 95       	dec	r23
    2950:	d1 f7       	brne	.-12     	; 0x2946 <mcu_spi_set_clock+0xf4>
    2952:	c0 82       	st	Z, r12
    2954:	d1 82       	std	Z+1, r13	; 0x01
    2956:	e2 82       	std	Z+2, r14	; 0x02
    2958:	f3 82       	std	Z+3, r15	; 0x03
    295a:	31 e0       	ldi	r19, 0x01	; 1
    295c:	21 e0       	ldi	r18, 0x01	; 1
    295e:	1c c0       	rjmp	.+56     	; 0x2998 <mcu_spi_set_clock+0x146>
	else if(tmp>3)	{						prescaler = 0x00;	mcu_spi_frq[num]/=4;}	// Clock / 4
    2960:	24 30       	cpi	r18, 0x04	; 4
    2962:	31 05       	cpc	r19, r1
    2964:	41 05       	cpc	r20, r1
    2966:	51 05       	cpc	r21, r1
    2968:	68 f0       	brcs	.+26     	; 0x2984 <mcu_spi_set_clock+0x132>
    296a:	62 e0       	ldi	r22, 0x02	; 2
    296c:	f6 94       	lsr	r15
    296e:	e7 94       	ror	r14
    2970:	d7 94       	ror	r13
    2972:	c7 94       	ror	r12
    2974:	6a 95       	dec	r22
    2976:	d1 f7       	brne	.-12     	; 0x296c <mcu_spi_set_clock+0x11a>
    2978:	c0 82       	st	Z, r12
    297a:	d1 82       	std	Z+1, r13	; 0x01
    297c:	e2 82       	std	Z+2, r14	; 0x02
    297e:	f3 82       	std	Z+3, r15	; 0x03
}

MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
	uint8_t prescaler = 0;
	uint8_t clk_dbl = 0;
    2980:	30 e0       	ldi	r19, 0x00	; 0
    2982:	09 c0       	rjmp	.+18     	; 0x2996 <mcu_spi_set_clock+0x144>
	else if(tmp>48)	{						prescaler = 0x02;	mcu_spi_frq[num]/=64;}	// Clock / 64
	else if(tmp>24)	{	clk_dbl = 1;		prescaler = 0x02;	mcu_spi_frq[num]/=32;}	// Clock / 32
	else if(tmp>12)	{						prescaler = 0x01;	mcu_spi_frq[num]/=16;}	// Clock / 16
	else if(tmp>6)	{	clk_dbl = 1;		prescaler = 0x01;	mcu_spi_frq[num]/=8;}	// Clock / 8
	else if(tmp>3)	{						prescaler = 0x00;	mcu_spi_frq[num]/=4;}	// Clock / 4
	else			{	clk_dbl = 1;		prescaler = 0x00;	mcu_spi_frq[num]/=2;}	// Clock / 2
    2984:	f6 94       	lsr	r15
    2986:	e7 94       	ror	r14
    2988:	d7 94       	ror	r13
    298a:	c7 94       	ror	r12
    298c:	c0 82       	st	Z, r12
    298e:	d1 82       	std	Z+1, r13	; 0x01
    2990:	e2 82       	std	Z+2, r14	; 0x02
    2992:	f3 82       	std	Z+3, r15	; 0x03
    2994:	31 e0       	ldi	r19, 0x01	; 1
    2996:	20 e0       	ldi	r18, 0x00	; 0

	spixn[num]->CTRL &= 0x7C;	// [7] CLK2X und [1:0] PRESCALER zurücksetzen
    2998:	fc 01       	movw	r30, r24
    299a:	ee 0f       	add	r30, r30
    299c:	ff 1f       	adc	r31, r31
    299e:	eb 5b       	subi	r30, 0xBB	; 187
    29a0:	ff 4d       	sbci	r31, 0xDF	; 223
    29a2:	01 90       	ld	r0, Z+
    29a4:	f0 81       	ld	r31, Z
    29a6:	e0 2d       	mov	r30, r0
    29a8:	80 81       	ld	r24, Z
    29aa:	8c 77       	andi	r24, 0x7C	; 124
    29ac:	80 83       	st	Z, r24
	spixn[num]->CTRL |= clk_dbl<<6 | prescaler;
    29ae:	80 81       	ld	r24, Z
    29b0:	32 95       	swap	r19
    29b2:	33 0f       	add	r19, r19
    29b4:	33 0f       	add	r19, r19
    29b6:	30 7c       	andi	r19, 0xC0	; 192
    29b8:	82 2b       	or	r24, r18
    29ba:	38 2b       	or	r19, r24
    29bc:	30 83       	st	Z, r19

	return MCU_OK;
    29be:	c1 2c       	mov	r12, r1
    29c0:	d1 2c       	mov	r13, r1
    29c2:	76 01       	movw	r14, r12
    29c4:	0b c0       	rjmp	.+22     	; 0x29dc <mcu_spi_set_clock+0x18a>
MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
	uint8_t prescaler = 0;
	uint8_t clk_dbl = 0;
	uint32_t tmp = mcu_get_frq_peripheral()/frq;
	if(num>=MCU_SPI_TOTAL_NUMBER)	return MCU_ERROR_SPI_NUM_INVALID;
    29c6:	c1 2c       	mov	r12, r1
    29c8:	30 e8       	ldi	r19, 0x80	; 128
    29ca:	d3 2e       	mov	r13, r19
    29cc:	e1 2c       	mov	r14, r1
    29ce:	f1 2c       	mov	r15, r1
    29d0:	05 c0       	rjmp	.+10     	; 0x29dc <mcu_spi_set_clock+0x18a>
	if(tmp>128)						return MCU_ERROR_SPI_CLOCK_INVALID;
    29d2:	c1 2c       	mov	r12, r1
    29d4:	d1 2c       	mov	r13, r1
    29d6:	22 e0       	ldi	r18, 0x02	; 2
    29d8:	e2 2e       	mov	r14, r18
    29da:	f1 2c       	mov	r15, r1

	spixn[num]->CTRL &= 0x7C;	// [7] CLK2X und [1:0] PRESCALER zurücksetzen
	spixn[num]->CTRL |= clk_dbl<<6 | prescaler;

	return MCU_OK;
}
    29dc:	b6 01       	movw	r22, r12
    29de:	c7 01       	movw	r24, r14
    29e0:	cf 91       	pop	r28
    29e2:	ff 90       	pop	r15
    29e4:	ef 90       	pop	r14
    29e6:	df 90       	pop	r13
    29e8:	cf 90       	pop	r12
    29ea:	08 95       	ret

000029ec <mcu_spi_init>:
static SPI_t *spixn[MCU_SPI_TOTAL_NUMBER] = {&SPIC, &SPID, &SPIE, &SPIF};	/**< Pointer auf die SPI Register. */

static uint32_t mcu_spi_frq[MCU_SPI_TOTAL_NUMBER];							/**< Enthält die tatsächlich eingestellte SPI Geschwindigkeit. */

MCU_RESULT mcu_spi_init(MCU_SPI_NUM num, MCU_SPI_MODE mode, uint32_t frq)
{
    29ec:	0f 93       	push	r16
    29ee:	1f 93       	push	r17
    29f0:	cf 93       	push	r28
    29f2:	df 93       	push	r29
    29f4:	00 d0       	rcall	.+0      	; 0x29f6 <mcu_spi_init+0xa>
    29f6:	1f 92       	push	r1
    29f8:	cd b7       	in	r28, 0x3d	; 61
    29fa:	de b7       	in	r29, 0x3e	; 62
    29fc:	18 2f       	mov	r17, r24
    29fe:	06 2f       	mov	r16, r22
	switch(num)	// Clock und MOSI Port auf Ausgang setzen.
    2a00:	81 30       	cpi	r24, 0x01	; 1
    2a02:	91 f0       	breq	.+36     	; 0x2a28 <mcu_spi_init+0x3c>
    2a04:	30 f0       	brcs	.+12     	; 0x2a12 <mcu_spi_init+0x26>
    2a06:	82 30       	cpi	r24, 0x02	; 2
    2a08:	01 f1       	breq	.+64     	; 0x2a4a <mcu_spi_init+0x5e>
    2a0a:	83 30       	cpi	r24, 0x03	; 3
    2a0c:	09 f0       	breq	.+2      	; 0x2a10 <mcu_spi_init+0x24>
    2a0e:	55 c0       	rjmp	.+170    	; 0x2aba <mcu_spi_init+0xce>
    2a10:	27 c0       	rjmp	.+78     	; 0x2a60 <mcu_spi_init+0x74>
	{							// MOSI									CLK
		case MCU_SPI_NUM_C:		mcu_io_set_dir(PC_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PC_7, MCU_IO_DIR_OUT);		break;
    2a12:	61 e0       	ldi	r22, 0x01	; 1
    2a14:	85 e2       	ldi	r24, 0x25	; 37
    2a16:	29 83       	std	Y+1, r18	; 0x01
    2a18:	3a 83       	std	Y+2, r19	; 0x02
    2a1a:	4b 83       	std	Y+3, r20	; 0x03
    2a1c:	5c 83       	std	Y+4, r21	; 0x04
    2a1e:	0e 94 59 08 	call	0x10b2	; 0x10b2 <mcu_io_set_dir>
    2a22:	61 e0       	ldi	r22, 0x01	; 1
    2a24:	87 e2       	ldi	r24, 0x27	; 39
    2a26:	0a c0       	rjmp	.+20     	; 0x2a3c <mcu_spi_init+0x50>
		case MCU_SPI_NUM_D:		mcu_io_set_dir(PD_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PD_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI D stimmen! */
    2a28:	61 e0       	ldi	r22, 0x01	; 1
    2a2a:	85 e3       	ldi	r24, 0x35	; 53
    2a2c:	29 83       	std	Y+1, r18	; 0x01
    2a2e:	3a 83       	std	Y+2, r19	; 0x02
    2a30:	4b 83       	std	Y+3, r20	; 0x03
    2a32:	5c 83       	std	Y+4, r21	; 0x04
    2a34:	0e 94 59 08 	call	0x10b2	; 0x10b2 <mcu_io_set_dir>
    2a38:	61 e0       	ldi	r22, 0x01	; 1
    2a3a:	87 e3       	ldi	r24, 0x37	; 55
    2a3c:	0e 94 59 08 	call	0x10b2	; 0x10b2 <mcu_io_set_dir>
    2a40:	29 81       	ldd	r18, Y+1	; 0x01
    2a42:	3a 81       	ldd	r19, Y+2	; 0x02
    2a44:	4b 81       	ldd	r20, Y+3	; 0x03
    2a46:	5c 81       	ldd	r21, Y+4	; 0x04
    2a48:	1b c0       	rjmp	.+54     	; 0x2a80 <mcu_spi_init+0x94>
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
    2a4a:	61 e0       	ldi	r22, 0x01	; 1
    2a4c:	85 e4       	ldi	r24, 0x45	; 69
    2a4e:	29 83       	std	Y+1, r18	; 0x01
    2a50:	3a 83       	std	Y+2, r19	; 0x02
    2a52:	4b 83       	std	Y+3, r20	; 0x03
    2a54:	5c 83       	std	Y+4, r21	; 0x04
    2a56:	0e 94 59 08 	call	0x10b2	; 0x10b2 <mcu_io_set_dir>
    2a5a:	61 e0       	ldi	r22, 0x01	; 1
    2a5c:	87 e4       	ldi	r24, 0x47	; 71
    2a5e:	ee cf       	rjmp	.-36     	; 0x2a3c <mcu_spi_init+0x50>
		case MCU_SPI_NUM_F:		mcu_io_set_dir(PF_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PF_7, MCU_IO_DIR_OUT);		break;
    2a60:	61 e0       	ldi	r22, 0x01	; 1
    2a62:	85 e5       	ldi	r24, 0x55	; 85
    2a64:	29 83       	std	Y+1, r18	; 0x01
    2a66:	3a 83       	std	Y+2, r19	; 0x02
    2a68:	4b 83       	std	Y+3, r20	; 0x03
    2a6a:	5c 83       	std	Y+4, r21	; 0x04
    2a6c:	0e 94 59 08 	call	0x10b2	; 0x10b2 <mcu_io_set_dir>
    2a70:	61 e0       	ldi	r22, 0x01	; 1
    2a72:	87 e5       	ldi	r24, 0x57	; 87
    2a74:	0e 94 59 08 	call	0x10b2	; 0x10b2 <mcu_io_set_dir>
    2a78:	5c 81       	ldd	r21, Y+4	; 0x04
    2a7a:	4b 81       	ldd	r20, Y+3	; 0x03
    2a7c:	3a 81       	ldd	r19, Y+2	; 0x02
    2a7e:	29 81       	ldd	r18, Y+1	; 0x01
		default: 						return MCU_ERROR_SPI_NUM_INVALID;
	}
	if(mode>3)						return MCU_ERROR_SPI_MODE_INVALID;
    2a80:	04 30       	cpi	r16, 0x04	; 4
    2a82:	00 f5       	brcc	.+64     	; 0x2ac4 <mcu_spi_init+0xd8>
	spixn[num]->CTRL = 	0x40 	|	// [6] 		SPI Enable
    2a84:	e1 2f       	mov	r30, r17
    2a86:	f0 e0       	ldi	r31, 0x00	; 0
    2a88:	ee 0f       	add	r30, r30
    2a8a:	ff 1f       	adc	r31, r31
    2a8c:	eb 5b       	subi	r30, 0xBB	; 187
    2a8e:	ff 4d       	sbci	r31, 0xDF	; 223
    2a90:	01 90       	ld	r0, Z+
    2a92:	f0 81       	ld	r31, Z
    2a94:	e0 2d       	mov	r30, r0
						0x10 	|	// [4]		SPI Master
						mode<<2;	// [3:2]	SPI Mode
    2a96:	84 e0       	ldi	r24, 0x04	; 4
    2a98:	08 9f       	mul	r16, r24
    2a9a:	b0 01       	movw	r22, r0
    2a9c:	11 24       	eor	r1, r1
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
		case MCU_SPI_NUM_F:		mcu_io_set_dir(PF_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PF_7, MCU_IO_DIR_OUT);		break;
		default: 						return MCU_ERROR_SPI_NUM_INVALID;
	}
	if(mode>3)						return MCU_ERROR_SPI_MODE_INVALID;
	spixn[num]->CTRL = 	0x40 	|	// [6] 		SPI Enable
    2a9e:	60 65       	ori	r22, 0x50	; 80
    2aa0:	60 83       	st	Z, r22
						0x10 	|	// [4]		SPI Master
						mode<<2;	// [3:2]	SPI Mode
	return mcu_spi_set_clock(num, frq);
    2aa2:	ba 01       	movw	r22, r20
    2aa4:	a9 01       	movw	r20, r18
    2aa6:	81 2f       	mov	r24, r17
}
    2aa8:	24 96       	adiw	r28, 0x04	; 4
    2aaa:	cd bf       	out	0x3d, r28	; 61
    2aac:	de bf       	out	0x3e, r29	; 62
    2aae:	df 91       	pop	r29
    2ab0:	cf 91       	pop	r28
    2ab2:	1f 91       	pop	r17
    2ab4:	0f 91       	pop	r16
	}
	if(mode>3)						return MCU_ERROR_SPI_MODE_INVALID;
	spixn[num]->CTRL = 	0x40 	|	// [6] 		SPI Enable
						0x10 	|	// [4]		SPI Master
						mode<<2;	// [3:2]	SPI Mode
	return mcu_spi_set_clock(num, frq);
    2ab6:	0c 94 29 14 	jmp	0x2852	; 0x2852 <mcu_spi_set_clock>
	{							// MOSI									CLK
		case MCU_SPI_NUM_C:		mcu_io_set_dir(PC_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PC_7, MCU_IO_DIR_OUT);		break;
		case MCU_SPI_NUM_D:		mcu_io_set_dir(PD_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PD_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI D stimmen! */
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
		case MCU_SPI_NUM_F:		mcu_io_set_dir(PF_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PF_7, MCU_IO_DIR_OUT);		break;
		default: 						return MCU_ERROR_SPI_NUM_INVALID;
    2aba:	00 e0       	ldi	r16, 0x00	; 0
    2abc:	10 e8       	ldi	r17, 0x80	; 128
    2abe:	20 e0       	ldi	r18, 0x00	; 0
    2ac0:	30 e0       	ldi	r19, 0x00	; 0
    2ac2:	04 c0       	rjmp	.+8      	; 0x2acc <mcu_spi_init+0xe0>
	}
	if(mode>3)						return MCU_ERROR_SPI_MODE_INVALID;
    2ac4:	00 e0       	ldi	r16, 0x00	; 0
    2ac6:	10 e0       	ldi	r17, 0x00	; 0
    2ac8:	21 e0       	ldi	r18, 0x01	; 1
    2aca:	30 e0       	ldi	r19, 0x00	; 0
	spixn[num]->CTRL = 	0x40 	|	// [6] 		SPI Enable
						0x10 	|	// [4]		SPI Master
						mode<<2;	// [3:2]	SPI Mode
	return mcu_spi_set_clock(num, frq);
}
    2acc:	b8 01       	movw	r22, r16
    2ace:	c9 01       	movw	r24, r18
    2ad0:	24 96       	adiw	r28, 0x04	; 4
    2ad2:	cd bf       	out	0x3d, r28	; 61
    2ad4:	de bf       	out	0x3e, r29	; 62
    2ad6:	df 91       	pop	r29
    2ad8:	cf 91       	pop	r28
    2ada:	1f 91       	pop	r17
    2adc:	0f 91       	pop	r16
    2ade:	08 95       	ret

00002ae0 <mcu_spi_send>:

	return MCU_OK;
}

uint8_t mcu_spi_send(MCU_SPI_NUM num, uint8_t letter, MCU_IO_PIN cs)
{
    2ae0:	0f 93       	push	r16
    2ae2:	1f 93       	push	r17
    2ae4:	cf 93       	push	r28
    2ae6:	df 93       	push	r29
    2ae8:	1f 92       	push	r1
    2aea:	cd b7       	in	r28, 0x3d	; 61
    2aec:	de b7       	in	r29, 0x3e	; 62
    2aee:	18 2f       	mov	r17, r24
    2af0:	06 2f       	mov	r16, r22
	/// @todo Empfangen testen
	uint8_t spi_read = 0;
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
    2af2:	84 30       	cpi	r24, 0x04	; 4
    2af4:	c8 f4       	brcc	.+50     	; 0x2b28 <mcu_spi_send+0x48>
	mcu_io_set( cs, 0);	// Chip Select Leitung ggf auf 0 runterziehen
    2af6:	60 e0       	ldi	r22, 0x00	; 0
    2af8:	84 2f       	mov	r24, r20
    2afa:	49 83       	std	Y+1, r20	; 0x01
    2afc:	0e 94 86 08 	call	0x110c	; 0x110c <mcu_io_set>
	spixn[num]->DATA = letter;
    2b00:	e1 2f       	mov	r30, r17
    2b02:	f0 e0       	ldi	r31, 0x00	; 0
    2b04:	ee 0f       	add	r30, r30
    2b06:	ff 1f       	adc	r31, r31
    2b08:	eb 5b       	subi	r30, 0xBB	; 187
    2b0a:	ff 4d       	sbci	r31, 0xDF	; 223
    2b0c:	01 90       	ld	r0, Z+
    2b0e:	f0 81       	ld	r31, Z
    2b10:	e0 2d       	mov	r30, r0
    2b12:	03 83       	std	Z+3, r16	; 0x03
    2b14:	49 81       	ldd	r20, Y+1	; 0x01
	while((spixn[num]->STATUS&0x80)==0x00);
    2b16:	82 81       	ldd	r24, Z+2	; 0x02
    2b18:	87 ff       	sbrs	r24, 7
    2b1a:	fd cf       	rjmp	.-6      	; 0x2b16 <mcu_spi_send+0x36>
	spi_read = spixn[num]->DATA;
    2b1c:	13 81       	ldd	r17, Z+3	; 0x03
	mcu_io_set( cs, 1);	// Chip Select Leitung ggf wieder auf 1 zurücksetzen
    2b1e:	61 e0       	ldi	r22, 0x01	; 1
    2b20:	84 2f       	mov	r24, r20
    2b22:	0e 94 86 08 	call	0x110c	; 0x110c <mcu_io_set>
	return spi_read;
    2b26:	01 c0       	rjmp	.+2      	; 0x2b2a <mcu_spi_send+0x4a>

uint8_t mcu_spi_send(MCU_SPI_NUM num, uint8_t letter, MCU_IO_PIN cs)
{
	/// @todo Empfangen testen
	uint8_t spi_read = 0;
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
    2b28:	10 e0       	ldi	r17, 0x00	; 0
	spixn[num]->DATA = letter;
	while((spixn[num]->STATUS&0x80)==0x00);
	spi_read = spixn[num]->DATA;
	mcu_io_set( cs, 1);	// Chip Select Leitung ggf wieder auf 1 zurücksetzen
	return spi_read;
}
    2b2a:	81 2f       	mov	r24, r17
    2b2c:	0f 90       	pop	r0
    2b2e:	df 91       	pop	r29
    2b30:	cf 91       	pop	r28
    2b32:	1f 91       	pop	r17
    2b34:	0f 91       	pop	r16
    2b36:	08 95       	ret

00002b38 <mcu_spi_get_frq>:

uint32_t mcu_spi_get_frq(MCU_SPI_NUM num)
{
    2b38:	0f 93       	push	r16
    2b3a:	1f 93       	push	r17
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
    2b3c:	84 30       	cpi	r24, 0x04	; 4
    2b3e:	58 f4       	brcc	.+22     	; 0x2b56 <mcu_spi_get_frq+0x1e>
	return mcu_spi_frq[num];
    2b40:	94 e0       	ldi	r25, 0x04	; 4
    2b42:	89 9f       	mul	r24, r25
    2b44:	f0 01       	movw	r30, r0
    2b46:	11 24       	eor	r1, r1
    2b48:	ee 51       	subi	r30, 0x1E	; 30
    2b4a:	fe 4d       	sbci	r31, 0xDE	; 222
    2b4c:	00 81       	ld	r16, Z
    2b4e:	11 81       	ldd	r17, Z+1	; 0x01
    2b50:	22 81       	ldd	r18, Z+2	; 0x02
    2b52:	33 81       	ldd	r19, Z+3	; 0x03
    2b54:	03 c0       	rjmp	.+6      	; 0x2b5c <mcu_spi_get_frq+0x24>
	return spi_read;
}

uint32_t mcu_spi_get_frq(MCU_SPI_NUM num)
{
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
    2b56:	00 e0       	ldi	r16, 0x00	; 0
    2b58:	10 e0       	ldi	r17, 0x00	; 0
    2b5a:	98 01       	movw	r18, r16
	return mcu_spi_frq[num];
}
    2b5c:	b8 01       	movw	r22, r16
    2b5e:	c9 01       	movw	r24, r18
    2b60:	1f 91       	pop	r17
    2b62:	0f 91       	pop	r16
    2b64:	08 95       	ret

00002b66 <__vector_71>:

static bool mcu_ad_flag_ready[MCU_AD_TOTAL_NUMBER];		/**< Gibt an ob der AD Wandler bereit ist. */
static bool mcu_ad_auto_read[MCU_AD_TOTAL_NUMBER];		/**< Gibt an, ob der AD Wandler im Freerun Modus ist. */
static void *mcu_ad_callback[MCU_AD_TOTAL_NUMBER];			/**< Callback Funktion für den Interrupt. */

ISR(ADCA_CH0_vect){	ADCA.CH0.INTFLAGS |= 0x01;	if(mcu_ad_callback[0]!=NULL)	((void(*)(uint16_t))mcu_ad_callback[0])(ADCA.CH0.RES);	}	/**< Interrupt Channel 0 */
    2b66:	1f 92       	push	r1
    2b68:	0f 92       	push	r0
    2b6a:	0f b6       	in	r0, 0x3f	; 63
    2b6c:	0f 92       	push	r0
    2b6e:	11 24       	eor	r1, r1
    2b70:	08 b6       	in	r0, 0x38	; 56
    2b72:	0f 92       	push	r0
    2b74:	18 be       	out	0x38, r1	; 56
    2b76:	09 b6       	in	r0, 0x39	; 57
    2b78:	0f 92       	push	r0
    2b7a:	19 be       	out	0x39, r1	; 57
    2b7c:	0b b6       	in	r0, 0x3b	; 59
    2b7e:	0f 92       	push	r0
    2b80:	1b be       	out	0x3b, r1	; 59
    2b82:	2f 93       	push	r18
    2b84:	3f 93       	push	r19
    2b86:	4f 93       	push	r20
    2b88:	5f 93       	push	r21
    2b8a:	6f 93       	push	r22
    2b8c:	7f 93       	push	r23
    2b8e:	8f 93       	push	r24
    2b90:	9f 93       	push	r25
    2b92:	af 93       	push	r26
    2b94:	bf 93       	push	r27
    2b96:	ef 93       	push	r30
    2b98:	ff 93       	push	r31
    2b9a:	80 91 23 02 	lds	r24, 0x0223
    2b9e:	81 60       	ori	r24, 0x01	; 1
    2ba0:	80 93 23 02 	sts	0x0223, r24
    2ba4:	e0 91 f2 21 	lds	r30, 0x21F2
    2ba8:	f0 91 f3 21 	lds	r31, 0x21F3
    2bac:	30 97       	sbiw	r30, 0x00	; 0
    2bae:	29 f0       	breq	.+10     	; 0x2bba <__vector_71+0x54>
    2bb0:	80 91 24 02 	lds	r24, 0x0224
    2bb4:	90 91 25 02 	lds	r25, 0x0225
    2bb8:	19 95       	eicall
    2bba:	ff 91       	pop	r31
    2bbc:	ef 91       	pop	r30
    2bbe:	bf 91       	pop	r27
    2bc0:	af 91       	pop	r26
    2bc2:	9f 91       	pop	r25
    2bc4:	8f 91       	pop	r24
    2bc6:	7f 91       	pop	r23
    2bc8:	6f 91       	pop	r22
    2bca:	5f 91       	pop	r21
    2bcc:	4f 91       	pop	r20
    2bce:	3f 91       	pop	r19
    2bd0:	2f 91       	pop	r18
    2bd2:	0f 90       	pop	r0
    2bd4:	0b be       	out	0x3b, r0	; 59
    2bd6:	0f 90       	pop	r0
    2bd8:	09 be       	out	0x39, r0	; 57
    2bda:	0f 90       	pop	r0
    2bdc:	08 be       	out	0x38, r0	; 56
    2bde:	0f 90       	pop	r0
    2be0:	0f be       	out	0x3f, r0	; 63
    2be2:	0f 90       	pop	r0
    2be4:	1f 90       	pop	r1
    2be6:	18 95       	reti

00002be8 <mcu_ad_init>:

MCU_RESULT mcu_ad_init(MCU_AD_CHANNEL channel, MCU_IO_PIN pin, void (*f)(uint16_t), MCU_INT_LVL lvl, MCU_AD_SIGNEDNESS sign, MCU_AD_RESOLUTION res, bool auto_read)
{
    2be8:	af 92       	push	r10
    2bea:	bf 92       	push	r11
    2bec:	cf 92       	push	r12
    2bee:	ef 92       	push	r14
    2bf0:	ff 92       	push	r15
    2bf2:	0f 93       	push	r16
    2bf4:	1f 93       	push	r17
    2bf6:	cf 93       	push	r28
    2bf8:	df 93       	push	r29
    2bfa:	1f 92       	push	r1
    2bfc:	cd b7       	in	r28, 0x3d	; 61
    2bfe:	de b7       	in	r29, 0x3e	; 62
    2c00:	18 2f       	mov	r17, r24
    2c02:	86 2f       	mov	r24, r22
    2c04:	5a 01       	movw	r10, r20
	/**
	 * @todo Es wird aktuell nur ein Channel benutzt.
	 * @todo Es wird nur der Singleshot Mode unterstützt.
	 * @todo Es wird nur ein Prescaler unterstützt.
	 */
	if(channel>MCU_AD_TOTAL_NUMBER)			return MCU_ERROR_AD_CHANNEL_INVALID;
    2c06:	12 30       	cpi	r17, 0x02	; 2
    2c08:	08 f0       	brcs	.+2      	; 0x2c0c <mcu_ad_init+0x24>
    2c0a:	4a c0       	rjmp	.+148    	; 0x2ca0 <mcu_ad_init+0xb8>
	if((pin&0xF0)!=PA_0 || (pin&0x0F)>7)	return MCU_ERROR_AD_IO_PIN_INVALID;	// Nur Port A Pins annehmen
    2c0c:	96 2f       	mov	r25, r22
    2c0e:	90 7f       	andi	r25, 0xF0	; 240
    2c10:	09 f0       	breq	.+2      	; 0x2c14 <mcu_ad_init+0x2c>
    2c12:	4b c0       	rjmp	.+150    	; 0x2caa <mcu_ad_init+0xc2>
    2c14:	9f e0       	ldi	r25, 0x0F	; 15
    2c16:	f9 2e       	mov	r15, r25
    2c18:	f6 22       	and	r15, r22
    2c1a:	4f 2d       	mov	r20, r15
    2c1c:	50 e0       	ldi	r21, 0x00	; 0
    2c1e:	48 30       	cpi	r20, 0x08	; 8
    2c20:	51 05       	cpc	r21, r1
    2c22:	0c f0       	brlt	.+2      	; 0x2c26 <mcu_ad_init+0x3e>
    2c24:	42 c0       	rjmp	.+132    	; 0x2caa <mcu_ad_init+0xc2>

	mcu_io_set_dir(pin, MCU_IO_DIR_IN);
    2c26:	60 e0       	ldi	r22, 0x00	; 0
    2c28:	29 83       	std	Y+1, r18	; 0x01
    2c2a:	0e 94 59 08 	call	0x10b2	; 0x10b2 <mcu_io_set_dir>

	ADCA.CTRLA 		= 	0x01; 								// [7:6] (00) DMA Off
    2c2e:	81 e0       	ldi	r24, 0x01	; 1
    2c30:	80 93 00 02 	sts	0x0200, r24
															// [5:2] Channel AD Conversion Start Bit
															// [1]	 Flush
															// [0]	 ADC Enable

	ADCA.CTRLB 		= 	sign|res;							// [4]	 Conversion Mode (0) Unsigned (1) Signed
    2c34:	0e 29       	or	r16, r14
    2c36:	00 93 01 02 	sts	0x0201, r16
															// [3]	 Freerun
															// [2:1] Resolution (00) 12 Bit Right (10) 8 Bit (11) 12 Bit Left

	ADCA.REFCTRL 	= 	0x02;								// [5:4] Reference Selection (00) Internal 1V (01) Internal VCC/1.6 (10) AREFA (11) AREFB
    2c3a:	92 e0       	ldi	r25, 0x02	; 2
    2c3c:	90 93 02 02 	sts	0x0202, r25
															// [1]	 Bandgap
															// [0]	 Temperature Reference Mode

	ADCA.PRESCALER 	=	ADC_PRESCALER_DIV16_gc; 				// [2:0] Prescaler = 2^(x+1) mit x = Register Wert
    2c40:	90 93 04 02 	sts	0x0204, r25

	switch(channel)
    2c44:	29 81       	ldd	r18, Y+1	; 0x01
    2c46:	11 11       	cpse	r17, r1
    2c48:	07 c0       	rjmp	.+14     	; 0x2c58 <mcu_ad_init+0x70>
	{
		case MCU_AD_CHANNEL_0:
			ADCA.CH0.CTRL 	=	0x01;								// [7]	 Start Bit
    2c4a:	80 93 20 02 	sts	0x0220, r24
																	// [4:2] Gain Factor = 2^x mit x = Register Wert
																	// [1:0] Input Mode
																	//		-> Unsigned: (00) Internal (01) Single Ended
																	//		-> Signed: (00) Internal (01) Single Ended (10) Diff (11) Diff with Gain

			ADCA.CH0.MUXCTRL=	(pin&0x0F) << 3; 					// [6:3] Mux Pos: IO Pin für Positiven Wert
    2c4e:	ff 0c       	add	r15, r15
    2c50:	ff 0c       	add	r15, r15
    2c52:	ff 0c       	add	r15, r15
    2c54:	f0 92 21 02 	sts	0x0221, r15
																	// [1:0] Mux Neg: IO Pin für Negativen Wert
		break;
	}


	if(auto_read)
    2c58:	cc 20       	and	r12, r12
    2c5a:	29 f0       	breq	.+10     	; 0x2c66 <mcu_ad_init+0x7e>
	{
		ADCA.CTRLB 	|= 	0x08;	// Freerun Modus aktivieren
    2c5c:	80 91 01 02 	lds	r24, 0x0201
    2c60:	88 60       	ori	r24, 0x08	; 8
    2c62:	80 93 01 02 	sts	0x0201, r24
	}

	mcu_ad_callback[channel] = (void*)f;
    2c66:	41 2f       	mov	r20, r17
    2c68:	50 e0       	ldi	r21, 0x00	; 0
    2c6a:	fa 01       	movw	r30, r20
    2c6c:	ee 0f       	add	r30, r30
    2c6e:	ff 1f       	adc	r31, r31
    2c70:	ee 50       	subi	r30, 0x0E	; 14
    2c72:	fe 4d       	sbci	r31, 0xDE	; 222
    2c74:	a0 82       	st	Z, r10
    2c76:	b1 82       	std	Z+1, r11	; 0x01
    2c78:	fa 01       	movw	r30, r20
    2c7a:	ec 50       	subi	r30, 0x0C	; 12
    2c7c:	fe 4d       	sbci	r31, 0xDE	; 222

	if(mcu_ad_callback[channel]!=NULL)
    2c7e:	ab 28       	or	r10, r11
    2c80:	29 f0       	breq	.+10     	; 0x2c8c <mcu_ad_init+0xa4>
	{
		mcu_ad_flag_ready[channel] = false;
    2c82:	10 82       	st	Z, r1
		switch(channel)
    2c84:	11 11       	cpse	r17, r1
    2c86:	02 c0       	rjmp	.+4      	; 0x2c8c <mcu_ad_init+0xa4>
		{
			case MCU_AD_CHANNEL_0:	ADCA.CH0.INTCTRL = lvl; 	break;		// INT Level
    2c88:	20 93 22 02 	sts	0x0222, r18
		}
	}

	mcu_ad_flag_ready[channel] = false;
    2c8c:	10 82       	st	Z, r1
    2c8e:	80 e0       	ldi	r24, 0x00	; 0
    2c90:	90 e3       	ldi	r25, 0x30	; 48

	for (int i=0;i<24*512;i++)	// Wait at least 24 ADC clock cycles
		asm volatile ("nop");	// according to AVR1300, sec. 4.1.
    2c92:	00 00       	nop
    2c94:	01 97       	sbiw	r24, 0x01	; 1
		}
	}

	mcu_ad_flag_ready[channel] = false;

	for (int i=0;i<24*512;i++)	// Wait at least 24 ADC clock cycles
    2c96:	e9 f7       	brne	.-6      	; 0x2c92 <mcu_ad_init+0xaa>
		asm volatile ("nop");	// according to AVR1300, sec. 4.1.

	return MCU_OK;
    2c98:	00 e0       	ldi	r16, 0x00	; 0
    2c9a:	10 e0       	ldi	r17, 0x00	; 0
    2c9c:	98 01       	movw	r18, r16
    2c9e:	09 c0       	rjmp	.+18     	; 0x2cb2 <mcu_ad_init+0xca>
	/**
	 * @todo Es wird aktuell nur ein Channel benutzt.
	 * @todo Es wird nur der Singleshot Mode unterstützt.
	 * @todo Es wird nur ein Prescaler unterstützt.
	 */
	if(channel>MCU_AD_TOTAL_NUMBER)			return MCU_ERROR_AD_CHANNEL_INVALID;
    2ca0:	00 e0       	ldi	r16, 0x00	; 0
    2ca2:	10 e0       	ldi	r17, 0x00	; 0
    2ca4:	24 e0       	ldi	r18, 0x04	; 4
    2ca6:	30 e0       	ldi	r19, 0x00	; 0
    2ca8:	04 c0       	rjmp	.+8      	; 0x2cb2 <mcu_ad_init+0xca>
	if((pin&0xF0)!=PA_0 || (pin&0x0F)>7)	return MCU_ERROR_AD_IO_PIN_INVALID;	// Nur Port A Pins annehmen
    2caa:	00 e0       	ldi	r16, 0x00	; 0
    2cac:	10 e0       	ldi	r17, 0x00	; 0
    2cae:	28 e0       	ldi	r18, 0x08	; 8
    2cb0:	30 e0       	ldi	r19, 0x00	; 0

	for (int i=0;i<24*512;i++)	// Wait at least 24 ADC clock cycles
		asm volatile ("nop");	// according to AVR1300, sec. 4.1.

	return MCU_OK;
}
    2cb2:	b8 01       	movw	r22, r16
    2cb4:	c9 01       	movw	r24, r18
    2cb6:	0f 90       	pop	r0
    2cb8:	df 91       	pop	r29
    2cba:	cf 91       	pop	r28
    2cbc:	1f 91       	pop	r17
    2cbe:	0f 91       	pop	r16
    2cc0:	ff 90       	pop	r15
    2cc2:	ef 90       	pop	r14
    2cc4:	cf 90       	pop	r12
    2cc6:	bf 90       	pop	r11
    2cc8:	af 90       	pop	r10
    2cca:	08 95       	ret

00002ccc <mcu_ad_start>:

MCU_RESULT mcu_ad_start(MCU_AD_CHANNEL num)
{
    2ccc:	0f 93       	push	r16
    2cce:	1f 93       	push	r17
	if(num>MCU_AD_TOTAL_NUMBER)	return MCU_ERROR_AD_CHANNEL_INVALID;
    2cd0:	82 30       	cpi	r24, 0x02	; 2
    2cd2:	80 f4       	brcc	.+32     	; 0x2cf4 <mcu_ad_start+0x28>
	mcu_ad_flag_ready[num] = false;
    2cd4:	e8 2f       	mov	r30, r24
    2cd6:	f0 e0       	ldi	r31, 0x00	; 0
    2cd8:	ec 50       	subi	r30, 0x0C	; 12
    2cda:	fe 4d       	sbci	r31, 0xDE	; 222
    2cdc:	10 82       	st	Z, r1
	switch(num)
    2cde:	81 11       	cpse	r24, r1
    2ce0:	09 c0       	rjmp	.+18     	; 0x2cf4 <mcu_ad_start+0x28>
	{
		case MCU_AD_CHANNEL_0:	ADCA.CH0.CTRL |= ADC_CH_START_bm; 	break;		// Start single conversion
    2ce2:	80 91 20 02 	lds	r24, 0x0220
    2ce6:	80 68       	ori	r24, 0x80	; 128
    2ce8:	80 93 20 02 	sts	0x0220, r24
		default:													return MCU_ERROR_AD_CHANNEL_INVALID;
	}
	return MCU_OK;
    2cec:	00 e0       	ldi	r16, 0x00	; 0
    2cee:	10 e0       	ldi	r17, 0x00	; 0
    2cf0:	98 01       	movw	r18, r16
    2cf2:	04 c0       	rjmp	.+8      	; 0x2cfc <mcu_ad_start+0x30>
	if(num>MCU_AD_TOTAL_NUMBER)	return MCU_ERROR_AD_CHANNEL_INVALID;
	mcu_ad_flag_ready[num] = false;
	switch(num)
	{
		case MCU_AD_CHANNEL_0:	ADCA.CH0.CTRL |= ADC_CH_START_bm; 	break;		// Start single conversion
		default:													return MCU_ERROR_AD_CHANNEL_INVALID;
    2cf4:	00 e0       	ldi	r16, 0x00	; 0
    2cf6:	10 e0       	ldi	r17, 0x00	; 0
    2cf8:	24 e0       	ldi	r18, 0x04	; 4
    2cfa:	30 e0       	ldi	r19, 0x00	; 0
	}
	return MCU_OK;
}
    2cfc:	b8 01       	movw	r22, r16
    2cfe:	c9 01       	movw	r24, r18
    2d00:	1f 91       	pop	r17
    2d02:	0f 91       	pop	r16
    2d04:	08 95       	ret

00002d06 <mcu_ad_ready>:

bool mcu_ad_ready(MCU_AD_CHANNEL num)
{
	if(num>MCU_AD_TOTAL_NUMBER)	return false;
    2d06:	82 30       	cpi	r24, 0x02	; 2
    2d08:	a0 f4       	brcc	.+40     	; 0x2d32 <mcu_ad_ready+0x2c>
	}
}

static bool mcu_ad_check_complete_flag(MCU_AD_CHANNEL num)
{
	switch(num)
    2d0a:	81 11       	cpse	r24, r1
    2d0c:	0c c0       	rjmp	.+24     	; 0x2d26 <mcu_ad_ready+0x20>
	{
		case MCU_AD_CHANNEL_0:	if(ADCA.CH0.INTFLAGS & 0x01){	ADCA.CH0.INTFLAGS |= 0x01;	return true;	}
    2d0e:	90 91 23 02 	lds	r25, 0x0223
    2d12:	90 ff       	sbrs	r25, 0
    2d14:	08 c0       	rjmp	.+16     	; 0x2d26 <mcu_ad_ready+0x20>
    2d16:	90 91 23 02 	lds	r25, 0x0223
    2d1a:	91 60       	ori	r25, 0x01	; 1
    2d1c:	90 93 23 02 	sts	0x0223, r25

bool mcu_ad_ready(MCU_AD_CHANNEL num)
{
	if(num>MCU_AD_TOTAL_NUMBER)	return false;
	if(mcu_ad_check_complete_flag(num))
		mcu_ad_flag_ready[num] = true;
    2d20:	91 e0       	ldi	r25, 0x01	; 1
    2d22:	90 93 f4 21 	sts	0x21F4, r25
	return mcu_ad_flag_ready[num];
    2d26:	e8 2f       	mov	r30, r24
    2d28:	f0 e0       	ldi	r31, 0x00	; 0
    2d2a:	ec 50       	subi	r30, 0x0C	; 12
    2d2c:	fe 4d       	sbci	r31, 0xDE	; 222
    2d2e:	80 81       	ld	r24, Z
    2d30:	08 95       	ret
	return MCU_OK;
}

bool mcu_ad_ready(MCU_AD_CHANNEL num)
{
	if(num>MCU_AD_TOTAL_NUMBER)	return false;
    2d32:	80 e0       	ldi	r24, 0x00	; 0
	if(mcu_ad_check_complete_flag(num))
		mcu_ad_flag_ready[num] = true;
	return mcu_ad_flag_ready[num];
}
    2d34:	08 95       	ret

00002d36 <mcu_ad_read>:

int32_t mcu_ad_read(MCU_AD_CHANNEL num)
{
    2d36:	0f 93       	push	r16
    2d38:	1f 93       	push	r17
    2d3a:	18 2f       	mov	r17, r24
	if(num>MCU_AD_TOTAL_NUMBER)	return 0;
    2d3c:	82 30       	cpi	r24, 0x02	; 2
    2d3e:	88 f4       	brcc	.+34     	; 0x2d62 <mcu_ad_read+0x2c>
	if(mcu_ad_auto_read[num])
		return mcu_ad_get_res(num);
	else
	{
		while(!mcu_ad_ready(num));
    2d40:	81 2f       	mov	r24, r17
    2d42:	0e 94 83 16 	call	0x2d06	; 0x2d06 <mcu_ad_ready>
    2d46:	88 23       	and	r24, r24
    2d48:	d9 f3       	breq	.-10     	; 0x2d40 <mcu_ad_read+0xa>
	return false;
}

static uint16_t mcu_ad_get_res(MCU_AD_CHANNEL num)
{
	switch(num)
    2d4a:	11 11       	cpse	r17, r1
    2d4c:	05 c0       	rjmp	.+10     	; 0x2d58 <mcu_ad_read+0x22>
	{
		case MCU_AD_CHANNEL_0:	return ADCA.CH0.RES;
    2d4e:	00 91 24 02 	lds	r16, 0x0224
    2d52:	10 91 25 02 	lds	r17, 0x0225
    2d56:	02 c0       	rjmp	.+4      	; 0x2d5c <mcu_ad_read+0x26>
		default: 				return 0;
    2d58:	00 e0       	ldi	r16, 0x00	; 0
    2d5a:	10 e0       	ldi	r17, 0x00	; 0
	if(mcu_ad_auto_read[num])
		return mcu_ad_get_res(num);
	else
	{
		while(!mcu_ad_ready(num));
		return mcu_ad_get_res(num);
    2d5c:	20 e0       	ldi	r18, 0x00	; 0
    2d5e:	30 e0       	ldi	r19, 0x00	; 0
    2d60:	03 c0       	rjmp	.+6      	; 0x2d68 <mcu_ad_read+0x32>
	return mcu_ad_flag_ready[num];
}

int32_t mcu_ad_read(MCU_AD_CHANNEL num)
{
	if(num>MCU_AD_TOTAL_NUMBER)	return 0;
    2d62:	00 e0       	ldi	r16, 0x00	; 0
    2d64:	10 e0       	ldi	r17, 0x00	; 0
    2d66:	98 01       	movw	r18, r16
	else
	{
		while(!mcu_ad_ready(num));
		return mcu_ad_get_res(num);
	}
}
    2d68:	b8 01       	movw	r22, r16
    2d6a:	c9 01       	movw	r24, r18
    2d6c:	1f 91       	pop	r17
    2d6e:	0f 91       	pop	r16
    2d70:	08 95       	ret

00002d72 <mcu_wait_us>:
#endif	// MCU_PERIPHERY_ENABLE_AD

void mcu_wait_us(uint16_t delay)
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
    2d72:	07 c0       	rjmp	.+14     	; 0x2d82 <mcu_wait_us+0x10>
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
			asm("nop");
    2d74:	00 00       	nop
    2d76:	02 c0       	rjmp	.+4      	; 0x2d7c <mcu_wait_us+0xa>
#endif	// MCU_PERIPHERY_ENABLE_AD

void mcu_wait_us(uint16_t delay)
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
    2d78:	21 e1       	ldi	r18, 0x11	; 17
    2d7a:	30 e0       	ldi	r19, 0x00	; 0
    2d7c:	21 50       	subi	r18, 0x01	; 1
    2d7e:	31 09       	sbc	r19, r1
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
    2d80:	c9 f7       	brne	.-14     	; 0x2d74 <mcu_wait_us+0x2>
#endif	// MCU_PERIPHERY_ENABLE_AD

void mcu_wait_us(uint16_t delay)
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
    2d82:	01 97       	sbiw	r24, 0x01	; 1
    2d84:	c8 f7       	brcc	.-14     	; 0x2d78 <mcu_wait_us+0x6>
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
			asm("nop");
	}
}
    2d86:	08 95       	ret

00002d88 <mcu_wait_ms>:

void mcu_wait_ms(uint16_t delay)
{
    2d88:	cf 93       	push	r28
    2d8a:	df 93       	push	r29
    2d8c:	ec 01       	movw	r28, r24
	while(delay--)
    2d8e:	05 c0       	rjmp	.+10     	; 0x2d9a <mcu_wait_ms+0x12>
		mcu_wait_us(1000);
    2d90:	88 ee       	ldi	r24, 0xE8	; 232
    2d92:	93 e0       	ldi	r25, 0x03	; 3
    2d94:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <mcu_wait_us>
    2d98:	21 97       	sbiw	r28, 0x01	; 1
	}
}

void mcu_wait_ms(uint16_t delay)
{
	while(delay--)
    2d9a:	20 97       	sbiw	r28, 0x00	; 0
    2d9c:	c9 f7       	brne	.-14     	; 0x2d90 <mcu_wait_ms+0x8>
		mcu_wait_us(1000);
	//_delay_ms(delay);		// Funktioniert manchmal nicht richtig?
}
    2d9e:	df 91       	pop	r29
    2da0:	cf 91       	pop	r28
    2da2:	08 95       	ret

00002da4 <board_led_set>:
	mcu_uart_init(BOARD_UART_DEBUG, 115200, 8, 'N', 1);
	board_reset_sw_init();
}

void board_led_set(uint8_t num, uint8_t state) {
	if (num >= BOARD_LED_TOTAL)
    2da4:	88 30       	cpi	r24, 0x08	; 8
    2da6:	18 f4       	brcc	.+6      	; 0x2dae <board_led_set+0xa>
		return;
	mcu_io_set(PE_0 + num, state);
    2da8:	80 5c       	subi	r24, 0xC0	; 192
    2daa:	0c 94 86 08 	jmp	0x110c	; 0x110c <mcu_io_set>
    2dae:	08 95       	ret

00002db0 <board_led_toggle>:
}

void board_led_toggle(uint8_t num) {
    2db0:	cf 93       	push	r28
	if (num >= BOARD_LED_TOTAL)
    2db2:	88 30       	cpi	r24, 0x08	; 8
    2db4:	58 f4       	brcc	.+22     	; 0x2dcc <board_led_toggle+0x1c>
		return;
	MCU_IO_TOGGLE(PE_0 + num);
    2db6:	c8 2f       	mov	r28, r24
    2db8:	c0 5c       	subi	r28, 0xC0	; 192
    2dba:	8c 2f       	mov	r24, r28
    2dbc:	0e 94 b6 08 	call	0x116c	; 0x116c <mcu_io_get>
    2dc0:	61 e0       	ldi	r22, 0x01	; 1
    2dc2:	68 27       	eor	r22, r24
    2dc4:	8c 2f       	mov	r24, r28
}
    2dc6:	cf 91       	pop	r28
}

void board_led_toggle(uint8_t num) {
	if (num >= BOARD_LED_TOTAL)
		return;
	MCU_IO_TOGGLE(PE_0 + num);
    2dc8:	0c 94 86 08 	jmp	0x110c	; 0x110c <mcu_io_set>
}
    2dcc:	cf 91       	pop	r28
    2dce:	08 95       	ret

00002dd0 <board_button_get>:

uint8_t board_button_get(uint8_t num) {
	if (num >= BOARD_BUTTONS_TOTAL)
    2dd0:	88 30       	cpi	r24, 0x08	; 8
    2dd2:	18 f4       	brcc	.+6      	; 0x2dda <board_button_get+0xa>
		return 0;
	return mcu_io_get(PD_0 + num);
    2dd4:	80 5d       	subi	r24, 0xD0	; 208
    2dd6:	0c 94 b6 08 	jmp	0x116c	; 0x116c <mcu_io_get>
}
    2dda:	80 e0       	ldi	r24, 0x00	; 0
    2ddc:	08 95       	ret

00002dde <board_reset_sw_init>:

void board_reset_sw_init() {
	PORTD.DIRCLR = 0xff; //Input
    2dde:	e0 e6       	ldi	r30, 0x60	; 96
    2de0:	f6 e0       	ldi	r31, 0x06	; 6
    2de2:	8f ef       	ldi	r24, 0xFF	; 255
    2de4:	82 83       	std	Z+2, r24	; 0x02
	PORTD.INTCTRL = PORT_INT0LVL_HI_gc | PORT_INT1LVL_MED_gc; // Highest level
    2de6:	8b e0       	ldi	r24, 0x0B	; 11
    2de8:	81 87       	std	Z+9, r24	; 0x09
	PORTD.INTFLAGS = 1; //clear interrupt flag
    2dea:	81 e0       	ldi	r24, 0x01	; 1
    2dec:	84 87       	std	Z+12, r24	; 0x0c
	PORTD.INT0MASK |= 0x03;
    2dee:	82 85       	ldd	r24, Z+10	; 0x0a
    2df0:	83 60       	ori	r24, 0x03	; 3
    2df2:	82 87       	std	Z+10, r24	; 0x0a

	PORTD.PIN0CTRL = 1 << 7/*Enable slew rate control*/| 0 << 6 | 0x03 << 3/*Pull up*/
    2df4:	88 e9       	ldi	r24, 0x98	; 152
    2df6:	80 8b       	std	Z+16, r24	; 0x10
			| 0x0 << 0;
	PORTD.PIN1CTRL = 1 << 7/*Enable slew rate control*/| 0 << 6 | 0x03 << 3/*Pull up*/
    2df8:	81 8b       	std	Z+17, r24	; 0x11
    2dfa:	08 95       	ret

00002dfc <board_init>:
 * 	@file 	board_xmega_a1_xplained.c
 **/

#include "board_xmega_a1_xplained.h"

void board_init(void) {
    2dfc:	ef 92       	push	r14
    2dfe:	0f 93       	push	r16
    2e00:	cf 93       	push	r28
	uint8_t i;
	mcu_init_max_internal();
    2e02:	0e 94 06 08 	call	0x100c	; 0x100c <mcu_init_max_internal>
	mcu_io_set_port_dir(PE, 0xFF);	// Port E sind die LEDs
    2e06:	6f ef       	ldi	r22, 0xFF	; 255
    2e08:	8f e4       	ldi	r24, 0x4F	; 79
    2e0a:	0e 94 48 08 	call	0x1090	; 0x1090 <mcu_io_set_port_dir>
	mcu_io_set(PE, 0xFF);
    2e0e:	6f ef       	ldi	r22, 0xFF	; 255
    2e10:	8f e4       	ldi	r24, 0x4F	; 79
    2e12:	0e 94 86 08 	call	0x110c	; 0x110c <mcu_io_set>
	mcu_io_set_port_dir(PD, 0x00);	// Port D sind die Taster
    2e16:	60 e0       	ldi	r22, 0x00	; 0
    2e18:	8f e3       	ldi	r24, 0x3F	; 63
    2e1a:	0e 94 48 08 	call	0x1090	; 0x1090 <mcu_io_set_port_dir>
	for (i = PD_0; i <= PD_7; i++)
    2e1e:	c0 e3       	ldi	r28, 0x30	; 48
		mcu_io_set_pullup(i, true);	// Pull Ups für alle Schalter aktivieren
    2e20:	61 e0       	ldi	r22, 0x01	; 1
    2e22:	8c 2f       	mov	r24, r28
    2e24:	0e 94 83 08 	call	0x1106	; 0x1106 <mcu_io_set_pullup>
	uint8_t i;
	mcu_init_max_internal();
	mcu_io_set_port_dir(PE, 0xFF);	// Port E sind die LEDs
	mcu_io_set(PE, 0xFF);
	mcu_io_set_port_dir(PD, 0x00);	// Port D sind die Taster
	for (i = PD_0; i <= PD_7; i++)
    2e28:	cf 5f       	subi	r28, 0xFF	; 255
    2e2a:	c8 33       	cpi	r28, 0x38	; 56
    2e2c:	c9 f7       	brne	.-14     	; 0x2e20 <board_init+0x24>
		mcu_io_set_pullup(i, true);	// Pull Ups für alle Schalter aktivieren
	mcu_uart_init(BOARD_UART_DEBUG, 115200, 8, 'N', 1);
    2e2e:	ee 24       	eor	r14, r14
    2e30:	e3 94       	inc	r14
    2e32:	0e e4       	ldi	r16, 0x4E	; 78
    2e34:	28 e0       	ldi	r18, 0x08	; 8
    2e36:	40 e0       	ldi	r20, 0x00	; 0
    2e38:	52 ec       	ldi	r21, 0xC2	; 194
    2e3a:	61 e0       	ldi	r22, 0x01	; 1
    2e3c:	70 e0       	ldi	r23, 0x00	; 0
    2e3e:	80 e0       	ldi	r24, 0x00	; 0
    2e40:	0e 94 89 11 	call	0x2312	; 0x2312 <mcu_uart_init>
	board_reset_sw_init();
}
    2e44:	cf 91       	pop	r28
    2e46:	0f 91       	pop	r16
    2e48:	ef 90       	pop	r14
	mcu_io_set(PE, 0xFF);
	mcu_io_set_port_dir(PD, 0x00);	// Port D sind die Taster
	for (i = PD_0; i <= PD_7; i++)
		mcu_io_set_pullup(i, true);	// Pull Ups für alle Schalter aktivieren
	mcu_uart_init(BOARD_UART_DEBUG, 115200, 8, 'N', 1);
	board_reset_sw_init();
    2e4a:	0c 94 ef 16 	jmp	0x2dde	; 0x2dde <board_reset_sw_init>

00002e4e <board_sw_reset>:
			| 0x0 << 0;

}

void board_sw_reset() {
	CCP = CCP_IOREG_gc;
    2e4e:	88 ed       	ldi	r24, 0xD8	; 216
    2e50:	84 bf       	out	0x34, r24	; 52
	RST.CTRL = 1;
    2e52:	81 e0       	ldi	r24, 0x01	; 1
    2e54:	e8 e7       	ldi	r30, 0x78	; 120
    2e56:	f0 e0       	ldi	r31, 0x00	; 0
    2e58:	81 83       	std	Z+1, r24	; 0x01
    2e5a:	08 95       	ret

00002e5c <__vector_64>:
}

ISR (PORTD_INT0_vect) {
    2e5c:	1f 92       	push	r1
    2e5e:	0f 92       	push	r0
    2e60:	0f b6       	in	r0, 0x3f	; 63
    2e62:	0f 92       	push	r0
    2e64:	11 24       	eor	r1, r1
    2e66:	08 b6       	in	r0, 0x38	; 56
    2e68:	0f 92       	push	r0
    2e6a:	18 be       	out	0x38, r1	; 56
    2e6c:	09 b6       	in	r0, 0x39	; 57
    2e6e:	0f 92       	push	r0
    2e70:	19 be       	out	0x39, r1	; 57
    2e72:	0b b6       	in	r0, 0x3b	; 59
    2e74:	0f 92       	push	r0
    2e76:	1b be       	out	0x3b, r1	; 59
    2e78:	2f 93       	push	r18
    2e7a:	3f 93       	push	r19
    2e7c:	4f 93       	push	r20
    2e7e:	5f 93       	push	r21
    2e80:	6f 93       	push	r22
    2e82:	7f 93       	push	r23
    2e84:	8f 93       	push	r24
    2e86:	9f 93       	push	r25
    2e88:	af 93       	push	r26
    2e8a:	bf 93       	push	r27
    2e8c:	ef 93       	push	r30
    2e8e:	ff 93       	push	r31
	if ((PORTD.IN & 0x1) == 0) {
    2e90:	80 91 68 06 	lds	r24, 0x0668
    2e94:	80 ff       	sbrs	r24, 0
		board_sw_reset();
    2e96:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <board_sw_reset>
	}

	if ((PORTD.IN & 0x2) == 0) {
    2e9a:	80 91 68 06 	lds	r24, 0x0668
    2e9e:	81 ff       	sbrs	r24, 1
		board_sw_reset();
    2ea0:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <board_sw_reset>
	}

	board_led_toggle(4);
    2ea4:	84 e0       	ldi	r24, 0x04	; 4
    2ea6:	0e 94 d8 16 	call	0x2db0	; 0x2db0 <board_led_toggle>
}
    2eaa:	ff 91       	pop	r31
    2eac:	ef 91       	pop	r30
    2eae:	bf 91       	pop	r27
    2eb0:	af 91       	pop	r26
    2eb2:	9f 91       	pop	r25
    2eb4:	8f 91       	pop	r24
    2eb6:	7f 91       	pop	r23
    2eb8:	6f 91       	pop	r22
    2eba:	5f 91       	pop	r21
    2ebc:	4f 91       	pop	r20
    2ebe:	3f 91       	pop	r19
    2ec0:	2f 91       	pop	r18
    2ec2:	0f 90       	pop	r0
    2ec4:	0b be       	out	0x3b, r0	; 59
    2ec6:	0f 90       	pop	r0
    2ec8:	09 be       	out	0x39, r0	; 57
    2eca:	0f 90       	pop	r0
    2ecc:	08 be       	out	0x38, r0	; 56
    2ece:	0f 90       	pop	r0
    2ed0:	0f be       	out	0x3f, r0	; 63
    2ed2:	0f 90       	pop	r0
    2ed4:	1f 90       	pop	r1
    2ed6:	18 95       	reti

00002ed8 <lcd_putc>:
 * @param c					Das zu schreibende Byte.
 * @param stream			FILE Stream, in den geschrieben wird.
 * @return					Gibt 0 zurück.
 */
static int lcd_putc(char c, FILE *stream) {
	st7036_putc(c);
    2ed8:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	return 0;
}
    2edc:	80 e0       	ldi	r24, 0x00	; 0
    2ede:	90 e0       	ldi	r25, 0x00	; 0
    2ee0:	08 95       	ret

00002ee2 <main>:
#include <avr/delay.h>

#include "rsbs_xplained.h"

int main(void) {
	xplained_init();
    2ee2:	0e 94 a4 17 	call	0x2f48	; 0x2f48 <xplained_init>
	fprintf(COMM_LCD, XPLAINED_A1);
    2ee6:	60 e0       	ldi	r22, 0x00	; 0
    2ee8:	70 e2       	ldi	r23, 0x20	; 32
    2eea:	8d e4       	ldi	r24, 0x4D	; 77
    2eec:	90 e2       	ldi	r25, 0x20	; 32
    2eee:	0e 94 61 18 	call	0x30c2	; 0x30c2 <fputs>

	st7036_set_contrast(0x0f);
    2ef2:	8f e0       	ldi	r24, 0x0F	; 15
    2ef4:	0e 94 a3 01 	call	0x346	; 0x346 <st7036_set_contrast>
	st7036_putc('\n');
    2ef8:	8a e0       	ldi	r24, 0x0A	; 10
    2efa:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	st7036_putc('H');
    2efe:	88 e4       	ldi	r24, 0x48	; 72
    2f00:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	st7036_putc('e');
    2f04:	85 e6       	ldi	r24, 0x65	; 101
    2f06:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	st7036_putc('l');
    2f0a:	8c e6       	ldi	r24, 0x6C	; 108
    2f0c:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	st7036_putc('l');
    2f10:	8c e6       	ldi	r24, 0x6C	; 108
    2f12:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	st7036_putc('o');
    2f16:	8f e6       	ldi	r24, 0x6F	; 111
    2f18:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	st7036_goto(1, 6);
    2f1c:	66 e0       	ldi	r22, 0x06	; 6
    2f1e:	81 e0       	ldi	r24, 0x01	; 1
    2f20:	0e 94 b8 01 	call	0x370	; 0x370 <st7036_goto>
	st7036_putc('W');
    2f24:	87 e5       	ldi	r24, 0x57	; 87
    2f26:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	st7036_putc('o');
    2f2a:	8f e6       	ldi	r24, 0x6F	; 111
    2f2c:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	st7036_putc('r');
    2f30:	82 e7       	ldi	r24, 0x72	; 114
    2f32:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	st7036_putc('l');
    2f36:	8c e6       	ldi	r24, 0x6C	; 108
    2f38:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	st7036_putc('d');
    2f3c:	84 e6       	ldi	r24, 0x64	; 100
    2f3e:	0e 94 85 02 	call	0x50a	; 0x50a <st7036_putc>
	return 0;
}
    2f42:	80 e0       	ldi	r24, 0x00	; 0
    2f44:	90 e0       	ldi	r25, 0x00	; 0
    2f46:	08 95       	ret

00002f48 <xplained_init>:
 *      Author: Administrator
 */

#include "rsbs_xplained.h"

void xplained_init(void) {
    2f48:	ef 92       	push	r14
    2f4a:	ff 92       	push	r15
    2f4c:	0f 93       	push	r16
    2f4e:	1f 93       	push	r17
	board_init();
    2f50:	0e 94 fe 16 	call	0x2dfc	; 0x2dfc <board_init>
	mcu_wait_us(10);
    2f54:	8a e0       	ldi	r24, 0x0A	; 10
    2f56:	90 e0       	ldi	r25, 0x00	; 0
    2f58:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <mcu_wait_us>
	mcu_io_set(PIN_EXTERNAL, 1);
    2f5c:	61 e0       	ldi	r22, 0x01	; 1
    2f5e:	80 ee       	ldi	r24, 0xE0	; 224
    2f60:	0e 94 86 08 	call	0x110c	; 0x110c <mcu_io_set>
	mcu_enable_interrupt();
    2f64:	0e 94 3d 08 	call	0x107a	; 0x107a <mcu_enable_interrupt>
	mcu_wait_ms(700);// Wenn man nicht lange genug wartet startet das Display nicht richtig
    2f68:	8c eb       	ldi	r24, 0xBC	; 188
    2f6a:	92 e0       	ldi	r25, 0x02	; 2
    2f6c:	0e 94 c4 16 	call	0x2d88	; 0x2d88 <mcu_wait_ms>

	st7036_init(ST7036_DISPLAY_3x16, PF_4, PF_3, MCU_SPI_NUM_F, SPI5Mbit);
    2f70:	10 e4       	ldi	r17, 0x40	; 64
    2f72:	e1 2e       	mov	r14, r17
    2f74:	1b e4       	ldi	r17, 0x4B	; 75
    2f76:	f1 2e       	mov	r15, r17
    2f78:	0c e4       	ldi	r16, 0x4C	; 76
    2f7a:	10 e0       	ldi	r17, 0x00	; 0
    2f7c:	23 e0       	ldi	r18, 0x03	; 3
    2f7e:	43 e5       	ldi	r20, 0x53	; 83
    2f80:	64 e5       	ldi	r22, 0x54	; 84
    2f82:	80 e1       	ldi	r24, 0x10	; 16
    2f84:	93 e0       	ldi	r25, 0x03	; 3
    2f86:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <st7036_init>

	/* Der nachfolgende Code aktiviert die Interrupts von PORT-D (sw2-sw7) sowie der
	 * Opverflow-Signale von Timer/Counter 0 und 1 von Port-C.
	 */
	PORTD.INT1MASK |= 0xFC;
    2f8a:	e0 e6       	ldi	r30, 0x60	; 96
    2f8c:	f6 e0       	ldi	r31, 0x06	; 6
    2f8e:	83 85       	ldd	r24, Z+11	; 0x0b
    2f90:	8c 6f       	ori	r24, 0xFC	; 252
    2f92:	83 87       	std	Z+11, r24	; 0x0b

	PORTD.PIN2CTRL = 1 << 7 |	//Enable slew rate control//
    2f94:	88 e9       	ldi	r24, 0x98	; 152
    2f96:	82 8b       	std	Z+18, r24	; 0x12
			0 << 6 | 0x03 << 3 |	//Pull up//
			0x0 << 0;
	PORTD.PIN3CTRL = 1 << 7 |	//Enable slew rate control//
    2f98:	83 8b       	std	Z+19, r24	; 0x13
			0 << 6 | 0x03 << 3 |	//Pull up//
			0x0 << 0;
	PORTD.PIN4CTRL = 1 << 7 |	//Enable slew rate control//
    2f9a:	84 8b       	std	Z+20, r24	; 0x14
			0 << 6 | 0x03 << 3 |	//Pull up//
			0x0 << 0;
	PORTD.PIN5CTRL = 1 << 7 |	//Enable slew rate control//
    2f9c:	85 8b       	std	Z+21, r24	; 0x15
			0 << 6 | 0x03 << 3 |	//Pull up//
			0x0 << 0;
	PORTD.PIN6CTRL = 1 << 7 |	//Enable slew rate control//
    2f9e:	86 8b       	std	Z+22, r24	; 0x16
			0 << 6 | 0x03 << 3 |	//Pull up//
			0x0 << 0;
	PORTD.PIN7CTRL = 1 << 7 |	//Enable slew rate control//
    2fa0:	87 8b       	std	Z+23, r24	; 0x17
			0 << 6 | 0x03 << 3 |	//Pull up//
			0x0 << 0;
	//TimerInterrupt 0
	TCC0.PER = 10000;
    2fa2:	e0 e0       	ldi	r30, 0x00	; 0
    2fa4:	f8 e0       	ldi	r31, 0x08	; 8
    2fa6:	80 e1       	ldi	r24, 0x10	; 16
    2fa8:	97 e2       	ldi	r25, 0x27	; 39
    2faa:	86 a3       	std	Z+38, r24	; 0x26
    2fac:	97 a3       	std	Z+39, r25	; 0x27
	TCC0.CTRLA = 0x07;
    2fae:	27 e0       	ldi	r18, 0x07	; 7
    2fb0:	20 83       	st	Z, r18
	//TimerInterrupt 1
	TCC1.PER = 10000;
    2fb2:	a0 e4       	ldi	r26, 0x40	; 64
    2fb4:	b8 e0       	ldi	r27, 0x08	; 8
    2fb6:	96 96       	adiw	r26, 0x26	; 38
    2fb8:	8d 93       	st	X+, r24
    2fba:	9c 93       	st	X, r25
    2fbc:	97 97       	sbiw	r26, 0x27	; 39
	TCC1.CTRLA = 0x07;
    2fbe:	2c 93       	st	X, r18
	TCC0.INTCTRLA = (TCC0.INTCTRLA & ~TC0_OVFINTLVL_gm) | TC_OVFINTLVL_MED_gc;
    2fc0:	86 81       	ldd	r24, Z+6	; 0x06
    2fc2:	8c 7f       	andi	r24, 0xFC	; 252
    2fc4:	82 60       	ori	r24, 0x02	; 2
    2fc6:	86 83       	std	Z+6, r24	; 0x06
	TCC1.INTCTRLA = (TCC0.INTCTRLA & ~TC0_OVFINTLVL_gm) | TC_OVFINTLVL_MED_gc;
    2fc8:	86 81       	ldd	r24, Z+6	; 0x06
    2fca:	8c 7f       	andi	r24, 0xFC	; 252
    2fcc:	82 60       	ori	r24, 0x02	; 2
    2fce:	16 96       	adiw	r26, 0x06	; 6
    2fd0:	8c 93       	st	X, r24
}
    2fd2:	1f 91       	pop	r17
    2fd4:	0f 91       	pop	r16
    2fd6:	ff 90       	pop	r15
    2fd8:	ef 90       	pop	r14
    2fda:	08 95       	ret

00002fdc <__mulsi3>:
    2fdc:	db 01       	movw	r26, r22
    2fde:	8f 93       	push	r24
    2fe0:	9f 93       	push	r25
    2fe2:	0e 94 3a 18 	call	0x3074	; 0x3074 <__muluhisi3>
    2fe6:	bf 91       	pop	r27
    2fe8:	af 91       	pop	r26
    2fea:	a2 9f       	mul	r26, r18
    2fec:	80 0d       	add	r24, r0
    2fee:	91 1d       	adc	r25, r1
    2ff0:	a3 9f       	mul	r26, r19
    2ff2:	90 0d       	add	r25, r0
    2ff4:	b2 9f       	mul	r27, r18
    2ff6:	90 0d       	add	r25, r0
    2ff8:	11 24       	eor	r1, r1
    2ffa:	08 95       	ret

00002ffc <__udivmodhi4>:
    2ffc:	aa 1b       	sub	r26, r26
    2ffe:	bb 1b       	sub	r27, r27
    3000:	51 e1       	ldi	r21, 0x11	; 17
    3002:	07 c0       	rjmp	.+14     	; 0x3012 <__udivmodhi4_ep>

00003004 <__udivmodhi4_loop>:
    3004:	aa 1f       	adc	r26, r26
    3006:	bb 1f       	adc	r27, r27
    3008:	a6 17       	cp	r26, r22
    300a:	b7 07       	cpc	r27, r23
    300c:	10 f0       	brcs	.+4      	; 0x3012 <__udivmodhi4_ep>
    300e:	a6 1b       	sub	r26, r22
    3010:	b7 0b       	sbc	r27, r23

00003012 <__udivmodhi4_ep>:
    3012:	88 1f       	adc	r24, r24
    3014:	99 1f       	adc	r25, r25
    3016:	5a 95       	dec	r21
    3018:	a9 f7       	brne	.-22     	; 0x3004 <__udivmodhi4_loop>
    301a:	80 95       	com	r24
    301c:	90 95       	com	r25
    301e:	bc 01       	movw	r22, r24
    3020:	cd 01       	movw	r24, r26
    3022:	08 95       	ret

00003024 <__udivmodsi4>:
    3024:	a1 e2       	ldi	r26, 0x21	; 33
    3026:	1a 2e       	mov	r1, r26
    3028:	aa 1b       	sub	r26, r26
    302a:	bb 1b       	sub	r27, r27
    302c:	fd 01       	movw	r30, r26
    302e:	0d c0       	rjmp	.+26     	; 0x304a <__udivmodsi4_ep>

00003030 <__udivmodsi4_loop>:
    3030:	aa 1f       	adc	r26, r26
    3032:	bb 1f       	adc	r27, r27
    3034:	ee 1f       	adc	r30, r30
    3036:	ff 1f       	adc	r31, r31
    3038:	a2 17       	cp	r26, r18
    303a:	b3 07       	cpc	r27, r19
    303c:	e4 07       	cpc	r30, r20
    303e:	f5 07       	cpc	r31, r21
    3040:	20 f0       	brcs	.+8      	; 0x304a <__udivmodsi4_ep>
    3042:	a2 1b       	sub	r26, r18
    3044:	b3 0b       	sbc	r27, r19
    3046:	e4 0b       	sbc	r30, r20
    3048:	f5 0b       	sbc	r31, r21

0000304a <__udivmodsi4_ep>:
    304a:	66 1f       	adc	r22, r22
    304c:	77 1f       	adc	r23, r23
    304e:	88 1f       	adc	r24, r24
    3050:	99 1f       	adc	r25, r25
    3052:	1a 94       	dec	r1
    3054:	69 f7       	brne	.-38     	; 0x3030 <__udivmodsi4_loop>
    3056:	60 95       	com	r22
    3058:	70 95       	com	r23
    305a:	80 95       	com	r24
    305c:	90 95       	com	r25
    305e:	9b 01       	movw	r18, r22
    3060:	ac 01       	movw	r20, r24
    3062:	bd 01       	movw	r22, r26
    3064:	cf 01       	movw	r24, r30
    3066:	08 95       	ret

00003068 <__tablejump2__>:
    3068:	ee 0f       	add	r30, r30
    306a:	ff 1f       	adc	r31, r31

0000306c <__tablejump__>:
    306c:	05 90       	lpm	r0, Z+
    306e:	f4 91       	lpm	r31, Z
    3070:	e0 2d       	mov	r30, r0
    3072:	19 94       	eijmp

00003074 <__muluhisi3>:
    3074:	0e 94 45 18 	call	0x308a	; 0x308a <__umulhisi3>
    3078:	a5 9f       	mul	r26, r21
    307a:	90 0d       	add	r25, r0
    307c:	b4 9f       	mul	r27, r20
    307e:	90 0d       	add	r25, r0
    3080:	a4 9f       	mul	r26, r20
    3082:	80 0d       	add	r24, r0
    3084:	91 1d       	adc	r25, r1
    3086:	11 24       	eor	r1, r1
    3088:	08 95       	ret

0000308a <__umulhisi3>:
    308a:	a2 9f       	mul	r26, r18
    308c:	b0 01       	movw	r22, r0
    308e:	b3 9f       	mul	r27, r19
    3090:	c0 01       	movw	r24, r0
    3092:	a3 9f       	mul	r26, r19
    3094:	01 d0       	rcall	.+2      	; 0x3098 <__umulhisi3+0xe>
    3096:	b2 9f       	mul	r27, r18
    3098:	70 0d       	add	r23, r0
    309a:	81 1d       	adc	r24, r1
    309c:	11 24       	eor	r1, r1
    309e:	91 1d       	adc	r25, r1
    30a0:	08 95       	ret

000030a2 <memcpy>:
    30a2:	fb 01       	movw	r30, r22
    30a4:	dc 01       	movw	r26, r24
    30a6:	02 c0       	rjmp	.+4      	; 0x30ac <memcpy+0xa>
    30a8:	01 90       	ld	r0, Z+
    30aa:	0d 92       	st	X+, r0
    30ac:	41 50       	subi	r20, 0x01	; 1
    30ae:	50 40       	sbci	r21, 0x00	; 0
    30b0:	d8 f7       	brcc	.-10     	; 0x30a8 <memcpy+0x6>
    30b2:	08 95       	ret

000030b4 <memset>:
    30b4:	dc 01       	movw	r26, r24
    30b6:	01 c0       	rjmp	.+2      	; 0x30ba <memset+0x6>
    30b8:	6d 93       	st	X+, r22
    30ba:	41 50       	subi	r20, 0x01	; 1
    30bc:	50 40       	sbci	r21, 0x00	; 0
    30be:	e0 f7       	brcc	.-8      	; 0x30b8 <memset+0x4>
    30c0:	08 95       	ret

000030c2 <fputs>:
    30c2:	ef 92       	push	r14
    30c4:	ff 92       	push	r15
    30c6:	0f 93       	push	r16
    30c8:	1f 93       	push	r17
    30ca:	cf 93       	push	r28
    30cc:	df 93       	push	r29
    30ce:	7c 01       	movw	r14, r24
    30d0:	8b 01       	movw	r16, r22
    30d2:	db 01       	movw	r26, r22
    30d4:	13 96       	adiw	r26, 0x03	; 3
    30d6:	8c 91       	ld	r24, X
    30d8:	81 ff       	sbrs	r24, 1
    30da:	14 c0       	rjmp	.+40     	; 0x3104 <fputs+0x42>
    30dc:	c0 e0       	ldi	r28, 0x00	; 0
    30de:	d0 e0       	ldi	r29, 0x00	; 0
    30e0:	0b c0       	rjmp	.+22     	; 0x30f8 <fputs+0x36>
    30e2:	d8 01       	movw	r26, r16
    30e4:	18 96       	adiw	r26, 0x08	; 8
    30e6:	ed 91       	ld	r30, X+
    30e8:	fc 91       	ld	r31, X
    30ea:	19 97       	sbiw	r26, 0x09	; 9
    30ec:	b8 01       	movw	r22, r16
    30ee:	19 95       	eicall
    30f0:	89 2b       	or	r24, r25
    30f2:	11 f0       	breq	.+4      	; 0x30f8 <fputs+0x36>
    30f4:	cf ef       	ldi	r28, 0xFF	; 255
    30f6:	df ef       	ldi	r29, 0xFF	; 255
    30f8:	f7 01       	movw	r30, r14
    30fa:	81 91       	ld	r24, Z+
    30fc:	7f 01       	movw	r14, r30
    30fe:	81 11       	cpse	r24, r1
    3100:	f0 cf       	rjmp	.-32     	; 0x30e2 <fputs+0x20>
    3102:	02 c0       	rjmp	.+4      	; 0x3108 <fputs+0x46>
    3104:	cf ef       	ldi	r28, 0xFF	; 255
    3106:	df ef       	ldi	r29, 0xFF	; 255
    3108:	ce 01       	movw	r24, r28
    310a:	df 91       	pop	r29
    310c:	cf 91       	pop	r28
    310e:	1f 91       	pop	r17
    3110:	0f 91       	pop	r16
    3112:	ff 90       	pop	r15
    3114:	ef 90       	pop	r14
    3116:	08 95       	ret

00003118 <_exit>:
    3118:	f8 94       	cli

0000311a <__stop_program>:
    311a:	ff cf       	rjmp	.-2      	; 0x311a <__stop_program>
