<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>3247384</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Mon Dec 20 23:37:50 2021</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2021.1 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>df5d9bc36fc741ee9ca5e88ba71ef3a1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>2</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>c77f0a1756335a3f8dbb1f609121526c</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>c77f0a1756335a3f8dbb1f609121526c</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xck26</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>zynquplus</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>sfvc784</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2LV</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-10510U CPU @ 1.80GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3400.046 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 18.04.6 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>16.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>basedialog_cancel=8</TD>
   <TD>basedialog_ok=7</TD>
   <TD>boardtreepanel_board_tree_panel=15</TD>
   <TD>cmdmsgdialog_ok=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>commandsinput_type_tcl_command_here=1</TD>
   <TD>exportplatformwizard_include_bitstream=2</TD>
   <TD>exportplatformwizard_output_directory=1</TD>
   <TD>filesetpanel_file_set_panel_tree=22</TD>
</TR><TR ALIGN='LEFT'>   <TD>flownavigatortreepanel_flow_navigator_tree=23</TD>
   <TD>htoolbar_collapse_all=1</TD>
   <TD>mainmenumgr_edit=6</TD>
   <TD>mainmenumgr_file=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_flow=4</TD>
   <TD>mainmenumgr_open=1</TD>
   <TD>mainmenumgr_open_block_design=4</TD>
   <TD>mainmenumgr_open_recent_project=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_project=3</TD>
   <TD>mainmenumgr_settings=3</TD>
   <TD>mainmenumgr_tools=2</TD>
   <TD>mainmenumgr_view=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainwinmenumgr_layout=2</TD>
   <TD>numjobschooser_number_of_jobs=1</TD>
   <TD>pacommandnames_goto_rtl_design=1</TD>
   <TD>pacommandnames_open_hardware_manager=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_open_hierarchy_block=1</TD>
   <TD>pacommandnames_simulation_run=2</TD>
   <TD>paviews_project_summary=8</TD>
   <TD>platforminterfaceview_platform_interfaces=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>progressdialog_cancel=4</TD>
   <TD>psspanelmainpage_switch_to_advanced_mode=3</TD>
   <TD>psstoolbar_collapse_all=1</TD>
   <TD>psstreetablepanelbuilder_mio_tree=252</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_custom_commands=2</TD>
   <TD>rdicommands_properties=1</TD>
   <TD>saveprojectutils_save=1</TD>
   <TD>searchcommandcomponent_quick_access=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsdialog_project_tree=2</TD>
   <TD>systemtreeview_system_tree=62</TD>
   <TD>taskbanner_close=1</TD>
   <TD>tclconsoleview_tcl_console_code_editor=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclobjecttreetable_treetable=11</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>createblockdesign=1</TD>
   <TD>customizersbblock=14</TD>
   <TD>editproperties=1</TD>
   <TD>editundo=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>exitapp=8</TD>
   <TD>newexporthardware=2</TD>
   <TD>openblockdesign=7</TD>
   <TD>openhardwaremanager=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>openrsbhierarchyblock=1</TD>
   <TD>runbitgen=3</TD>
   <TD>toolssettings=1</TD>
   <TD>viewtaskrtlanalysis=1</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=9</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=0</TD>
   <TD>export_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=0</TD>
   <TD>export_simulation_questa=0</TD>
   <TD>export_simulation_riviera=0</TD>
   <TD>export_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=0</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=2</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=34</TD>
   <TD>totalsynthesisruns=34</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bitslice_control=3</TD>
    <TD>bufg_ps=2</TD>
    <TD>bufgce=12</TD>
    <TD>carry8=202</TD>
</TR><TR ALIGN='LEFT'>    <TD>dphy_diffinbuf=8</TD>
    <TD>dsp_a_b_data=2</TD>
    <TD>dsp_alu=2</TD>
    <TD>dsp_c_data=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_m_data=2</TD>
    <TD>dsp_multiplier=2</TD>
    <TD>dsp_output=2</TD>
    <TD>dsp_preadd=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_preadd_data=2</TD>
    <TD>fdce=152</TD>
    <TD>fdpe=91</TD>
    <TD>fdre=38046</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=587</TD>
    <TD>gnd=1261</TD>
    <TD>ibufctrl=12</TD>
    <TD>inbuf=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=2026</TD>
    <TD>lut2=3564</TD>
    <TD>lut3=9440</TD>
    <TD>lut4=3816</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=4112</TD>
    <TD>lut6=7081</TD>
    <TD>mmcme4_adv=1</TD>
    <TD>muxf7=347</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=122</TD>
    <TD>obuf=12</TD>
    <TD>obuft=3</TD>
    <TD>plle4_adv=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ps8=1</TD>
    <TD>ramb18e2=2</TD>
    <TD>ramb36e2=34</TD>
    <TD>ramd32=406</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32=58</TD>
    <TD>rx_bitslice=8</TD>
    <TD>srl16e=616</TD>
    <TD>srlc32e=782</TD>
</TR><TR ALIGN='LEFT'>    <TD>uram288=8</TD>
    <TD>vcc=1087</TD>
    <TD>vcu=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bitslice_control=3</TD>
    <TD>bufg_ps=2</TD>
    <TD>bufgce=12</TD>
    <TD>carry8=202</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e2=2</TD>
    <TD>fdce=152</TD>
    <TD>fdpe=91</TD>
    <TD>fdre=38046</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=587</TD>
    <TD>gnd=1261</TD>
    <TD>ibuf=2</TD>
    <TD>ibufds_dphy=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>iobuf=2</TD>
    <TD>lut1=2026</TD>
    <TD>lut2=3564</TD>
    <TD>lut3=9440</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=3816</TD>
    <TD>lut5=4112</TD>
    <TD>lut6=7081</TD>
    <TD>mmcme4_adv=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=347</TD>
    <TD>muxf8=122</TD>
    <TD>obuf=12</TD>
    <TD>obuft=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle4_adv=2</TD>
    <TD>ps8=1</TD>
    <TD>ram32m16=29</TD>
    <TD>ramb18e2=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2=34</TD>
    <TD>rx_bitslice=8</TD>
    <TD>srl16e=616</TD>
    <TD>srlc32e=782</TD>
</TR><TR ALIGN='LEFT'>    <TD>uram288=8</TD>
    <TD>vcc=1087</TD>
    <TD>vcu=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-aggressive_hold_fix=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-directive=default::[not_specified]</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=14</TD>
    <TD>bram_ports_total=54</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=28494</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=1242</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=SBD</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=4</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=4</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=bd_4a56</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=SBD</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=4</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=4</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=bd_8a97</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=86</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=32</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=54</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=kv260_phigent_heimdallr</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_25_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=44</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=128</TD>
    <TD>c_axi_id_width=5</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x0000001f</TD>
    <TD>c_m_axi_base_addr=0x0000000000000000</TD>
    <TD>c_m_axi_read_connectivity=0x00000003</TD>
    <TD>c_m_axi_read_issuing=0x00000010</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x00000000</TD>
    <TD>c_m_axi_write_connectivity=0x00000003</TD>
    <TD>c_m_axi_write_issuing=0x00000010</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=1</TD>
    <TD>c_num_slave_slots=2</TD>
    <TD>c_r_register=0</TD>
    <TD>c_s_axi_arb_priority=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x0000001000000000</TD>
    <TD>c_s_axi_read_acceptance=0x0000001000000010</TD>
    <TD>c_s_axi_single_thread=0x0000000000000000</TD>
    <TD>c_s_axi_thread_id_width=0x0000000400000004</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x0000001000000010</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_25_axi_crossbar/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=44</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=128</TD>
    <TD>c_axi_id_width=2</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x0000001f</TD>
    <TD>c_m_axi_base_addr=0x0000000000000000</TD>
    <TD>c_m_axi_read_connectivity=0x00000007</TD>
    <TD>c_m_axi_read_issuing=0x00000010</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x00000000</TD>
    <TD>c_m_axi_write_connectivity=0x00000007</TD>
    <TD>c_m_axi_write_issuing=0x00000010</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=1</TD>
    <TD>c_num_slave_slots=3</TD>
    <TD>c_r_register=0</TD>
    <TD>c_s_axi_arb_priority=0x000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x000000020000000100000000</TD>
    <TD>c_s_axi_read_acceptance=0x000000020000000200000010</TD>
    <TD>c_s_axi_single_thread=0x000000000000000000000000</TD>
    <TD>c_s_axi_thread_id_width=0x000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x000000020000000200000010</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_25_axi_crossbar/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=128</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x0000001f</TD>
    <TD>c_m_axi_base_addr=0x0000000000000000</TD>
    <TD>c_m_axi_read_connectivity=0x00000003</TD>
    <TD>c_m_axi_read_issuing=0x00000010</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x00000000</TD>
    <TD>c_m_axi_write_connectivity=0x00000003</TD>
    <TD>c_m_axi_write_issuing=0x00000010</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=1</TD>
    <TD>c_num_slave_slots=2</TD>
    <TD>c_r_register=0</TD>
    <TD>c_s_axi_arb_priority=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x0000000100000000</TD>
    <TD>c_s_axi_read_acceptance=0x0000000200000002</TD>
    <TD>c_s_axi_single_thread=0x0000000000000000</TD>
    <TD>c_s_axi_thread_id_width=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x0000000400000004</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_25_axi_crossbar/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=16</TD>
    <TD>c_axi_awuser_width=16</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=16</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x00000000000000140000000d0000000d</TD>
    <TD>c_m_axi_base_addr=0xffffffffffffffff000000008010000000000000800100000000000080000000</TD>
    <TD>c_m_axi_read_connectivity=0x00000001000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x00000008000000080000000800000008</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x00000000000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x00000001000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x00000008000000080000000800000008</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=4</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=0</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000008</TD>
    <TD>c_s_axi_single_thread=0x00000000</TD>
    <TD>c_s_axi_thread_id_width=0x00000010</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000008</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_25_axi_crossbar/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x0000001000000010</TD>
    <TD>c_m_axi_base_addr=0x00000000b002000000000000b0010000</TD>
    <TD>c_m_axi_read_connectivity=0xFFFFFFFFFFFFFFFF</TD>
    <TD>c_m_axi_read_issuing=0x0000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x00000000</TD>
    <TD>c_m_axi_write_connectivity=0xFFFFFFFFFFFFFFFF</TD>
    <TD>c_m_axi_write_issuing=0x0000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=2</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_24_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=44</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=128</TD>
    <TD>c_max_split_beats=16</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=3</TD>
    <TD>c_supports_id=1</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_24_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=44</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=128</TD>
    <TD>c_max_split_beats=16</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_supports_id=0</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=24</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_mmu_v2_1_22_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=4</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_user_signals=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_base_addr=0x0000000000000000</TD>
    <TD>c_dest=0x0000000000000000</TD>
    <TD>c_dest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_m_axi_addr_width=44</TD>
    <TD>c_m_axi_supports_read=0x0000000000000001</TD>
    <TD>c_m_axi_supports_write=0x0000000000000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_ranges=1</TD>
    <TD>c_prefix=0x0000000000000000</TD>
    <TD>c_prefix_width=1</TD>
    <TD>c_range_size=0x0000001f</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=44</TD>
    <TD>c_s_axi_supports_read=1</TD>
    <TD>c_s_axi_supports_write=1</TD>
    <TD>c_uses_dest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=4</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_mmu</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_mmu_v2_1_22_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=3</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_user_signals=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_base_addr=0x0000000000000000</TD>
    <TD>c_dest=0x0000000000000000</TD>
    <TD>c_dest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_m_axi_addr_width=44</TD>
    <TD>c_m_axi_supports_read=0x0000000000000001</TD>
    <TD>c_m_axi_supports_write=0x0000000000000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_ranges=1</TD>
    <TD>c_prefix=0x0000000000000000</TD>
    <TD>c_prefix_width=1</TD>
    <TD>c_range_size=0x0000001f</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=44</TD>
    <TD>c_s_axi_supports_read=1</TD>
    <TD>c_s_axi_supports_write=1</TD>
    <TD>c_uses_dest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_mmu</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_mmu_v2_1_22_top/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_user_signals=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_base_addr=0x0000000000000000</TD>
    <TD>c_dest=0x0000000000000000</TD>
    <TD>c_dest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_m_axi_addr_width=32</TD>
    <TD>c_m_axi_supports_read=0x0000000000000001</TD>
    <TD>c_m_axi_supports_write=0x0000000000000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_ranges=1</TD>
    <TD>c_prefix=0x0000000000000000</TD>
    <TD>c_prefix_width=1</TD>
    <TD>c_range_size=0x0000001f</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=32</TD>
    <TD>c_s_axi_supports_read=1</TD>
    <TD>c_s_axi_supports_write=1</TD>
    <TD>c_uses_dest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_mmu</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_24_axi_protocol_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=12</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=16</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=0</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=24</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_24_axi_protocol_converter/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=20</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=16</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=0</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_24_axi_protocol_converter/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=16</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=0</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_24_axi_register_slice/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=49</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=128</TD>
    <TD>c_axi_id_width=5</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_num_slr_crossings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_ar=0</TD>
    <TD>c_pipelines_master_aw=0</TD>
    <TD>c_pipelines_master_b=0</TD>
    <TD>c_pipelines_master_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_w=0</TD>
    <TD>c_pipelines_middle_ar=0</TD>
    <TD>c_pipelines_middle_aw=0</TD>
    <TD>c_pipelines_middle_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_middle_r=0</TD>
    <TD>c_pipelines_middle_w=0</TD>
    <TD>c_pipelines_slave_ar=0</TD>
    <TD>c_pipelines_slave_aw=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_slave_b=0</TD>
    <TD>c_pipelines_slave_r=0</TD>
    <TD>c_pipelines_slave_w=0</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_r=1</TD>
    <TD>c_reg_config_w=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reserve_mode=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_24_axi_register_slice/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=49</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=128</TD>
    <TD>c_axi_id_width=2</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_num_slr_crossings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_ar=0</TD>
    <TD>c_pipelines_master_aw=0</TD>
    <TD>c_pipelines_master_b=0</TD>
    <TD>c_pipelines_master_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_w=0</TD>
    <TD>c_pipelines_middle_ar=0</TD>
    <TD>c_pipelines_middle_aw=0</TD>
    <TD>c_pipelines_middle_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_middle_r=0</TD>
    <TD>c_pipelines_middle_w=0</TD>
    <TD>c_pipelines_slave_ar=0</TD>
    <TD>c_pipelines_slave_aw=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_slave_b=0</TD>
    <TD>c_pipelines_slave_r=0</TD>
    <TD>c_pipelines_slave_w=0</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_r=1</TD>
    <TD>c_reg_config_w=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reserve_mode=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_24_axi_register_slice/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=16</TD>
    <TD>c_axi_awuser_width=16</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=16</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_num_slr_crossings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_ar=0</TD>
    <TD>c_pipelines_master_aw=0</TD>
    <TD>c_pipelines_master_b=0</TD>
    <TD>c_pipelines_master_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_w=0</TD>
    <TD>c_pipelines_middle_ar=0</TD>
    <TD>c_pipelines_middle_aw=0</TD>
    <TD>c_pipelines_middle_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_middle_r=0</TD>
    <TD>c_pipelines_middle_w=0</TD>
    <TD>c_pipelines_slave_ar=0</TD>
    <TD>c_pipelines_slave_aw=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_slave_b=0</TD>
    <TD>c_pipelines_slave_r=0</TD>
    <TD>c_pipelines_slave_w=0</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_r=1</TD>
    <TD>c_reg_config_w=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reserve_mode=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_24_axi_register_slice/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=44</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=3</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_num_slr_crossings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_ar=0</TD>
    <TD>c_pipelines_master_aw=0</TD>
    <TD>c_pipelines_master_b=0</TD>
    <TD>c_pipelines_master_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_w=0</TD>
    <TD>c_pipelines_middle_ar=0</TD>
    <TD>c_pipelines_middle_aw=0</TD>
    <TD>c_pipelines_middle_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_middle_r=0</TD>
    <TD>c_pipelines_middle_w=0</TD>
    <TD>c_pipelines_slave_ar=0</TD>
    <TD>c_pipelines_slave_aw=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_slave_b=0</TD>
    <TD>c_pipelines_slave_r=0</TD>
    <TD>c_pipelines_slave_w=0</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_r=1</TD>
    <TD>c_reg_config_w=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reserve_mode=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_24_axi_register_slice/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=128</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_num_slr_crossings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_ar=0</TD>
    <TD>c_pipelines_master_aw=0</TD>
    <TD>c_pipelines_master_b=0</TD>
    <TD>c_pipelines_master_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_w=0</TD>
    <TD>c_pipelines_middle_ar=0</TD>
    <TD>c_pipelines_middle_aw=0</TD>
    <TD>c_pipelines_middle_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_middle_r=0</TD>
    <TD>c_pipelines_middle_w=0</TD>
    <TD>c_pipelines_slave_ar=0</TD>
    <TD>c_pipelines_slave_aw=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_slave_b=0</TD>
    <TD>c_pipelines_slave_r=0</TD>
    <TD>c_pipelines_slave_w=0</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_r=1</TD>
    <TD>c_reg_config_w=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reserve_mode=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_24_axi_register_slice/6</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=16</TD>
    <TD>c_axi_awuser_width=16</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=16</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_num_slr_crossings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_ar=0</TD>
    <TD>c_pipelines_master_aw=0</TD>
    <TD>c_pipelines_master_b=0</TD>
    <TD>c_pipelines_master_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_w=0</TD>
    <TD>c_pipelines_middle_ar=0</TD>
    <TD>c_pipelines_middle_aw=0</TD>
    <TD>c_pipelines_middle_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_middle_r=0</TD>
    <TD>c_pipelines_middle_w=0</TD>
    <TD>c_pipelines_slave_ar=0</TD>
    <TD>c_pipelines_slave_aw=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_slave_b=0</TD>
    <TD>c_pipelines_slave_r=0</TD>
    <TD>c_pipelines_slave_w=0</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_r=1</TD>
    <TD>c_reg_config_w=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reserve_mode=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_24_axi_register_slice/7</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=44</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=128</TD>
    <TD>c_axi_id_width=4</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_num_slr_crossings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_ar=0</TD>
    <TD>c_pipelines_master_aw=0</TD>
    <TD>c_pipelines_master_b=0</TD>
    <TD>c_pipelines_master_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_w=0</TD>
    <TD>c_pipelines_middle_ar=0</TD>
    <TD>c_pipelines_middle_aw=0</TD>
    <TD>c_pipelines_middle_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_middle_r=0</TD>
    <TD>c_pipelines_middle_w=0</TD>
    <TD>c_pipelines_slave_ar=0</TD>
    <TD>c_pipelines_slave_aw=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_slave_b=0</TD>
    <TD>c_pipelines_slave_r=0</TD>
    <TD>c_pipelines_slave_w=0</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_r=1</TD>
    <TD>c_reg_config_w=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reserve_mode=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=4</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_24_axi_register_slice/8</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=44</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_num_slr_crossings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_ar=0</TD>
    <TD>c_pipelines_master_aw=0</TD>
    <TD>c_pipelines_master_b=0</TD>
    <TD>c_pipelines_master_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_master_w=0</TD>
    <TD>c_pipelines_middle_ar=0</TD>
    <TD>c_pipelines_middle_aw=0</TD>
    <TD>c_pipelines_middle_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_middle_r=0</TD>
    <TD>c_pipelines_middle_w=0</TD>
    <TD>c_pipelines_slave_ar=0</TD>
    <TD>c_pipelines_slave_aw=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_slave_b=0</TD>
    <TD>c_pipelines_slave_r=0</TD>
    <TD>c_pipelines_slave_w=0</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_r=1</TD>
    <TD>c_reg_config_w=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reserve_mode=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_6_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000011010011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=1024</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=6</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_dwidth_converter_v1_1_23_axis_dwidth_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00000000000000000000000010111011</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tid_width=32</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tdata_width=32</TD>
    <TD>c_m_axis_tuser_width=12</TD>
    <TD>c_s_axis_tdata_width=64</TD>
    <TD>c_s_axis_tuser_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_4a56/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axis_tdata_width=32</TD>
    <TD>axis_tdest_width=4</TD>
    <TD>axis_tuser_width=96</TD>
    <TD>c_cal_mode=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_clk_io_swap=false</TD>
    <TD>c_clk_lane_io_position=0</TD>
    <TD>c_clk_lp_io_swap=false</TD>
    <TD>c_csi2rx_dbg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_csi_en_activelanes=false</TD>
    <TD>c_csi_en_crc=true</TD>
    <TD>c_csi_filter_userdatatype=true</TD>
    <TD>c_csi_opt1_regs=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_lane0_io_position=2</TD>
    <TD>c_data_lane1_io_position=4</TD>
    <TD>c_data_lane2_io_position=6</TD>
    <TD>c_data_lane3_io_position=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dl0_io_swap=false</TD>
    <TD>c_dl0_lp_io_swap=false</TD>
    <TD>c_dl1_io_swap=false</TD>
    <TD>c_dl1_lp_io_swap=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dl2_io_swap=false</TD>
    <TD>c_dl2_lp_io_swap=false</TD>
    <TD>c_dl3_io_swap=false</TD>
    <TD>c_dl3_lp_io_swap=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dphy_lanes=4</TD>
    <TD>c_dphy_mode=SLAVE</TD>
    <TD>c_en_7s_linerate_check=false</TD>
    <TD>c_en_bg0_pin0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bg0_pin6=false</TD>
    <TD>c_en_bg1_pin0=false</TD>
    <TD>c_en_bg1_pin6=false</TD>
    <TD>c_en_bg2_pin0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bg2_pin6=false</TD>
    <TD>c_en_bg3_pin0=false</TD>
    <TD>c_en_bg3_pin6=false</TD>
    <TD>c_en_clk300m=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_cnts_byte_clk=false</TD>
    <TD>c_en_csi_v2_0=false</TD>
    <TD>c_en_exdesigns=false</TD>
    <TD>c_en_ext_tap=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_rxppi_as_mon=false</TD>
    <TD>c_en_timeout_regs=false</TD>
    <TD>c_en_vcx=false</TD>
    <TD>c_esc_timeout=25600</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_exdes_board=ZCU102</TD>
    <TD>c_exdes_config=MIPI_Video_Pipe_Camera_to_Display</TD>
    <TD>c_exdes_fmc=LI-IMX274MIPI-FMC V1.0 Single Sensor</TD>
    <TD>c_exdesboard_version=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_rd_en_control=true</TD>
    <TD>c_hs_line_rate=896</TD>
    <TD>c_hs_settle_ns=146</TD>
    <TD>c_hs_timeout=65541</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_idly_group_name=mipi_csi2rx_idly_group</TD>
    <TD>c_idly_tap=1</TD>
    <TD>c_init=100000</TD>
    <TD>c_int_qor_check=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_7series=false</TD>
    <TD>c_is_versal=false</TD>
    <TD>c_lprx_disable_extport=0</TD>
    <TD>c_mipi_slv_int=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ooc_vid_clk=6.666</TD>
    <TD>c_rcve_alt_deskew_seq=false</TD>
    <TD>c_rcve_deskew_seq=false</TD>
    <TD>c_share_idlyctrl=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sprt_isp_bridge=false</TD>
    <TD>c_stretch_line_rate=3500</TD>
    <TD>clk_lane_io_loc=G1</TD>
    <TD>clk_lane_io_loc_name=IO_L1P_T0L_N0_DBC_66</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmn_fifo_rd_en_cntrl=true</TD>
    <TD>cmn_inc_iic=false</TD>
    <TD>cmn_inc_vfb=true</TD>
    <TD>cmn_num_lanes=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmn_num_pixels=2</TD>
    <TD>cmn_proj_family=1</TD>
    <TD>cmn_pxl_format=YUV420_8bit</TD>
    <TD>cmn_vc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>component_name=kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0</TD>
    <TD>core_container=NA</TD>
    <TD>csi_buf_depth=4096</TD>
    <TD>csi_controller_reg_if=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_emb_non_img=false</TD>
    <TD>data_lane0_byte=All_Byte</TD>
    <TD>data_lane0_io_loc=E1</TD>
    <TD>data_lane0_io_loc_name=IO_L2P_T0L_N2_66</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_lane1_byte=All_Byte</TD>
    <TD>data_lane1_io_loc=F2</TD>
    <TD>data_lane1_io_loc_name=IO_L3P_T0L_N4_AD15P_66</TD>
    <TD>data_lane2_byte=All_Byte</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_lane2_io_loc=G3</TD>
    <TD>data_lane2_io_loc_name=IO_L4P_T0U_N6_DBC_AD7P_66</TD>
    <TD>data_lane3_byte=All_Byte</TD>
    <TD>data_lane3_io_loc=E4</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_lane3_io_loc_name=IO_L5P_T0U_N8_AD14P_66</TD>
    <TD>dphy_preset=CSI2RX_XLNX</TD>
    <TD>dphyrx_board_interface=Custom</TD>
    <TD>dpy_en_reg_if=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dpy_line_rate=896</TD>
    <TD>hp_io_bank_selection=66</TD>
    <TD>iptotal=1</TD>
    <TD>supportlevel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_board_flow=false</TD>
    <TD>vfb_tu_width=1</TD>
    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=mipi_csi2_rx_subsystem</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.1</TD>
    <TD>yuv420_buf_dpth=4096</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_4a56_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_all_en_pin_info=0 _nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc G1_ 1 _nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc F1_ 2 _nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc E1_ 3 _nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc D1_ 4 _nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc F2_ 5 _nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc E2_ 6 _nibble 1 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp2 loc G3_ 7 _nibble 1 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn2 loc F3_ 8 _nibble 1 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp3 loc E4_ 9 _nibble 1 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn3 loc E3_</TD>
    <TD>c_all_rx_en=0b0000000000000000000000000000000000000000001111111111</TD>
    <TD>c_bank=66</TD>
    <TD>c_bidir_bitslice_en=0000000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_bitslip_mode=SLIP_PER_BIT</TD>
    <TD>c_bitslip_val=0x2C</TD>
    <TD>c_bs0_info=0 _name bg0_pin0_nc loc G1_ 1 _name bg0_pin6_nc loc G3_ 2 _name bg1_pin0_nc loc C1_ 3 _name bg1_pin6_nc loc B4_ 4 _name bg2_pin0_nc loc D7_ 5 _name bg2_pin6_nc loc G8_ 6 _name bg3_pin0_nc loc ___ 7 _name bg3_pin6_nc loc ___</TD>
    <TD>c_bs_init_val=0000000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_clk_fwd=0</TD>
    <TD>c_clk_fwd_bitslice_no=0</TD>
    <TD>c_clk_fwd_enable=0000000000000000000000000000000000000000000000000000</TD>
    <TD>c_clk_fwd_phase=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_clk_sig_type=SINGLE</TD>
    <TD>c_clkin_diff_en=0</TD>
    <TD>c_clkin_period=5.0</TD>
    <TD>c_clock_tri=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_pin_en=5</TD>
    <TD>c_data_tri=1</TD>
    <TD>c_device=xck26</TD>
    <TD>c_device_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_diff_en=0b0000000000000000000000000000000000000000001111111111</TD>
    <TD>c_differential_io_std=MIPI_DPHY_DCI</TD>
    <TD>c_differential_io_termination=TERM_100</TD>
    <TD>c_div_mode=DIV4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bidir=0</TD>
    <TD>c_en_bsc0=1</TD>
    <TD>c_en_bsc1=1</TD>
    <TD>c_en_bsc2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bsc3=0</TD>
    <TD>c_en_bsc4=0</TD>
    <TD>c_en_bsc5=0</TD>
    <TD>c_en_bsc6=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bsc7=0</TD>
    <TD>c_en_multi_intf_ports=0</TD>
    <TD>c_en_riu_or0=TRUE</TD>
    <TD>c_en_riu_or1=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_riu_or2=FALSE</TD>
    <TD>c_en_riu_or3=FALSE</TD>
    <TD>c_en_rx=1</TD>
    <TD>c_en_tx=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_bitslip=0</TD>
    <TD>c_enable_data_bitslip=0</TD>
    <TD>c_enable_n_pins=1</TD>
    <TD>c_enable_pll0_pllout1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_pll0_plloutfb=0</TD>
    <TD>c_enable_riu_interface=0</TD>
    <TD>c_enable_riu_split=0</TD>
    <TD>c_enable_tx_tri=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ex_clk_freq=200.000</TD>
    <TD>c_ex_inst_gen=0</TD>
    <TD>c_exdes_bank=64_(HP)</TD>
    <TD>c_gc_loc=21 _name IO_L11P_T1U_N8_GC_66 loc D4_ 23 _name IO_L12P_T1U_N10_GC_66 loc C3_ 28 _name IO_L14P_T2L_N2_GC_66 loc E5_</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_inclk_loc=NONE</TD>
    <TD>c_inclk_pin=100</TD>
    <TD>c_inv_rx_clk=00000000</TD>
    <TD>c_nib0_bs0_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib0_en_clk_to_ext_north=0</TD>
    <TD>c_nib0_en_clk_to_ext_south=0</TD>
    <TD>c_nib0_en_other_nclk=0</TD>
    <TD>c_nib0_en_other_pclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib1_bs0_en=0</TD>
    <TD>c_nib1_en_clk_to_ext_north=0</TD>
    <TD>c_nib1_en_clk_to_ext_south=0</TD>
    <TD>c_nib1_en_other_nclk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib1_en_other_pclk=1</TD>
    <TD>c_nib2_bs0_en=0</TD>
    <TD>c_nib2_en_clk_to_ext_north=0</TD>
    <TD>c_nib2_en_clk_to_ext_south=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib2_en_other_nclk=0</TD>
    <TD>c_nib2_en_other_pclk=0</TD>
    <TD>c_nib3_bs0_en=0</TD>
    <TD>c_nib3_en_clk_to_ext_north=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib3_en_clk_to_ext_south=0</TD>
    <TD>c_nib3_en_other_nclk=0</TD>
    <TD>c_nib3_en_other_pclk=0</TD>
    <TD>c_nib4_bs0_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib4_en_clk_to_ext_north=0</TD>
    <TD>c_nib4_en_clk_to_ext_south=0</TD>
    <TD>c_nib4_en_other_nclk=0</TD>
    <TD>c_nib4_en_other_pclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib5_bs0_en=0</TD>
    <TD>c_nib5_en_clk_to_ext_north=0</TD>
    <TD>c_nib5_en_clk_to_ext_south=0</TD>
    <TD>c_nib5_en_other_nclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib5_en_other_pclk=0</TD>
    <TD>c_nib6_bs0_en=0</TD>
    <TD>c_nib6_en_clk_to_ext_north=0</TD>
    <TD>c_nib6_en_clk_to_ext_south=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib6_en_other_nclk=0</TD>
    <TD>c_nib6_en_other_pclk=0</TD>
    <TD>c_nib7_bs0_en=0</TD>
    <TD>c_nib7_en_clk_to_ext_north=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib7_en_clk_to_ext_south=0</TD>
    <TD>c_nib7_en_other_nclk=0</TD>
    <TD>c_nib7_en_other_pclk=0</TD>
    <TD>c_nibble0_tri=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nibble1_tri=0</TD>
    <TD>c_nibble2_tri=0</TD>
    <TD>c_nibble3_tri=0</TD>
    <TD>c_nibble4_tri=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nibble5_tri=0</TD>
    <TD>c_nibble6_tri=0</TD>
    <TD>c_nibble7_tri=0</TD>
    <TD>c_pin_info=0 _nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc G1_ 1 _nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc F1_ 2 _nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc E1_ 3 _nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc D1_ 4 _nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc F2_ 5 _nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc E2_ 6 _nibble 1 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp2 loc G3_ 7 _nibble 1 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn2 loc F3_ 8 _nibble 1 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp3 loc E4_ 9 _nibble 1 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn3 loc E3_</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_clk0_phase=0.0</TD>
    <TD>c_pll0_clk1_phase=0.0</TD>
    <TD>c_pll0_clk_source=BUFG_TO_PLL</TD>
    <TD>c_pll0_clkfbout_mult=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_clkout1_divide=1</TD>
    <TD>c_pll0_clkoutphy_mode=VCO</TD>
    <TD>c_pll0_div_factor=1.0</TD>
    <TD>c_pll0_divclk_divide=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_fifo_write_clk_en=1</TD>
    <TD>c_pll0_mmcm_clkfbout_mult_f=7.875</TD>
    <TD>c_pll0_mmcm_clkout0_divide_f=7.875</TD>
    <TD>c_pll0_mmcm_divclk_divide=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_rx_external_clk_to_data=3</TD>
    <TD>c_pll1_clk0_phase=0.0</TD>
    <TD>c_pll1_clk1_phase=0.0</TD>
    <TD>c_pll1_clkfbout_mult=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll1_clkoutphy_mode=VCO</TD>
    <TD>c_pll1_div_factor=1.0</TD>
    <TD>c_pll1_divclk_divide=2</TD>
    <TD>c_pll_sharing=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll_vcomin=750.000</TD>
    <TD>c_rec_in_freq=93.750</TD>
    <TD>c_rx_bitslice0_en=0</TD>
    <TD>c_rx_bitslice_en=0b0000000000000000000000000000000000000000001111111111</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_cascade=0</TD>
    <TD>c_rx_delay_format=TIME</TD>
    <TD>c_rx_delay_type=0</TD>
    <TD>c_rx_delay_type0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type1=0</TD>
    <TD>c_rx_delay_type10=0</TD>
    <TD>c_rx_delay_type11=0</TD>
    <TD>c_rx_delay_type12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type13=0</TD>
    <TD>c_rx_delay_type14=0</TD>
    <TD>c_rx_delay_type15=0</TD>
    <TD>c_rx_delay_type16=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type17=0</TD>
    <TD>c_rx_delay_type18=0</TD>
    <TD>c_rx_delay_type19=0</TD>
    <TD>c_rx_delay_type2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type20=0</TD>
    <TD>c_rx_delay_type21=0</TD>
    <TD>c_rx_delay_type22=0</TD>
    <TD>c_rx_delay_type23=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type24=0</TD>
    <TD>c_rx_delay_type25=0</TD>
    <TD>c_rx_delay_type26=0</TD>
    <TD>c_rx_delay_type27=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type28=0</TD>
    <TD>c_rx_delay_type29=0</TD>
    <TD>c_rx_delay_type3=0</TD>
    <TD>c_rx_delay_type30=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type31=0</TD>
    <TD>c_rx_delay_type32=0</TD>
    <TD>c_rx_delay_type33=0</TD>
    <TD>c_rx_delay_type34=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type35=0</TD>
    <TD>c_rx_delay_type36=0</TD>
    <TD>c_rx_delay_type37=0</TD>
    <TD>c_rx_delay_type38=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type39=0</TD>
    <TD>c_rx_delay_type4=0</TD>
    <TD>c_rx_delay_type40=0</TD>
    <TD>c_rx_delay_type41=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type42=0</TD>
    <TD>c_rx_delay_type43=0</TD>
    <TD>c_rx_delay_type44=0</TD>
    <TD>c_rx_delay_type45=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type46=0</TD>
    <TD>c_rx_delay_type47=0</TD>
    <TD>c_rx_delay_type48=0</TD>
    <TD>c_rx_delay_type49=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type5=0</TD>
    <TD>c_rx_delay_type50=0</TD>
    <TD>c_rx_delay_type51=0</TD>
    <TD>c_rx_delay_type6=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type7=0</TD>
    <TD>c_rx_delay_type8=0</TD>
    <TD>c_rx_delay_type9=0</TD>
    <TD>c_rx_delay_value=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value0=000000000000</TD>
    <TD>c_rx_delay_value1=000000000000</TD>
    <TD>c_rx_delay_value10=000000000000</TD>
    <TD>c_rx_delay_value11=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value12=000000000000</TD>
    <TD>c_rx_delay_value13=000000000000</TD>
    <TD>c_rx_delay_value14=000000000000</TD>
    <TD>c_rx_delay_value15=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value16=000000000000</TD>
    <TD>c_rx_delay_value17=000000000000</TD>
    <TD>c_rx_delay_value18=000000000000</TD>
    <TD>c_rx_delay_value19=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value2=000000000000</TD>
    <TD>c_rx_delay_value20=000000000000</TD>
    <TD>c_rx_delay_value21=000000000000</TD>
    <TD>c_rx_delay_value22=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value23=000000000000</TD>
    <TD>c_rx_delay_value24=000000000000</TD>
    <TD>c_rx_delay_value25=000000000000</TD>
    <TD>c_rx_delay_value26=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value27=000000000000</TD>
    <TD>c_rx_delay_value28=000000000000</TD>
    <TD>c_rx_delay_value29=000000000000</TD>
    <TD>c_rx_delay_value3=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value30=000000000000</TD>
    <TD>c_rx_delay_value31=000000000000</TD>
    <TD>c_rx_delay_value32=000000000000</TD>
    <TD>c_rx_delay_value33=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value34=000000000000</TD>
    <TD>c_rx_delay_value35=000000000000</TD>
    <TD>c_rx_delay_value36=000000000000</TD>
    <TD>c_rx_delay_value37=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value38=000000000000</TD>
    <TD>c_rx_delay_value39=000000000000</TD>
    <TD>c_rx_delay_value4=000000000000</TD>
    <TD>c_rx_delay_value40=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value41=000000000000</TD>
    <TD>c_rx_delay_value42=000000000000</TD>
    <TD>c_rx_delay_value43=000000000000</TD>
    <TD>c_rx_delay_value44=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value45=000000000000</TD>
    <TD>c_rx_delay_value46=000000000000</TD>
    <TD>c_rx_delay_value47=000000000000</TD>
    <TD>c_rx_delay_value48=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value49=000000000000</TD>
    <TD>c_rx_delay_value5=000000000000</TD>
    <TD>c_rx_delay_value50=000000000000</TD>
    <TD>c_rx_delay_value51=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value6=000000000000</TD>
    <TD>c_rx_delay_value7=000000000000</TD>
    <TD>c_rx_delay_value8=000000000000</TD>
    <TD>c_rx_delay_value9=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext0=000000000000</TD>
    <TD>c_rx_delay_value_ext1=000000000000</TD>
    <TD>c_rx_delay_value_ext10=000000000000</TD>
    <TD>c_rx_delay_value_ext11=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext12=000000000000</TD>
    <TD>c_rx_delay_value_ext13=000000000000</TD>
    <TD>c_rx_delay_value_ext14=000000000000</TD>
    <TD>c_rx_delay_value_ext15=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext16=000000000000</TD>
    <TD>c_rx_delay_value_ext17=000000000000</TD>
    <TD>c_rx_delay_value_ext18=000000000000</TD>
    <TD>c_rx_delay_value_ext19=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext2=000000000000</TD>
    <TD>c_rx_delay_value_ext20=000000000000</TD>
    <TD>c_rx_delay_value_ext21=000000000000</TD>
    <TD>c_rx_delay_value_ext22=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext23=000000000000</TD>
    <TD>c_rx_delay_value_ext24=000000000000</TD>
    <TD>c_rx_delay_value_ext25=000000000000</TD>
    <TD>c_rx_delay_value_ext26=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext27=000000000000</TD>
    <TD>c_rx_delay_value_ext28=000000000000</TD>
    <TD>c_rx_delay_value_ext29=000000000000</TD>
    <TD>c_rx_delay_value_ext3=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext30=000000000000</TD>
    <TD>c_rx_delay_value_ext31=000000000000</TD>
    <TD>c_rx_delay_value_ext32=000000000000</TD>
    <TD>c_rx_delay_value_ext33=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext34=000000000000</TD>
    <TD>c_rx_delay_value_ext35=000000000000</TD>
    <TD>c_rx_delay_value_ext36=000000000000</TD>
    <TD>c_rx_delay_value_ext37=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext38=000000000000</TD>
    <TD>c_rx_delay_value_ext39=000000000000</TD>
    <TD>c_rx_delay_value_ext4=000000000000</TD>
    <TD>c_rx_delay_value_ext40=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext41=000000000000</TD>
    <TD>c_rx_delay_value_ext42=000000000000</TD>
    <TD>c_rx_delay_value_ext43=000000000000</TD>
    <TD>c_rx_delay_value_ext44=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext45=000000000000</TD>
    <TD>c_rx_delay_value_ext46=000000000000</TD>
    <TD>c_rx_delay_value_ext47=000000000000</TD>
    <TD>c_rx_delay_value_ext48=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext49=000000000000</TD>
    <TD>c_rx_delay_value_ext5=000000000000</TD>
    <TD>c_rx_delay_value_ext50=000000000000</TD>
    <TD>c_rx_delay_value_ext51=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext6=000000000000</TD>
    <TD>c_rx_delay_value_ext7=000000000000</TD>
    <TD>c_rx_delay_value_ext8=000000000000</TD>
    <TD>c_rx_delay_value_ext9=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_equalization_d=EQ_NONE</TD>
    <TD>c_rx_equalization_s=NONE</TD>
    <TD>c_rx_pin_en=0b0000000000000000000000000000000000000000000101010101</TD>
    <TD>c_rx_refclk_freq=1500.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_strobe_en=3</TD>
    <TD>c_serial_mode=FALSE</TD>
    <TD>c_serialization_factor=8</TD>
    <TD>c_sim_device=ULTRASCALE_PLUS_ES1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_version=2.0</TD>
    <TD>c_single_ended_io_std=NONE</TD>
    <TD>c_single_ended_io_termination=NONE</TD>
    <TD>c_strb_info=9 99 9 9 9 9 9 9 9 9 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_template=2</TD>
    <TD>c_tx_bitslice_en=0000000000000000000000000000000000000000000000000000</TD>
    <TD>c_tx_data_phase=0</TD>
    <TD>c_tx_delay_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type0=0</TD>
    <TD>c_tx_delay_type1=0</TD>
    <TD>c_tx_delay_type10=0</TD>
    <TD>c_tx_delay_type11=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type12=0</TD>
    <TD>c_tx_delay_type13=0</TD>
    <TD>c_tx_delay_type14=0</TD>
    <TD>c_tx_delay_type15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type16=0</TD>
    <TD>c_tx_delay_type17=0</TD>
    <TD>c_tx_delay_type18=0</TD>
    <TD>c_tx_delay_type19=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type2=0</TD>
    <TD>c_tx_delay_type20=0</TD>
    <TD>c_tx_delay_type21=0</TD>
    <TD>c_tx_delay_type22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type23=0</TD>
    <TD>c_tx_delay_type24=0</TD>
    <TD>c_tx_delay_type25=0</TD>
    <TD>c_tx_delay_type26=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type27=0</TD>
    <TD>c_tx_delay_type28=0</TD>
    <TD>c_tx_delay_type29=0</TD>
    <TD>c_tx_delay_type3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type30=0</TD>
    <TD>c_tx_delay_type31=0</TD>
    <TD>c_tx_delay_type32=0</TD>
    <TD>c_tx_delay_type33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type34=0</TD>
    <TD>c_tx_delay_type35=0</TD>
    <TD>c_tx_delay_type36=0</TD>
    <TD>c_tx_delay_type37=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type38=0</TD>
    <TD>c_tx_delay_type39=0</TD>
    <TD>c_tx_delay_type4=0</TD>
    <TD>c_tx_delay_type40=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type41=0</TD>
    <TD>c_tx_delay_type42=0</TD>
    <TD>c_tx_delay_type43=0</TD>
    <TD>c_tx_delay_type44=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type45=0</TD>
    <TD>c_tx_delay_type46=0</TD>
    <TD>c_tx_delay_type47=0</TD>
    <TD>c_tx_delay_type48=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type49=0</TD>
    <TD>c_tx_delay_type5=0</TD>
    <TD>c_tx_delay_type50=0</TD>
    <TD>c_tx_delay_type51=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type6=0</TD>
    <TD>c_tx_delay_type7=0</TD>
    <TD>c_tx_delay_type8=0</TD>
    <TD>c_tx_delay_type9=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value=000000000000</TD>
    <TD>c_tx_delay_value0=000000000000</TD>
    <TD>c_tx_delay_value1=000000000000</TD>
    <TD>c_tx_delay_value10=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value11=000000000000</TD>
    <TD>c_tx_delay_value12=000000000000</TD>
    <TD>c_tx_delay_value13=000000000000</TD>
    <TD>c_tx_delay_value14=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value15=000000000000</TD>
    <TD>c_tx_delay_value16=000000000000</TD>
    <TD>c_tx_delay_value17=000000000000</TD>
    <TD>c_tx_delay_value18=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value19=000000000000</TD>
    <TD>c_tx_delay_value2=000000000000</TD>
    <TD>c_tx_delay_value20=000000000000</TD>
    <TD>c_tx_delay_value21=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value22=000000000000</TD>
    <TD>c_tx_delay_value23=000000000000</TD>
    <TD>c_tx_delay_value24=000000000000</TD>
    <TD>c_tx_delay_value25=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value26=000000000000</TD>
    <TD>c_tx_delay_value27=000000000000</TD>
    <TD>c_tx_delay_value28=000000000000</TD>
    <TD>c_tx_delay_value29=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value3=000000000000</TD>
    <TD>c_tx_delay_value30=000000000000</TD>
    <TD>c_tx_delay_value31=000000000000</TD>
    <TD>c_tx_delay_value32=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value33=000000000000</TD>
    <TD>c_tx_delay_value34=000000000000</TD>
    <TD>c_tx_delay_value35=000000000000</TD>
    <TD>c_tx_delay_value36=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value37=000000000000</TD>
    <TD>c_tx_delay_value38=000000000000</TD>
    <TD>c_tx_delay_value39=000000000000</TD>
    <TD>c_tx_delay_value4=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value40=000000000000</TD>
    <TD>c_tx_delay_value41=000000000000</TD>
    <TD>c_tx_delay_value42=000000000000</TD>
    <TD>c_tx_delay_value43=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value44=000000000000</TD>
    <TD>c_tx_delay_value45=000000000000</TD>
    <TD>c_tx_delay_value46=000000000000</TD>
    <TD>c_tx_delay_value47=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value48=000000000000</TD>
    <TD>c_tx_delay_value49=000000000000</TD>
    <TD>c_tx_delay_value5=000000000000</TD>
    <TD>c_tx_delay_value50=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value51=000000000000</TD>
    <TD>c_tx_delay_value6=000000000000</TD>
    <TD>c_tx_delay_value7=000000000000</TD>
    <TD>c_tx_delay_value8=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value9=000000000000</TD>
    <TD>c_tx_drive_d=NONE</TD>
    <TD>c_tx_drive_s=NONE</TD>
    <TD>c_tx_pre_emphasis_d=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_pre_emphasis_s=NONE</TD>
    <TD>c_tx_refclk_freq=1500.00</TD>
    <TD>c_tx_slew_d=NONE</TD>
    <TD>c_tx_slew_s=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>tx_bitslice_tri_en=0</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=high_speed_selectio_wiz</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.6</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_8a97/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axis_tdata_width=32</TD>
    <TD>axis_tdest_width=4</TD>
    <TD>axis_tuser_width=96</TD>
    <TD>c_cal_mode=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_clk_io_swap=false</TD>
    <TD>c_clk_lane_io_position=26</TD>
    <TD>c_clk_lp_io_swap=false</TD>
    <TD>c_csi2rx_dbg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_csi_en_activelanes=false</TD>
    <TD>c_csi_en_crc=true</TD>
    <TD>c_csi_filter_userdatatype=true</TD>
    <TD>c_csi_opt1_regs=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_lane0_io_position=28</TD>
    <TD>c_data_lane1_io_position=30</TD>
    <TD>c_data_lane2_io_position=6</TD>
    <TD>c_data_lane3_io_position=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dl0_io_swap=false</TD>
    <TD>c_dl0_lp_io_swap=false</TD>
    <TD>c_dl1_io_swap=false</TD>
    <TD>c_dl1_lp_io_swap=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dl2_io_swap=false</TD>
    <TD>c_dl2_lp_io_swap=false</TD>
    <TD>c_dl3_io_swap=false</TD>
    <TD>c_dl3_lp_io_swap=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dphy_lanes=2</TD>
    <TD>c_dphy_mode=SLAVE</TD>
    <TD>c_en_7s_linerate_check=false</TD>
    <TD>c_en_bg0_pin0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bg0_pin6=false</TD>
    <TD>c_en_bg1_pin0=false</TD>
    <TD>c_en_bg1_pin6=false</TD>
    <TD>c_en_bg2_pin0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bg2_pin6=false</TD>
    <TD>c_en_bg3_pin0=false</TD>
    <TD>c_en_bg3_pin6=false</TD>
    <TD>c_en_clk300m=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_cnts_byte_clk=false</TD>
    <TD>c_en_csi_v2_0=false</TD>
    <TD>c_en_exdesigns=false</TD>
    <TD>c_en_ext_tap=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_rxppi_as_mon=false</TD>
    <TD>c_en_timeout_regs=false</TD>
    <TD>c_en_vcx=false</TD>
    <TD>c_esc_timeout=25600</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_exdes_board=ZCU102</TD>
    <TD>c_exdes_config=MIPI_Video_Pipe_Camera_to_Display</TD>
    <TD>c_exdes_fmc=LI-IMX274MIPI-FMC V1.0 Single Sensor</TD>
    <TD>c_exdesboard_version=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_rd_en_control=true</TD>
    <TD>c_hs_line_rate=896</TD>
    <TD>c_hs_settle_ns=146</TD>
    <TD>c_hs_timeout=65541</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_idly_group_name=mipi_csi2rx_idly_group</TD>
    <TD>c_idly_tap=1</TD>
    <TD>c_init=100000</TD>
    <TD>c_int_qor_check=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_7series=false</TD>
    <TD>c_is_versal=false</TD>
    <TD>c_lprx_disable_extport=0</TD>
    <TD>c_mipi_slv_int=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ooc_vid_clk=6.666</TD>
    <TD>c_rcve_alt_deskew_seq=false</TD>
    <TD>c_rcve_deskew_seq=false</TD>
    <TD>c_share_idlyctrl=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sprt_isp_bridge=false</TD>
    <TD>c_stretch_line_rate=3500</TD>
    <TD>clk_lane_io_loc=D7</TD>
    <TD>clk_lane_io_loc_name=IO_L13P_T2L_N0_GC_QBC_66</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmn_fifo_rd_en_cntrl=true</TD>
    <TD>cmn_inc_iic=false</TD>
    <TD>cmn_inc_vfb=true</TD>
    <TD>cmn_num_lanes=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmn_num_pixels=2</TD>
    <TD>cmn_proj_family=1</TD>
    <TD>cmn_pxl_format=YUV422_8bit</TD>
    <TD>cmn_vc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>component_name=kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1</TD>
    <TD>core_container=NA</TD>
    <TD>csi_buf_depth=4096</TD>
    <TD>csi_controller_reg_if=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_emb_non_img=false</TD>
    <TD>data_lane0_byte=All_Byte</TD>
    <TD>data_lane0_io_loc=E5</TD>
    <TD>data_lane0_io_loc_name=IO_L14P_T2L_N2_GC_66</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_lane1_byte=All_Byte</TD>
    <TD>data_lane1_io_loc=G6</TD>
    <TD>data_lane1_io_loc_name=IO_L15P_T2L_N4_AD11P_66</TD>
    <TD>data_lane2_byte=All_Byte</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_lane2_io_loc=None</TD>
    <TD>data_lane2_io_loc_name=None</TD>
    <TD>data_lane3_byte=All_Byte</TD>
    <TD>data_lane3_io_loc=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_lane3_io_loc_name=None</TD>
    <TD>dphy_preset=CSI2RX_XLNX</TD>
    <TD>dphyrx_board_interface=Custom</TD>
    <TD>dpy_en_reg_if=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dpy_line_rate=896</TD>
    <TD>hp_io_bank_selection=66</TD>
    <TD>iptotal=1</TD>
    <TD>supportlevel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_board_flow=false</TD>
    <TD>vfb_tu_width=1</TD>
    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=mipi_csi2_rx_subsystem</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.1</TD>
    <TD>yuv420_buf_dpth=128</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_8a97_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_all_en_pin_info=26 _nibble 4 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc D7_ 27 _nibble 4 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc D6_ 28 _nibble 4 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc E5_ 29 _nibble 4 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc D5_ 30 _nibble 4 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc G6_ 31 _nibble 4 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc F6_</TD>
    <TD>c_all_rx_en=0b0000000000000000000011111100000000000000000000000000</TD>
    <TD>c_bank=66</TD>
    <TD>c_bidir_bitslice_en=0000000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_bitslip_mode=SLIP_PER_BIT</TD>
    <TD>c_bitslip_val=0x2C</TD>
    <TD>c_bs0_info=0 _name bg0_pin0_nc loc G1_ 1 _name bg0_pin6_nc loc G3_ 2 _name bg1_pin0_nc loc C1_ 3 _name bg1_pin6_nc loc B4_ 4 _name bg2_pin0_nc loc D7_ 5 _name bg2_pin6_nc loc G8_ 6 _name bg3_pin0_nc loc ___ 7 _name bg3_pin6_nc loc ___</TD>
    <TD>c_bs_init_val=0000000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_clk_fwd=0</TD>
    <TD>c_clk_fwd_bitslice_no=0</TD>
    <TD>c_clk_fwd_enable=0000000000000000000000000000000000000000000000000000</TD>
    <TD>c_clk_fwd_phase=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_clk_sig_type=SINGLE</TD>
    <TD>c_clkin_diff_en=0</TD>
    <TD>c_clkin_period=5.0</TD>
    <TD>c_clock_tri=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_pin_en=3</TD>
    <TD>c_data_tri=1</TD>
    <TD>c_device=xck26</TD>
    <TD>c_device_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_diff_en=0b0000000000000000000011111100000000000000000000000000</TD>
    <TD>c_differential_io_std=MIPI_DPHY_DCI</TD>
    <TD>c_differential_io_termination=TERM_100</TD>
    <TD>c_div_mode=DIV4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bidir=0</TD>
    <TD>c_en_bsc0=0</TD>
    <TD>c_en_bsc1=0</TD>
    <TD>c_en_bsc2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bsc3=0</TD>
    <TD>c_en_bsc4=1</TD>
    <TD>c_en_bsc5=0</TD>
    <TD>c_en_bsc6=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bsc7=0</TD>
    <TD>c_en_multi_intf_ports=0</TD>
    <TD>c_en_riu_or0=FALSE</TD>
    <TD>c_en_riu_or1=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_riu_or2=FALSE</TD>
    <TD>c_en_riu_or3=FALSE</TD>
    <TD>c_en_rx=1</TD>
    <TD>c_en_tx=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_bitslip=0</TD>
    <TD>c_enable_data_bitslip=0</TD>
    <TD>c_enable_n_pins=1</TD>
    <TD>c_enable_pll0_pllout1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_pll0_plloutfb=0</TD>
    <TD>c_enable_riu_interface=0</TD>
    <TD>c_enable_riu_split=0</TD>
    <TD>c_enable_tx_tri=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ex_clk_freq=200.000</TD>
    <TD>c_ex_inst_gen=0</TD>
    <TD>c_exdes_bank=64_(HP)</TD>
    <TD>c_gc_loc=21 _name IO_L11P_T1U_N8_GC_66 loc D4_ 23 _name IO_L12P_T1U_N10_GC_66 loc C3_ 28 _name IO_L14P_T2L_N2_GC_66 loc E5_</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_inclk_loc=NONE</TD>
    <TD>c_inclk_pin=100</TD>
    <TD>c_inv_rx_clk=00000000</TD>
    <TD>c_nib0_bs0_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib0_en_clk_to_ext_north=0</TD>
    <TD>c_nib0_en_clk_to_ext_south=0</TD>
    <TD>c_nib0_en_other_nclk=0</TD>
    <TD>c_nib0_en_other_pclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib1_bs0_en=0</TD>
    <TD>c_nib1_en_clk_to_ext_north=0</TD>
    <TD>c_nib1_en_clk_to_ext_south=0</TD>
    <TD>c_nib1_en_other_nclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib1_en_other_pclk=0</TD>
    <TD>c_nib2_bs0_en=0</TD>
    <TD>c_nib2_en_clk_to_ext_north=0</TD>
    <TD>c_nib2_en_clk_to_ext_south=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib2_en_other_nclk=0</TD>
    <TD>c_nib2_en_other_pclk=0</TD>
    <TD>c_nib3_bs0_en=0</TD>
    <TD>c_nib3_en_clk_to_ext_north=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib3_en_clk_to_ext_south=0</TD>
    <TD>c_nib3_en_other_nclk=0</TD>
    <TD>c_nib3_en_other_pclk=0</TD>
    <TD>c_nib4_bs0_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib4_en_clk_to_ext_north=0</TD>
    <TD>c_nib4_en_clk_to_ext_south=0</TD>
    <TD>c_nib4_en_other_nclk=0</TD>
    <TD>c_nib4_en_other_pclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib5_bs0_en=0</TD>
    <TD>c_nib5_en_clk_to_ext_north=0</TD>
    <TD>c_nib5_en_clk_to_ext_south=0</TD>
    <TD>c_nib5_en_other_nclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib5_en_other_pclk=0</TD>
    <TD>c_nib6_bs0_en=0</TD>
    <TD>c_nib6_en_clk_to_ext_north=0</TD>
    <TD>c_nib6_en_clk_to_ext_south=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib6_en_other_nclk=0</TD>
    <TD>c_nib6_en_other_pclk=0</TD>
    <TD>c_nib7_bs0_en=0</TD>
    <TD>c_nib7_en_clk_to_ext_north=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib7_en_clk_to_ext_south=0</TD>
    <TD>c_nib7_en_other_nclk=0</TD>
    <TD>c_nib7_en_other_pclk=0</TD>
    <TD>c_nibble0_tri=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nibble1_tri=0</TD>
    <TD>c_nibble2_tri=0</TD>
    <TD>c_nibble3_tri=0</TD>
    <TD>c_nibble4_tri=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nibble5_tri=0</TD>
    <TD>c_nibble6_tri=0</TD>
    <TD>c_nibble7_tri=0</TD>
    <TD>c_pin_info=26 _nibble 4 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc D7_ 27 _nibble 4 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc D6_ 28 _nibble 4 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc E5_ 29 _nibble 4 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc D5_ 30 _nibble 4 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc G6_ 31 _nibble 4 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc F6_</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_clk0_phase=0.0</TD>
    <TD>c_pll0_clk1_phase=0.0</TD>
    <TD>c_pll0_clk_source=BUFG_TO_PLL</TD>
    <TD>c_pll0_clkfbout_mult=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_clkout1_divide=1</TD>
    <TD>c_pll0_clkoutphy_mode=VCO</TD>
    <TD>c_pll0_div_factor=1.0</TD>
    <TD>c_pll0_divclk_divide=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_fifo_write_clk_en=1</TD>
    <TD>c_pll0_mmcm_clkfbout_mult_f=7.875</TD>
    <TD>c_pll0_mmcm_clkout0_divide_f=7.875</TD>
    <TD>c_pll0_mmcm_divclk_divide=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_rx_external_clk_to_data=3</TD>
    <TD>c_pll1_clk0_phase=0.0</TD>
    <TD>c_pll1_clk1_phase=0.0</TD>
    <TD>c_pll1_clkfbout_mult=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll1_clkoutphy_mode=VCO</TD>
    <TD>c_pll1_div_factor=1.0</TD>
    <TD>c_pll1_divclk_divide=2</TD>
    <TD>c_pll_sharing=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll_vcomin=750.000</TD>
    <TD>c_rec_in_freq=93.750</TD>
    <TD>c_rx_bitslice0_en=0</TD>
    <TD>c_rx_bitslice_en=0b0000000000000000000011111100000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_cascade=0</TD>
    <TD>c_rx_delay_format=TIME</TD>
    <TD>c_rx_delay_type=0</TD>
    <TD>c_rx_delay_type0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type1=0</TD>
    <TD>c_rx_delay_type10=0</TD>
    <TD>c_rx_delay_type11=0</TD>
    <TD>c_rx_delay_type12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type13=0</TD>
    <TD>c_rx_delay_type14=0</TD>
    <TD>c_rx_delay_type15=0</TD>
    <TD>c_rx_delay_type16=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type17=0</TD>
    <TD>c_rx_delay_type18=0</TD>
    <TD>c_rx_delay_type19=0</TD>
    <TD>c_rx_delay_type2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type20=0</TD>
    <TD>c_rx_delay_type21=0</TD>
    <TD>c_rx_delay_type22=0</TD>
    <TD>c_rx_delay_type23=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type24=0</TD>
    <TD>c_rx_delay_type25=0</TD>
    <TD>c_rx_delay_type26=0</TD>
    <TD>c_rx_delay_type27=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type28=0</TD>
    <TD>c_rx_delay_type29=0</TD>
    <TD>c_rx_delay_type3=0</TD>
    <TD>c_rx_delay_type30=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type31=0</TD>
    <TD>c_rx_delay_type32=0</TD>
    <TD>c_rx_delay_type33=0</TD>
    <TD>c_rx_delay_type34=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type35=0</TD>
    <TD>c_rx_delay_type36=0</TD>
    <TD>c_rx_delay_type37=0</TD>
    <TD>c_rx_delay_type38=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type39=0</TD>
    <TD>c_rx_delay_type4=0</TD>
    <TD>c_rx_delay_type40=0</TD>
    <TD>c_rx_delay_type41=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type42=0</TD>
    <TD>c_rx_delay_type43=0</TD>
    <TD>c_rx_delay_type44=0</TD>
    <TD>c_rx_delay_type45=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type46=0</TD>
    <TD>c_rx_delay_type47=0</TD>
    <TD>c_rx_delay_type48=0</TD>
    <TD>c_rx_delay_type49=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type5=0</TD>
    <TD>c_rx_delay_type50=0</TD>
    <TD>c_rx_delay_type51=0</TD>
    <TD>c_rx_delay_type6=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type7=0</TD>
    <TD>c_rx_delay_type8=0</TD>
    <TD>c_rx_delay_type9=0</TD>
    <TD>c_rx_delay_value=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value0=000000000000</TD>
    <TD>c_rx_delay_value1=000000000000</TD>
    <TD>c_rx_delay_value10=000000000000</TD>
    <TD>c_rx_delay_value11=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value12=000000000000</TD>
    <TD>c_rx_delay_value13=000000000000</TD>
    <TD>c_rx_delay_value14=000000000000</TD>
    <TD>c_rx_delay_value15=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value16=000000000000</TD>
    <TD>c_rx_delay_value17=000000000000</TD>
    <TD>c_rx_delay_value18=000000000000</TD>
    <TD>c_rx_delay_value19=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value2=000000000000</TD>
    <TD>c_rx_delay_value20=000000000000</TD>
    <TD>c_rx_delay_value21=000000000000</TD>
    <TD>c_rx_delay_value22=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value23=000000000000</TD>
    <TD>c_rx_delay_value24=000000000000</TD>
    <TD>c_rx_delay_value25=000000000000</TD>
    <TD>c_rx_delay_value26=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value27=000000000000</TD>
    <TD>c_rx_delay_value28=000000000000</TD>
    <TD>c_rx_delay_value29=000000000000</TD>
    <TD>c_rx_delay_value3=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value30=000000000000</TD>
    <TD>c_rx_delay_value31=000000000000</TD>
    <TD>c_rx_delay_value32=000000000000</TD>
    <TD>c_rx_delay_value33=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value34=000000000000</TD>
    <TD>c_rx_delay_value35=000000000000</TD>
    <TD>c_rx_delay_value36=000000000000</TD>
    <TD>c_rx_delay_value37=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value38=000000000000</TD>
    <TD>c_rx_delay_value39=000000000000</TD>
    <TD>c_rx_delay_value4=000000000000</TD>
    <TD>c_rx_delay_value40=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value41=000000000000</TD>
    <TD>c_rx_delay_value42=000000000000</TD>
    <TD>c_rx_delay_value43=000000000000</TD>
    <TD>c_rx_delay_value44=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value45=000000000000</TD>
    <TD>c_rx_delay_value46=000000000000</TD>
    <TD>c_rx_delay_value47=000000000000</TD>
    <TD>c_rx_delay_value48=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value49=000000000000</TD>
    <TD>c_rx_delay_value5=000000000000</TD>
    <TD>c_rx_delay_value50=000000000000</TD>
    <TD>c_rx_delay_value51=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value6=000000000000</TD>
    <TD>c_rx_delay_value7=000000000000</TD>
    <TD>c_rx_delay_value8=000000000000</TD>
    <TD>c_rx_delay_value9=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext0=000000000000</TD>
    <TD>c_rx_delay_value_ext1=000000000000</TD>
    <TD>c_rx_delay_value_ext10=000000000000</TD>
    <TD>c_rx_delay_value_ext11=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext12=000000000000</TD>
    <TD>c_rx_delay_value_ext13=000000000000</TD>
    <TD>c_rx_delay_value_ext14=000000000000</TD>
    <TD>c_rx_delay_value_ext15=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext16=000000000000</TD>
    <TD>c_rx_delay_value_ext17=000000000000</TD>
    <TD>c_rx_delay_value_ext18=000000000000</TD>
    <TD>c_rx_delay_value_ext19=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext2=000000000000</TD>
    <TD>c_rx_delay_value_ext20=000000000000</TD>
    <TD>c_rx_delay_value_ext21=000000000000</TD>
    <TD>c_rx_delay_value_ext22=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext23=000000000000</TD>
    <TD>c_rx_delay_value_ext24=000000000000</TD>
    <TD>c_rx_delay_value_ext25=000000000000</TD>
    <TD>c_rx_delay_value_ext26=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext27=000000000000</TD>
    <TD>c_rx_delay_value_ext28=000000000000</TD>
    <TD>c_rx_delay_value_ext29=000000000000</TD>
    <TD>c_rx_delay_value_ext3=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext30=000000000000</TD>
    <TD>c_rx_delay_value_ext31=000000000000</TD>
    <TD>c_rx_delay_value_ext32=000000000000</TD>
    <TD>c_rx_delay_value_ext33=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext34=000000000000</TD>
    <TD>c_rx_delay_value_ext35=000000000000</TD>
    <TD>c_rx_delay_value_ext36=000000000000</TD>
    <TD>c_rx_delay_value_ext37=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext38=000000000000</TD>
    <TD>c_rx_delay_value_ext39=000000000000</TD>
    <TD>c_rx_delay_value_ext4=000000000000</TD>
    <TD>c_rx_delay_value_ext40=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext41=000000000000</TD>
    <TD>c_rx_delay_value_ext42=000000000000</TD>
    <TD>c_rx_delay_value_ext43=000000000000</TD>
    <TD>c_rx_delay_value_ext44=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext45=000000000000</TD>
    <TD>c_rx_delay_value_ext46=000000000000</TD>
    <TD>c_rx_delay_value_ext47=000000000000</TD>
    <TD>c_rx_delay_value_ext48=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext49=000000000000</TD>
    <TD>c_rx_delay_value_ext5=000000000000</TD>
    <TD>c_rx_delay_value_ext50=000000000000</TD>
    <TD>c_rx_delay_value_ext51=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext6=000000000000</TD>
    <TD>c_rx_delay_value_ext7=000000000000</TD>
    <TD>c_rx_delay_value_ext8=000000000000</TD>
    <TD>c_rx_delay_value_ext9=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_equalization_d=EQ_NONE</TD>
    <TD>c_rx_equalization_s=NONE</TD>
    <TD>c_rx_pin_en=0b0000000000000000000001010100000000000000000000000000</TD>
    <TD>c_rx_refclk_freq=1500.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_strobe_en=768</TD>
    <TD>c_serial_mode=FALSE</TD>
    <TD>c_serialization_factor=8</TD>
    <TD>c_sim_device=ULTRASCALE_PLUS_ES1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_version=2.0</TD>
    <TD>c_single_ended_io_std=NONE</TD>
    <TD>c_single_ended_io_termination=NONE</TD>
    <TD>c_strb_info=99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 31 99 31 31 31 31 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_template=2</TD>
    <TD>c_tx_bitslice_en=0000000000000000000000000000000000000000000000000000</TD>
    <TD>c_tx_data_phase=0</TD>
    <TD>c_tx_delay_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type0=0</TD>
    <TD>c_tx_delay_type1=0</TD>
    <TD>c_tx_delay_type10=0</TD>
    <TD>c_tx_delay_type11=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type12=0</TD>
    <TD>c_tx_delay_type13=0</TD>
    <TD>c_tx_delay_type14=0</TD>
    <TD>c_tx_delay_type15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type16=0</TD>
    <TD>c_tx_delay_type17=0</TD>
    <TD>c_tx_delay_type18=0</TD>
    <TD>c_tx_delay_type19=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type2=0</TD>
    <TD>c_tx_delay_type20=0</TD>
    <TD>c_tx_delay_type21=0</TD>
    <TD>c_tx_delay_type22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type23=0</TD>
    <TD>c_tx_delay_type24=0</TD>
    <TD>c_tx_delay_type25=0</TD>
    <TD>c_tx_delay_type26=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type27=0</TD>
    <TD>c_tx_delay_type28=0</TD>
    <TD>c_tx_delay_type29=0</TD>
    <TD>c_tx_delay_type3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type30=0</TD>
    <TD>c_tx_delay_type31=0</TD>
    <TD>c_tx_delay_type32=0</TD>
    <TD>c_tx_delay_type33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type34=0</TD>
    <TD>c_tx_delay_type35=0</TD>
    <TD>c_tx_delay_type36=0</TD>
    <TD>c_tx_delay_type37=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type38=0</TD>
    <TD>c_tx_delay_type39=0</TD>
    <TD>c_tx_delay_type4=0</TD>
    <TD>c_tx_delay_type40=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type41=0</TD>
    <TD>c_tx_delay_type42=0</TD>
    <TD>c_tx_delay_type43=0</TD>
    <TD>c_tx_delay_type44=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type45=0</TD>
    <TD>c_tx_delay_type46=0</TD>
    <TD>c_tx_delay_type47=0</TD>
    <TD>c_tx_delay_type48=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type49=0</TD>
    <TD>c_tx_delay_type5=0</TD>
    <TD>c_tx_delay_type50=0</TD>
    <TD>c_tx_delay_type51=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type6=0</TD>
    <TD>c_tx_delay_type7=0</TD>
    <TD>c_tx_delay_type8=0</TD>
    <TD>c_tx_delay_type9=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value=000000000000</TD>
    <TD>c_tx_delay_value0=000000000000</TD>
    <TD>c_tx_delay_value1=000000000000</TD>
    <TD>c_tx_delay_value10=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value11=000000000000</TD>
    <TD>c_tx_delay_value12=000000000000</TD>
    <TD>c_tx_delay_value13=000000000000</TD>
    <TD>c_tx_delay_value14=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value15=000000000000</TD>
    <TD>c_tx_delay_value16=000000000000</TD>
    <TD>c_tx_delay_value17=000000000000</TD>
    <TD>c_tx_delay_value18=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value19=000000000000</TD>
    <TD>c_tx_delay_value2=000000000000</TD>
    <TD>c_tx_delay_value20=000000000000</TD>
    <TD>c_tx_delay_value21=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value22=000000000000</TD>
    <TD>c_tx_delay_value23=000000000000</TD>
    <TD>c_tx_delay_value24=000000000000</TD>
    <TD>c_tx_delay_value25=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value26=000000000000</TD>
    <TD>c_tx_delay_value27=000000000000</TD>
    <TD>c_tx_delay_value28=000000000000</TD>
    <TD>c_tx_delay_value29=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value3=000000000000</TD>
    <TD>c_tx_delay_value30=000000000000</TD>
    <TD>c_tx_delay_value31=000000000000</TD>
    <TD>c_tx_delay_value32=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value33=000000000000</TD>
    <TD>c_tx_delay_value34=000000000000</TD>
    <TD>c_tx_delay_value35=000000000000</TD>
    <TD>c_tx_delay_value36=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value37=000000000000</TD>
    <TD>c_tx_delay_value38=000000000000</TD>
    <TD>c_tx_delay_value39=000000000000</TD>
    <TD>c_tx_delay_value4=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value40=000000000000</TD>
    <TD>c_tx_delay_value41=000000000000</TD>
    <TD>c_tx_delay_value42=000000000000</TD>
    <TD>c_tx_delay_value43=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value44=000000000000</TD>
    <TD>c_tx_delay_value45=000000000000</TD>
    <TD>c_tx_delay_value46=000000000000</TD>
    <TD>c_tx_delay_value47=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value48=000000000000</TD>
    <TD>c_tx_delay_value49=000000000000</TD>
    <TD>c_tx_delay_value5=000000000000</TD>
    <TD>c_tx_delay_value50=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value51=000000000000</TD>
    <TD>c_tx_delay_value6=000000000000</TD>
    <TD>c_tx_delay_value7=000000000000</TD>
    <TD>c_tx_delay_value8=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value9=000000000000</TD>
    <TD>c_tx_drive_d=NONE</TD>
    <TD>c_tx_drive_s=NONE</TD>
    <TD>c_tx_pre_emphasis_d=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_pre_emphasis_s=NONE</TD>
    <TD>c_tx_refclk_freq=1500.00</TD>
    <TD>c_tx_slew_d=NONE</TD>
    <TD>c_tx_slew_s=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>tx_bitslice_tri_en=0</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=high_speed_selectio_wiz</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.6</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v6_0_8_0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=10.000</TD>
    <TD>clkin2_period=10.000</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=kv260_phigent_heimdallr_clk_wiz_0_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=5</TD>
    <TD>primitive=MMCM</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_ip_2021_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>hls_input_arch=others</TD>
    <TD>hls_input_clock=3.333000</TD>
    <TD>hls_input_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_input_float=0</TD>
    <TD>hls_input_part=xck26-sfvc784-2LV-c</TD>
    <TD>hls_input_type=cxx</TD>
    <TD>hls_syn_clock=2.433090</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_dsp=0</TD>
    <TD>hls_syn_ff=4064</TD>
    <TD>hls_syn_lat=-1</TD>
    <TD>hls_syn_lut=5581</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_mem=32</TD>
    <TD>hls_syn_tpt=none</TD>
    <TD>hls_version=2021_1</TD>
    <TD>iptotal=2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_m_axi_mm_video_addr_width=32</TD>
    <TD>c_m_axi_mm_video_aruser_width=1</TD>
    <TD>c_m_axi_mm_video_awuser_width=1</TD>
    <TD>c_m_axi_mm_video_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mm_video_cache_value=0x3</TD>
    <TD>c_m_axi_mm_video_data_width=128</TD>
    <TD>c_m_axi_mm_video_id_width=1</TD>
    <TD>c_m_axi_mm_video_prot_value=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mm_video_ruser_width=1</TD>
    <TD>c_m_axi_mm_video_user_value=0x00000000</TD>
    <TD>c_m_axi_mm_video_wuser_width=1</TD>
    <TD>c_s_axi_ctrl_addr_width=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=v_frmbuf_wr</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mipi_csi2_rx_ctrl_v1_0_8_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axis_fifo_dcnt_width=12</TD>
    <TD>axis_fifo_depth=4096</TD>
    <TD>axis_tdata_width=64</TD>
    <TD>axis_tdest_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>axis_tuser_width=96</TD>
    <TD>c_csi2rx_dbg=0</TD>
    <TD>c_csi_filter_userdatatype=1</TD>
    <TD>c_csi_opt1_regs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_csi_opt2_crc=0</TD>
    <TD>c_csi_opt3_fixedlanes=1</TD>
    <TD>c_disable_lite=0</TD>
    <TD>c_en_csi_v2_0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_vcx=false</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_hs_line_rate=896</TD>
    <TD>c_mipi_slv_int=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rcve_deskew_seq=false</TD>
    <TD>c_s_axi_addr_width=8</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_sprt_isp_bridge=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmn_inc_vfb=true</TD>
    <TD>core_container=NA</TD>
    <TD>csi_en_vc_support=0</TD>
    <TD>csi_fixed_vc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_inv_shutdown=1</TD>
    <TD>csi_lanes=4</TD>
    <TD>csi_offload_nonimage=0</TD>
    <TD>csi_vc_off_0=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_1=2</TD>
    <TD>csi_vc_off_10=11</TD>
    <TD>csi_vc_off_11=12</TD>
    <TD>csi_vc_off_12=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_13=14</TD>
    <TD>csi_vc_off_14=15</TD>
    <TD>csi_vc_off_2=3</TD>
    <TD>csi_vc_off_3=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_4=5</TD>
    <TD>csi_vc_off_5=6</TD>
    <TD>csi_vc_off_6=7</TD>
    <TD>csi_vc_off_7=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_8=9</TD>
    <TD>csi_vc_off_9=10</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=mipi_csi2_rx_ctrl</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mipi_csi2_rx_ctrl_v1_0_8_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axis_fifo_dcnt_width=12</TD>
    <TD>axis_fifo_depth=4096</TD>
    <TD>axis_tdata_width=64</TD>
    <TD>axis_tdest_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>axis_tuser_width=96</TD>
    <TD>c_csi2rx_dbg=0</TD>
    <TD>c_csi_filter_userdatatype=1</TD>
    <TD>c_csi_opt1_regs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_csi_opt2_crc=0</TD>
    <TD>c_csi_opt3_fixedlanes=1</TD>
    <TD>c_disable_lite=0</TD>
    <TD>c_en_csi_v2_0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_vcx=false</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_hs_line_rate=896</TD>
    <TD>c_mipi_slv_int=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rcve_deskew_seq=false</TD>
    <TD>c_s_axi_addr_width=8</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_sprt_isp_bridge=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmn_inc_vfb=true</TD>
    <TD>core_container=NA</TD>
    <TD>csi_en_vc_support=0</TD>
    <TD>csi_fixed_vc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_inv_shutdown=1</TD>
    <TD>csi_lanes=2</TD>
    <TD>csi_offload_nonimage=0</TD>
    <TD>csi_vc_off_0=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_1=2</TD>
    <TD>csi_vc_off_10=11</TD>
    <TD>csi_vc_off_11=12</TD>
    <TD>csi_vc_off_12=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_13=14</TD>
    <TD>csi_vc_off_14=15</TD>
    <TD>csi_vc_off_2=3</TD>
    <TD>csi_vc_off_3=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_4=5</TD>
    <TD>csi_vc_off_5=6</TD>
    <TD>csi_vc_off_6=7</TD>
    <TD>csi_vc_off_7=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_8=9</TD>
    <TD>csi_vc_off_9=10</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=mipi_csi2_rx_ctrl</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>top_kv260_phigent_heimdallr_axis_subset_converter_0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_default_tlast=0</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_m_axis_signal_set=0b00000000000000000000000011010011</TD>
    <TD>c_m_axis_tdata_width=48</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tdest_width=1</TD>
    <TD>c_m_axis_tid_width=1</TD>
    <TD>c_m_axis_tuser_width=1</TD>
    <TD>c_s_axis_signal_set=0b00000000000000000000000011010011</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_tdata_width=32</TD>
    <TD>c_s_axis_tdest_width=10</TD>
    <TD>c_s_axis_tid_width=1</TD>
    <TD>c_s_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_subset_converter</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>top_kv260_phigent_heimdallr_axis_subset_converter_0_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_default_tlast=0</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_m_axis_signal_set=0b00000000000000000000000011010011</TD>
    <TD>c_m_axis_tdata_width=48</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tdest_width=1</TD>
    <TD>c_m_axis_tid_width=1</TD>
    <TD>c_m_axis_tuser_width=1</TD>
    <TD>c_s_axis_signal_set=0b00000000000000000000000011010011</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_tdata_width=32</TD>
    <TD>c_s_axis_tdest_width=10</TD>
    <TD>c_s_axis_tid_width=1</TD>
    <TD>c_s_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_subset_converter</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>vcu_v1_2_2_vcu/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_vcu_axiliteapb_data_width=32</TD>
    <TD>c_vcu_dec0_data_width=128</TD>
    <TD>c_vcu_dec1_data_width=128</TD>
    <TD>c_vcu_enc0_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vcu_enc1_data_width=128</TD>
    <TD>c_vcu_mcu_data_width=32</TD>
    <TD>core_container=NA</TD>
    <TD>coreclkfreq=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>dechorresolution=3840</TD>
    <TD>decoderchromaformat=4_2_2</TD>
    <TD>decodercoding=H.265</TD>
    <TD>decodercodingtype=INTRA_ONLY</TD>
</TR><TR ALIGN='LEFT'>    <TD>decodercolordepth=10</TD>
    <TD>decodernumcores=2</TD>
    <TD>decverresolution=2160</TD>
    <TD>enabledecoder=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>enableencoder=TRUE</TD>
    <TD>enchorresolution=3840</TD>
    <TD>encoderchromaformat=4_2_2</TD>
    <TD>encodercoding=H.265</TD>
</TR><TR ALIGN='LEFT'>    <TD>encodercodingtype=INTRA_ONLY</TD>
    <TD>encodercolordepth=10</TD>
    <TD>encodernumcores=4</TD>
    <TD>encverresolution=2160</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_axi_dec_base0=0</TD>
    <TD>hdl_axi_dec_base1=0</TD>
    <TD>hdl_axi_dec_clk=0</TD>
    <TD>hdl_axi_dec_range0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_axi_dec_range1=0</TD>
    <TD>hdl_axi_enc_base0=0</TD>
    <TD>hdl_axi_enc_base1=0</TD>
    <TD>hdl_axi_enc_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_axi_enc_range0=0</TD>
    <TD>hdl_axi_enc_range1=0</TD>
    <TD>hdl_axi_mcu_base=0</TD>
    <TD>hdl_axi_mcu_clk=1077894184</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_axi_mcu_range=0</TD>
    <TD>hdl_coding_type=1</TD>
    <TD>hdl_color_depth=0</TD>
    <TD>hdl_color_format=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_core_clk=667</TD>
    <TD>hdl_dec_coding_type=0</TD>
    <TD>hdl_dec_color_depth=0</TD>
    <TD>hdl_dec_color_format=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_dec_fps=30</TD>
    <TD>hdl_dec_frame_size_x=3840</TD>
    <TD>hdl_dec_frame_size_y=2160</TD>
    <TD>hdl_dec_video_standard=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_decoder_en=1</TD>
    <TD>hdl_enc_buffer_b_frame=0</TD>
    <TD>hdl_enc_buffer_en=1</TD>
    <TD>hdl_enc_buffer_manual_override=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_enc_buffer_motion_vec_range=0</TD>
    <TD>hdl_enc_clk=0</TD>
    <TD>hdl_encoder_en=1</TD>
    <TD>hdl_fps=30</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_frame_size_x=3840</TD>
    <TD>hdl_frame_size_y=2160</TD>
    <TD>hdl_max_num_cores=2</TD>
    <TD>hdl_mcu_clk=444</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_mem_depth=8096</TD>
    <TD>hdl_num_concurrent_streams=1</TD>
    <TD>hdl_num_streams=0</TD>
    <TD>hdl_pll_bypass=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_pll_clk_hi=50</TD>
    <TD>hdl_pll_clk_lo=0</TD>
    <TD>hdl_ram_type=0</TD>
    <TD>hdl_table_no=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>hdl_test_port_en=0</TD>
    <TD>hdl_vcu_test_en=0</TD>
    <TD>hdl_video_standard=0</TD>
    <TD>hdl_wpp_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=vcu</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlconcat_v2_1_4_xlconcat/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dout_width=8</TD>
    <TD>in0_width=1</TD>
    <TD>in100_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in101_width=1</TD>
    <TD>in102_width=1</TD>
    <TD>in103_width=1</TD>
    <TD>in104_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in105_width=1</TD>
    <TD>in106_width=1</TD>
    <TD>in107_width=1</TD>
    <TD>in108_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in109_width=1</TD>
    <TD>in10_width=1</TD>
    <TD>in110_width=1</TD>
    <TD>in111_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in112_width=1</TD>
    <TD>in113_width=1</TD>
    <TD>in114_width=1</TD>
    <TD>in115_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in116_width=1</TD>
    <TD>in117_width=1</TD>
    <TD>in118_width=1</TD>
    <TD>in119_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in11_width=1</TD>
    <TD>in120_width=1</TD>
    <TD>in121_width=1</TD>
    <TD>in122_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in123_width=1</TD>
    <TD>in124_width=1</TD>
    <TD>in125_width=1</TD>
    <TD>in126_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in127_width=1</TD>
    <TD>in12_width=1</TD>
    <TD>in13_width=1</TD>
    <TD>in14_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in15_width=1</TD>
    <TD>in16_width=1</TD>
    <TD>in17_width=1</TD>
    <TD>in18_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in19_width=1</TD>
    <TD>in1_width=1</TD>
    <TD>in20_width=1</TD>
    <TD>in21_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in22_width=1</TD>
    <TD>in23_width=1</TD>
    <TD>in24_width=1</TD>
    <TD>in25_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in26_width=1</TD>
    <TD>in27_width=1</TD>
    <TD>in28_width=1</TD>
    <TD>in29_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in2_width=1</TD>
    <TD>in30_width=1</TD>
    <TD>in31_width=1</TD>
    <TD>in32_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in33_width=1</TD>
    <TD>in34_width=1</TD>
    <TD>in35_width=1</TD>
    <TD>in36_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in37_width=1</TD>
    <TD>in38_width=1</TD>
    <TD>in39_width=1</TD>
    <TD>in3_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in40_width=1</TD>
    <TD>in41_width=1</TD>
    <TD>in42_width=1</TD>
    <TD>in43_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in44_width=1</TD>
    <TD>in45_width=1</TD>
    <TD>in46_width=1</TD>
    <TD>in47_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in48_width=1</TD>
    <TD>in49_width=1</TD>
    <TD>in4_width=1</TD>
    <TD>in50_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in51_width=1</TD>
    <TD>in52_width=1</TD>
    <TD>in53_width=1</TD>
    <TD>in54_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in55_width=1</TD>
    <TD>in56_width=1</TD>
    <TD>in57_width=1</TD>
    <TD>in58_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in59_width=1</TD>
    <TD>in5_width=1</TD>
    <TD>in60_width=1</TD>
    <TD>in61_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in62_width=1</TD>
    <TD>in63_width=1</TD>
    <TD>in64_width=1</TD>
    <TD>in65_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in66_width=1</TD>
    <TD>in67_width=1</TD>
    <TD>in68_width=1</TD>
    <TD>in69_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in6_width=1</TD>
    <TD>in70_width=1</TD>
    <TD>in71_width=1</TD>
    <TD>in72_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in73_width=1</TD>
    <TD>in74_width=1</TD>
    <TD>in75_width=1</TD>
    <TD>in76_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in77_width=1</TD>
    <TD>in78_width=1</TD>
    <TD>in79_width=1</TD>
    <TD>in7_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in80_width=1</TD>
    <TD>in81_width=1</TD>
    <TD>in82_width=1</TD>
    <TD>in83_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in84_width=1</TD>
    <TD>in85_width=1</TD>
    <TD>in86_width=1</TD>
    <TD>in87_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in88_width=1</TD>
    <TD>in89_width=1</TD>
    <TD>in8_width=1</TD>
    <TD>in90_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in91_width=1</TD>
    <TD>in92_width=1</TD>
    <TD>in93_width=1</TD>
    <TD>in94_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in95_width=1</TD>
    <TD>in96_width=1</TD>
    <TD>in97_width=1</TD>
    <TD>in98_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in99_width=1</TD>
    <TD>in9_width=1</TD>
    <TD>iptotal=1</TD>
    <TD>num_ports=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=xlconcat</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlslice_v1_0_2_xlslice/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>din_from=0</TD>
    <TD>din_to=0</TD>
    <TD>din_width=92</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=xlslice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlslice_v1_0_2_xlslice/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>din_from=0</TD>
    <TD>din_to=0</TD>
    <TD>din_width=92</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=xlslice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlslice_v1_0_2_xlslice/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>din_from=2</TD>
    <TD>din_to=2</TD>
    <TD>din_width=92</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=xlslice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlslice_v1_0_2_xlslice/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>din_from=9</TD>
    <TD>din_to=0</TD>
    <TD>din_width=92</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=xlslice</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_array_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=3</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
    <TD>width=2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_async_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b1</TD>
    <TD>dest_sync_ff=3</TD>
    <TD>init_sync_ff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_def_val=1&apos;b0</TD>
    <TD>iptotal=4</TD>
    <TD>rst_active_high=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_gray/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=1</TD>
    <TD>iptotal=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>reg_output=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>sim_lossless_gray_chk=0</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width=5</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_handshake/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_ext_hsk=0</TD>
    <TD>dest_sync_ff=3</TD>
    <TD>init_sync_ff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=39</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>src_sync_ff=3</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width=26</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_pulse/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=3</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>reg_output=0</TD>
    <TD>rst_used=1</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=3</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=110</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_sync_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b0</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>init_sync_ff=1</TD>
    <TD>iptotal=8</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_async/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cascade_height=0</TD>
    <TD>cdc_sync_stages=2</TD>
    <TD>core_container=NA</TD>
    <TD>dout_reset_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ecc_mode=no_ecc</TD>
    <TD>en_adv_feature_async=16&apos;b0000011100000111</TD>
    <TD>fifo_memory_type=distributed</TD>
    <TD>fifo_read_latency=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_write_depth=32</TD>
    <TD>full_reset_value=0</TD>
    <TD>iptotal=2</TD>
    <TD>p_common_clock=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_ecc_mode=0</TD>
    <TD>p_fifo_memory_type=1</TD>
    <TD>p_read_mode=0</TD>
    <TD>p_wakeup_time=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_empty_thresh=10</TD>
    <TD>prog_full_thresh=10</TD>
    <TD>rd_data_count_width=1</TD>
    <TD>read_data_width=42</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_mode=std</TD>
    <TD>related_clocks=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_adv_features=0707</TD>
</TR><TR ALIGN='LEFT'>    <TD>wakeup_time=0</TD>
    <TD>wr_data_count_width=1</TD>
    <TD>write_data_width=42</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_axis/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axis_data_width=53</TD>
    <TD>axis_final_data_width=53</TD>
    <TD>cascade_height=0</TD>
    <TD>cdc_sync_stages=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocking_mode=common_clock</TD>
    <TD>core_container=NA</TD>
    <TD>ecc_mode=no_ecc</TD>
    <TD>en_adv_feature_axis=16&apos;b0001000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_adv_feature_axis_int=16&apos;b0001000000000000</TD>
    <TD>en_almost_empty_int=1&apos;b0</TD>
    <TD>en_almost_full_int=1&apos;b0</TD>
    <TD>en_data_valid_int=1&apos;b1</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_depth=1024</TD>
    <TD>fifo_memory_type=auto</TD>
    <TD>iptotal=4</TD>
    <TD>log_depth_axis=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_common_clock=1</TD>
    <TD>p_ecc_mode=0</TD>
    <TD>p_fifo_memory_type=0</TD>
    <TD>p_pkt_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>packet_fifo=false</TD>
    <TD>pkt_size_lt8=1&apos;b0</TD>
    <TD>prog_empty_thresh=5</TD>
    <TD>prog_full_thresh=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_data_count_width=11</TD>
    <TD>related_clocks=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>tdata_offset=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>tdata_width=32</TD>
    <TD>tdest_offset=51</TD>
    <TD>tdest_width=10</TD>
    <TD>tid_offset=41</TD>
</TR><TR ALIGN='LEFT'>    <TD>tid_width=1</TD>
    <TD>tkeep_offset=40</TD>
    <TD>tstrb_offset=36</TD>
    <TD>tuser_max_width=4044</TD>
</TR><TR ALIGN='LEFT'>    <TD>tuser_offset=52</TD>
    <TD>tuser_width=1</TD>
    <TD>use_adv_features=825241648</TD>
    <TD>use_adv_features_int=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_data_count_width=11</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>wr_data_count_width=11</TD>
    <TD>both_stages_valid=3</TD>
    <TD>cascade_height=0</TD>
    <TD>cdc_dest_sync_ff=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>common_clock=1</TD>
    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>en_adv_feature=16&apos;b0001000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_ae=1&apos;b0</TD>
    <TD>en_af=1&apos;b0</TD>
    <TD>en_dvld=1&apos;b1</TD>
    <TD>en_of=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_pe=1&apos;b0</TD>
    <TD>en_pf=1&apos;b0</TD>
    <TD>en_rdc=1&apos;b0</TD>
    <TD>en_uf=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wack=1&apos;b0</TD>
    <TD>en_wdc=1&apos;b0</TD>
    <TD>enable_ecc=0</TD>
    <TD>fg_eq_asym_dout=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_mem_type=0</TD>
    <TD>fifo_memory_type=0</TD>
    <TD>fifo_read_depth=1024</TD>
    <TD>fifo_read_latency=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_size=54272</TD>
    <TD>fifo_write_depth=1024</TD>
    <TD>full_reset_value=1</TD>
    <TD>full_rst_val=1&apos;b1</TD>
</TR><TR ALIGN='LEFT'>    <TD>invalid=0</TD>
    <TD>iptotal=11</TD>
    <TD>pe_thresh_adj=3</TD>
    <TD>pe_thresh_max=1019</TD>
</TR><TR ALIGN='LEFT'>    <TD>pe_thresh_min=5</TD>
    <TD>pf_thresh_adj=9</TD>
    <TD>pf_thresh_max=1019</TD>
    <TD>pf_thresh_min=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_empty_thresh=5</TD>
    <TD>prog_full_thresh=11</TD>
    <TD>rd_data_count_width=11</TD>
    <TD>rd_dc_width_ext=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_latency=2</TD>
    <TD>rd_mode=1</TD>
    <TD>rd_pntr_width=10</TD>
    <TD>read_data_width=53</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_mode=1</TD>
    <TD>read_mode_ll=1</TD>
    <TD>related_clocks=0</TD>
    <TD>remove_wr_rd_prot_logic=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>stage1_valid=2</TD>
    <TD>stage2_valid=1</TD>
    <TD>use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>width_ratio=1</TD>
    <TD>wr_data_count_width=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_dc_width_ext=11</TD>
    <TD>wr_depth_log=10</TD>
    <TD>wr_pntr_width=10</TD>
    <TD>wr_rd_ratio=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_width_log=6</TD>
    <TD>write_data_width=53</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_sync/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cascade_height=0</TD>
    <TD>core_container=NA</TD>
    <TD>dout_reset_value=0</TD>
    <TD>ecc_mode=no_ecc</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_adv_feature_sync=16&apos;b0000111100001111</TD>
    <TD>fifo_memory_type=block</TD>
    <TD>fifo_read_latency=1</TD>
    <TD>fifo_write_depth=4096</TD>
</TR><TR ALIGN='LEFT'>    <TD>full_reset_value=0</TD>
    <TD>iptotal=5</TD>
    <TD>p_common_clock=1</TD>
    <TD>p_ecc_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_fifo_memory_type=2</TD>
    <TD>p_read_mode=1</TD>
    <TD>p_wakeup_time=2</TD>
    <TD>prog_empty_thresh=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_full_thresh=4091</TD>
    <TD>rd_data_count_width=1</TD>
    <TD>read_data_width=68</TD>
    <TD>read_mode=fwft</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>use_adv_features=0f0f</TD>
    <TD>wakeup_time=0</TD>
    <TD>wr_data_count_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width=68</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_data_width=68</TD>
    <TD>addr_width_a=13</TD>
    <TD>addr_width_b=13</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=256</TD>
    <TD>byte_write_width_b=256</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>iptotal=12</TD>
    <TD>max_num_char=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=3</TD>
    <TD>memory_size=2072576</TD>
    <TD>memory_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>message_control=0</TD>
    <TD>num_char_loc=0</TD>
    <TD>p_ecc_mode=no_ecc</TD>
    <TD>p_enable_byte_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_enable_byte_write_b=0</TD>
    <TD>p_max_depth_data=8096</TD>
    <TD>p_memory_opt=yes</TD>
    <TD>p_memory_primitive=ultra</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data=256</TD>
    <TD>p_min_width_data_a=256</TD>
    <TD>p_min_width_data_b=256</TD>
    <TD>p_min_width_data_ecc=256</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data_ldw=4</TD>
    <TD>p_min_width_data_shft=256</TD>
    <TD>p_num_cols_write_a=1</TD>
    <TD>p_num_cols_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_num_rows_read_a=1</TD>
    <TD>p_num_rows_read_b=1</TD>
    <TD>p_num_rows_write_a=1</TD>
    <TD>p_num_rows_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_sdp_write_mode=yes</TD>
    <TD>p_width_addr_lsb_read_a=0</TD>
    <TD>p_width_addr_lsb_read_b=0</TD>
    <TD>p_width_addr_lsb_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_lsb_write_b=0</TD>
    <TD>p_width_addr_read_a=13</TD>
    <TD>p_width_addr_read_b=13</TD>
    <TD>p_width_addr_write_a=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_write_b=13</TD>
    <TD>p_width_col_write_a=256</TD>
    <TD>p_width_col_write_b=256</TD>
    <TD>read_data_width_a=256</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=256</TD>
    <TD>read_latency_a=6</TD>
    <TD>read_latency_b=6</TD>
    <TD>read_reset_value_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_reset_value_b=0</TD>
    <TD>rst_mode_a=SYNC</TD>
    <TD>rst_mode_b=SYNC</TD>
    <TD>rsta_loop_iter=256</TD>
</TR><TR ALIGN='LEFT'>    <TD>rstb_loop_iter=256</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
    <TD>use_mem_init=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_mem_init_mmi=0</TD>
    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>write_data_width_a=256</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width_b=256</TD>
    <TD>write_mode_a=0</TD>
    <TD>write_mode_b=0</TD>
    <TD>write_protect=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>zynq_ultra_ps_e_v3_3_5_zynq_ultra_ps_e/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_dp_use_audio=0</TD>
    <TD>c_dp_use_video=0</TD>
    <TD>c_emio_gpio_width=92</TD>
    <TD>c_en_emio_trace=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_fifo_enet0=0</TD>
    <TD>c_en_fifo_enet1=0</TD>
    <TD>c_en_fifo_enet2=0</TD>
    <TD>c_en_fifo_enet3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_maxigp0_data_width=32</TD>
    <TD>c_maxigp1_data_width=32</TD>
    <TD>c_maxigp2_data_width=32</TD>
    <TD>c_num_f2p_0_intr_inputs=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_f2p_1_intr_inputs=8</TD>
    <TD>c_num_fabric_resets=4</TD>
    <TD>c_pl_clk0_buf=TRUE</TD>
    <TD>c_pl_clk1_buf=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pl_clk2_buf=FALSE</TD>
    <TD>c_pl_clk3_buf=FALSE</TD>
    <TD>c_saxigp0_data_width=128</TD>
    <TD>c_saxigp1_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_saxigp2_data_width=128</TD>
    <TD>c_saxigp3_data_width=128</TD>
    <TD>c_saxigp4_data_width=128</TD>
    <TD>c_saxigp5_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_saxigp6_data_width=128</TD>
    <TD>c_sd0_internal_bus_width=8</TD>
    <TD>c_sd1_internal_bus_width=4</TD>
    <TD>c_trace_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trace_pipeline_width=8</TD>
    <TD>c_use_debug_test=0</TD>
    <TD>c_use_diff_rw_clk_gp0=0</TD>
    <TD>c_use_diff_rw_clk_gp1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_diff_rw_clk_gp2=0</TD>
    <TD>c_use_diff_rw_clk_gp3=0</TD>
    <TD>c_use_diff_rw_clk_gp4=0</TD>
    <TD>c_use_diff_rw_clk_gp5=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_diff_rw_clk_gp6=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=zynq_ultra_ps_e</TD>
    <TD>x_ipproduct=Vivado 2021.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>zynq_ultra_ps_e_v3_3_user_configuration/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>x_ipversion=3.3</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>psu__acpu0__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__acpu1__power__on=1</TD>
    <TD>psu__acpu2__power__on=1</TD>
    <TD>psu__acpu3__power__on=1</TD>
    <TD>psu__actual__ip=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__can0__grp_clk__enable=0</TD>
    <TD>psu__can0__peripheral__enable=1</TD>
    <TD>psu__can0__peripheral__io=EMIO</TD>
    <TD>psu__can0_loop_can1__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__can1__grp_clk__enable=0</TD>
    <TD>psu__can1__peripheral__enable=0</TD>
    <TD>psu__crf_apb__acpu_ctrl__act_freqmhz=1333.333008</TD>
    <TD>psu__crf_apb__acpu_ctrl__divisor0=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__acpu_ctrl__freqmhz=1333.333</TD>
    <TD>psu__crf_apb__acpu_ctrl__srcsel=APLL</TD>
    <TD>psu__crf_apb__afi0_ref__enable=0</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__act_freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi0_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi1_ref__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi1_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__srcsel=DPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi2_ref__enable=0</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi2_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi3_ref__enable=0</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__divisor0=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi3_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi4_ref__enable=0</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__act_freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi4_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi5_ref__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi5_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__srcsel=DPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__apll_ctrl__div2=1</TD>
    <TD>psu__crf_apb__apll_ctrl__fbdiv=80</TD>
    <TD>psu__crf_apb__apll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__apll_frac_cfg__enabled=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__apll_to_lpd_ctrl__divisor0=3</TD>
    <TD>psu__crf_apb__apm_ctrl__act_freqmhz=1</TD>
    <TD>psu__crf_apb__apm_ctrl__divisor0=1</TD>
    <TD>psu__crf_apb__apm_ctrl__freqmhz=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_fpd_ctrl__act_freqmhz=249.997498</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_trace_ctrl__act_freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__divisor0=5</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_tstmp_ctrl__act_freqmhz=249.997498</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__ddr_ctrl__act_freqmhz=533.328003</TD>
    <TD>psu__crf_apb__ddr_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__ddr_ctrl__freqmhz=1200</TD>
    <TD>psu__crf_apb__ddr_ctrl__srcsel=DPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_audio_ref_ctrl__act_freqmhz=24.242182</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__divisor0=22</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__divisor1=1</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__freqmhz=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_audio_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__act_freqmhz=26.666401</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__divisor0=20</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_stc_ref_ctrl__freqmhz=27</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__act_freqmhz=299.997009</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__divisor0=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_video_ref_ctrl__divisor1=1</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__freqmhz=300</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__srcsel=VPLL</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__act_freqmhz=444.444336</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dpdma_ref_ctrl__divisor0=3</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__freqmhz=600</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__srcsel=APLL</TD>
    <TD>psu__crf_apb__dpll_ctrl__div2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dpll_ctrl__fbdiv=64</TD>
    <TD>psu__crf_apb__dpll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__dpll_frac_cfg__enabled=0</TD>
    <TD>psu__crf_apb__dpll_to_lpd_ctrl__divisor0=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__gdma_ref_ctrl__act_freqmhz=533.328003</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__freqmhz=600</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__srcsel=DPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__gpu_ref_ctrl__act_freqmhz=499.994995</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__divisor0=1</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__freqmhz=600</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__pcie_ref_ctrl__act_freqmhz=250</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__divisor0=6</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__sata_ref_ctrl__act_freqmhz=249.997498</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__topsw_lsbus_ctrl__act_freqmhz=99.999001</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__divisor0=5</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__freqmhz=100</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__topsw_main_ctrl__act_freqmhz=533.328003</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__freqmhz=533.33</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__srcsel=DPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__vpll_ctrl__div2=1</TD>
    <TD>psu__crf_apb__vpll_ctrl__fbdiv=90</TD>
    <TD>psu__crf_apb__vpll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__vpll_frac_cfg__enabled=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__vpll_to_lpd_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__act_freqmhz=499.994995</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__freqmhz=500</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__adma_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__afi6__enable=0</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__act_freqmhz=500</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__divisor0=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__afi6_ref_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__act_freqmhz=49.999500</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__divisor0=30</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__ams_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__freqmhz=50</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__act_freqmhz=99.999001</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__can0_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__can1_ref_ctrl__act_freqmhz=100</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__can1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__act_freqmhz=533.328003</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__divisor0=2</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__freqmhz=533.333</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__cpu_r5_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__act_freqmhz=180</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__freqmhz=180</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__csu_pll_ctrl__srcsel=SysOsc</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__act_freqmhz=249.997498</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__freqmhz=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__dbg_lpd_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__act_freqmhz=1000</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__freqmhz=1000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__debug_r5_atclk_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__dll_ref_ctrl__act_freqmhz=1499.984985</TD>
    <TD>psu__crl_apb__dll_ref_ctrl__freqmhz=1500</TD>
    <TD>psu__crl_apb__dll_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem0_ref_ctrl__act_freqmhz=125</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__freqmhz=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__act_freqmhz=125</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem1_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__act_freqmhz=125</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__divisor0=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem2_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__act_freqmhz=124.998749</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem3_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem_tsu_ref_ctrl__act_freqmhz=249.997498</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__freqmhz=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem_tsu_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__act_freqmhz=99.999001</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__i2c0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__act_freqmhz=99.999001</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__divisor0=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__i2c1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__iopll_ctrl__div2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__iopll_ctrl__fbdiv=90</TD>
    <TD>psu__crl_apb__iopll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crl_apb__iopll_frac_cfg__enabled=0</TD>
    <TD>psu__crl_apb__iopll_to_fpd_ctrl__divisor0=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__iou_switch_ctrl__act_freqmhz=249.997498</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__lpd_lsbus_ctrl__act_freqmhz=99.999001</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__lpd_switch_ctrl__act_freqmhz=499.994995</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__nand_ref_ctrl__act_freqmhz=100</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__nand_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__act_freqmhz=500</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__freqmhz=500</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__ocm_main_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__pcap_ctrl__act_freqmhz=187.498123</TD>
    <TD>psu__crl_apb__pcap_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__pcap_ctrl__freqmhz=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pcap_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__act_freqmhz=99.999001</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__act_freqmhz=99.999001</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__divisor0=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__act_freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl2_ref_ctrl__divisor0=4</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__srcsel=RPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl3_ref_ctrl__act_freqmhz=100</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__divisor0=4</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl3_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__act_freqmhz=124.998749</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__qspi_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__rpll_ctrl__div2=1</TD>
    <TD>psu__crl_apb__rpll_ctrl__fbdiv=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__rpll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crl_apb__rpll_frac_cfg__enabled=0</TD>
    <TD>psu__crl_apb__rpll_to_fpd_ctrl__divisor0=2</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__act_freqmhz=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__sdio0_ref_ctrl__divisor0=7</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__srcsel=RPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__sdio1_ref_ctrl__act_freqmhz=187.498123</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__freqmhz=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__sdio1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__act_freqmhz=214</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__divisor0=7</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__spi0_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__act_freqmhz=187.498123</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__divisor0=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__spi1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__act_freqmhz=99.999001</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__timestamp_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__act_freqmhz=99.999001</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__uart0_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__uart1_ref_ctrl__act_freqmhz=99.999001</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__uart1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__act_freqmhz=249.997498</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb0_bus_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__act_freqmhz=250</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__divisor0=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb1_bus_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__usb3__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb3_dual_ref_ctrl__act_freqmhz=19.999800</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__divisor0=25</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__divisor1=3</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__freqmhz=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb3_dual_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__csu__csu_tamper_0__enable=0</TD>
    <TD>psu__csu__csu_tamper_0__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_10__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_10__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_11__enable=0</TD>
    <TD>psu__csu__csu_tamper_11__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_12__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_12__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_1__enable=0</TD>
    <TD>psu__csu__csu_tamper_1__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_2__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_2__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_3__enable=0</TD>
    <TD>psu__csu__csu_tamper_3__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_4__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_4__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_5__enable=0</TD>
    <TD>psu__csu__csu_tamper_5__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_6__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_6__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_7__enable=0</TD>
    <TD>psu__csu__csu_tamper_7__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_8__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_8__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_9__enable=0</TD>
    <TD>psu__csu__csu_tamper_9__erase_bbram=0</TD>
    <TD>psu__csu__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddr_qos_enable=0</TD>
    <TD>psu__ddrc__al=0</TD>
    <TD>psu__ddrc__bank_addr_count=2</TD>
    <TD>psu__ddrc__bus_width=64 Bit</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__cl=16</TD>
    <TD>psu__ddrc__clock_stop_en=0</TD>
    <TD>psu__ddrc__col_addr_count=10</TD>
    <TD>psu__ddrc__cwl=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__device_capacity=8192 MBits</TD>
    <TD>psu__ddrc__dram_width=16 Bits</TD>
    <TD>psu__ddrc__ecc=Disabled</TD>
    <TD>psu__ddrc__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__freq_mhz=1</TD>
    <TD>psu__ddrc__memory_type=DDR 4</TD>
    <TD>psu__ddrc__row_addr_count=16</TD>
    <TD>psu__ddrc__speed_bin=DDR4_2400R</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__t_faw=30.0</TD>
    <TD>psu__ddrc__t_ras_min=33</TD>
    <TD>psu__ddrc__t_rc=47.06</TD>
    <TD>psu__ddrc__t_rcd=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__t_rp=16</TD>
    <TD>psu__ddrc__train_data_eye=1</TD>
    <TD>psu__ddrc__train_read_gate=1</TD>
    <TD>psu__ddrc__train_write_level=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__displayport__peripheral__enable=1</TD>
    <TD>psu__dpaux__peripheral__enable=1</TD>
    <TD>psu__dpaux__peripheral__io=MIO 27 .. 30</TD>
    <TD>psu__enet0__grp_mdio__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet0__peripheral__enable=0</TD>
    <TD>psu__enet1__grp_mdio__enable=0</TD>
    <TD>psu__enet1__peripheral__enable=0</TD>
    <TD>psu__enet2__grp_mdio__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet2__peripheral__enable=0</TD>
    <TD>psu__enet3__grp_mdio__enable=1</TD>
    <TD>psu__enet3__grp_mdio__io=MIO 76 .. 77</TD>
    <TD>psu__enet3__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet3__peripheral__io=MIO 64 .. 75</TD>
    <TD>psu__ep__ip=0</TD>
    <TD>psu__fp__power__on=1</TD>
    <TD>psu__fpd_slcr__wdt_clk_sel__select=APB</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__fpga_pl0_enable=1</TD>
    <TD>psu__fpga_pl1_enable=1</TD>
    <TD>psu__fpga_pl2_enable=0</TD>
    <TD>psu__fpga_pl3_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gem__tsu__enable=0</TD>
    <TD>psu__gen_ipi_0__master=APU</TD>
    <TD>psu__gen_ipi_10__master=NONE</TD>
    <TD>psu__gen_ipi_1__master=RPU0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gen_ipi_2__master=RPU1</TD>
    <TD>psu__gen_ipi_3__master=PMU</TD>
    <TD>psu__gen_ipi_4__master=PMU</TD>
    <TD>psu__gen_ipi_5__master=PMU</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gen_ipi_6__master=PMU</TD>
    <TD>psu__gen_ipi_7__master=NONE</TD>
    <TD>psu__gen_ipi_8__master=NONE</TD>
    <TD>psu__gen_ipi_9__master=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gpio0_mio__io=MIO 0 .. 25</TD>
    <TD>psu__gpio0_mio__peripheral__enable=1</TD>
    <TD>psu__gpio1_mio__io=MIO 26 .. 51</TD>
    <TD>psu__gpio1_mio__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gpio2_mio__peripheral__enable=0</TD>
    <TD>psu__gpio_emio__peripheral__enable=1</TD>
    <TD>psu__gpio_emio__peripheral__io=92</TD>
    <TD>psu__gpu_pp0__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gpu_pp1__power__on=1</TD>
    <TD>psu__i2c0__grp_int__enable=0</TD>
    <TD>psu__i2c0__peripheral__enable=1</TD>
    <TD>psu__i2c0__peripheral__io=EMIO</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__i2c0_loop_i2c1__enable=0</TD>
    <TD>psu__i2c1__grp_int__enable=0</TD>
    <TD>psu__i2c1__peripheral__enable=1</TD>
    <TD>psu__i2c1__peripheral__io=MIO 24 .. 25</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc0_sel=APB</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc1_sel=APB</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc2_sel=APB</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc3_sel=APB</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__iou_slcr__wdt_clk_sel__select=APB</TD>
    <TD>psu__l2_bank0__power__on=1</TD>
    <TD>psu__nand__chip_enable__enable=0</TD>
    <TD>psu__nand__data_strobe__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__nand__peripheral__enable=0</TD>
    <TD>psu__nand__ready_busy__enable=0</TD>
    <TD>psu__ocm_bank0__power__on=1</TD>
    <TD>psu__ocm_bank1__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ocm_bank2__power__on=1</TD>
    <TD>psu__ocm_bank3__power__on=1</TD>
    <TD>psu__override__basic_clock=0</TD>
    <TD>psu__pcie__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pjtag__peripheral__enable=0</TD>
    <TD>psu__pl__power__on=1</TD>
    <TD>psu__pmu__emio_gpi__enable=0</TD>
    <TD>psu__pmu__emio_gpo__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpi0__enable=1</TD>
    <TD>psu__pmu__gpi0__io=MIO 26</TD>
    <TD>psu__pmu__gpi1__enable=0</TD>
    <TD>psu__pmu__gpi2__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpi3__enable=0</TD>
    <TD>psu__pmu__gpi4__enable=0</TD>
    <TD>psu__pmu__gpi5__enable=1</TD>
    <TD>psu__pmu__gpi5__io=MIO 31</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpo0__enable=1</TD>
    <TD>psu__pmu__gpo0__io=MIO 32</TD>
    <TD>psu__pmu__gpo1__enable=1</TD>
    <TD>psu__pmu__gpo1__io=MIO 33</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpo2__enable=1</TD>
    <TD>psu__pmu__gpo2__io=MIO 34</TD>
    <TD>psu__pmu__gpo3__enable=1</TD>
    <TD>psu__pmu__gpo3__io=MIO 35</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpo4__enable=0</TD>
    <TD>psu__pmu__gpo5__enable=0</TD>
    <TD>psu__pmu__peripheral__enable=1</TD>
    <TD>psu__protection__ddr_segments=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__protection__debug=0</TD>
    <TD>psu__protection__fpd_segments=SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem</TD>
    <TD>psu__protection__lpd_segments=SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem</TD>
    <TD>psu__protection__ocm_segments=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__protection__presubsystems=NONE</TD>
    <TD>psu__protection__subsystems=PMU Firmware:PMU|Secure Subsystem:</TD>
    <TD>psu__qspi__grp_fbclk__enable=0</TD>
    <TD>psu__qspi__peripheral__data_mode=x4</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__qspi__peripheral__enable=1</TD>
    <TD>psu__qspi__peripheral__io=MIO 0 .. 5</TD>
    <TD>psu__qspi__peripheral__mode=Single</TD>
    <TD>psu__rpu__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sata__lane0__enable=0</TD>
    <TD>psu__sata__lane1__enable=1</TD>
    <TD>psu__sata__lane1__io=GT Lane3</TD>
    <TD>psu__sata__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd0__grp_cd__enable=0</TD>
    <TD>psu__sd0__grp_pow__enable=0</TD>
    <TD>psu__sd0__grp_wp__enable=0</TD>
    <TD>psu__sd0__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd1__grp_cd__enable=1</TD>
    <TD>psu__sd1__grp_cd__io=MIO 45</TD>
    <TD>psu__sd1__grp_pow__enable=1</TD>
    <TD>psu__sd1__grp_pow__io=MIO 43</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd1__grp_wp__enable=0</TD>
    <TD>psu__sd1__peripheral__enable=1</TD>
    <TD>psu__sd1__peripheral__io=MIO 46 .. 51</TD>
    <TD>psu__sd1__slot_type=SD 2.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi0__grp_ss0__enable=0</TD>
    <TD>psu__spi0__grp_ss1__enable=0</TD>
    <TD>psu__spi0__grp_ss2__enable=0</TD>
    <TD>psu__spi0__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi0_loop_spi1__enable=0</TD>
    <TD>psu__spi1__grp_ss0__enable=1</TD>
    <TD>psu__spi1__grp_ss0__io=MIO 9</TD>
    <TD>psu__spi1__grp_ss1__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi1__grp_ss2__enable=0</TD>
    <TD>psu__spi1__peripheral__enable=1</TD>
    <TD>psu__spi1__peripheral__io=MIO 6 .. 11</TD>
    <TD>psu__swdt0__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__swdt1__peripheral__enable=1</TD>
    <TD>psu__tcm0a__power__on=1</TD>
    <TD>psu__tcm0b__power__on=1</TD>
    <TD>psu__tcm1a__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__tcm1b__power__on=1</TD>
    <TD>psu__testscan__peripheral__enable=0</TD>
    <TD>psu__trace__peripheral__enable=0</TD>
    <TD>psu__ttc0__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ttc1__peripheral__enable=1</TD>
    <TD>psu__ttc2__peripheral__enable=1</TD>
    <TD>psu__ttc3__peripheral__enable=1</TD>
    <TD>psu__uart0__baud_rate=115200</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__uart0__modem__enable=0</TD>
    <TD>psu__uart0__peripheral__enable=1</TD>
    <TD>psu__uart0__peripheral__io=EMIO</TD>
    <TD>psu__uart0_loop_uart1__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__uart1__baud_rate=115200</TD>
    <TD>psu__uart1__modem__enable=0</TD>
    <TD>psu__uart1__peripheral__enable=1</TD>
    <TD>psu__uart1__peripheral__io=MIO 36 .. 37</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__usb0__peripheral__enable=1</TD>
    <TD>psu__usb0__peripheral__io=MIO 52 .. 63</TD>
    <TD>psu__usb1__peripheral__enable=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_design_analysis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-bounding_boxes=default::[not_specified]</TD>
    <TD>-cells=default::[not_specified]</TD>
    <TD>-complexity=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-congestion=default::[not_specified]</TD>
    <TD>-end_point_clocks=default::[not_specified]</TD>
    <TD>-extend=default::[not_specified]</TD>
    <TD>-extract_metrics=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-file=default::[not_specified]</TD>
    <TD>-full_logical_pin=default::[not_specified]</TD>
    <TD>-hierarchical_depth=default::[not_specified]</TD>
    <TD>-hold=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-logic_level_dist_paths=default::[not_specified]</TD>
    <TD>-logic_level_distribution=default::[not_specified]</TD>
    <TD>-logic_levels=default::[not_specified]</TD>
    <TD>-max_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_paths=default::[not_specified]</TD>
    <TD>-min_congestion_level=default::5</TD>
    <TD>-min_level=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_header=default::[not_specified]</TD>
    <TD>-of_timing_paths=default::[not_specified]</TD>
    <TD>-pploc_distance=default::[not_specified]</TD>
    <TD>-qor_summary=[specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-quiet=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-return_timing_paths=default::[not_specified]</TD>
    <TD>-routed_vs_estimated=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-routes=default::[not_specified]</TD>
    <TD>-setup=default::[not_specified]</TD>
    <TD>-show_all_congestion_windows=default::false</TD>
    <TD>-suggestion=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-timing=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>runtime=2.87 secs</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage_count</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>qor_summary=4</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-max_msgs_per_check=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-ruledecks=default::[not_specified]</TD>
    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dpip-2=2</TD>
    <TD>rtstat-10=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-merge_exceptions =default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-return_string=default::[not_specified]</TD>
    <TD>-slack_lesser_than=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkc-56=1</TD>
    <TD>clkc-58=2</TD>
    <TD>lutar-1=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-hierarchical_depth=default::4</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-xpe=0.013192</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bidir_output_enable=1.000000</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.073238</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.144973</TD>
    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_internal_activity=Medium</TD>
    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_overall=Low</TD>
    <TD>customer=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>customer_class=TBD</TD>
    <TD>devstatic=0.331197</TD>
    <TD>die=xck26-sfvc784-2LV-c</TD>
    <TD>dsp=0.000483</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_output_toggle=12.500000</TD>
    <TD>dynamic=3.608644</TD>
    <TD>effective_thetaja=2.32</TD>
    <TD>enable_probability=0.990000</TD>
</TR><TR ALIGN='LEFT'>    <TD>family=zynquplus</TD>
    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>i/o=0.211440</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=34.1 (C)</TD>
    <TD>logic=0.056751</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_dynamic_current=0.000000</TD>
    <TD>mgtavcc_static_current=0.000000</TD>
    <TD>mgtavcc_total_current=0.000000</TD>
    <TD>mgtavcc_voltage=0.900000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_dynamic_current=0.000000</TD>
    <TD>mgtavtt_static_current=0.000000</TD>
    <TD>mgtavtt_total_current=0.000000</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_dynamic_current=0.000000</TD>
    <TD>mgtvccaux_static_current=0.000000</TD>
    <TD>mgtvccaux_total_current=0.000000</TD>
    <TD>mgtvccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.099083</TD>
    <TD>netlist_net_matched=NA</TD>
    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=3.939841</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_enable=1.000000</TD>
    <TD>output_load=0.000000</TD>
    <TD>output_toggle=12.500000</TD>
    <TD>package=sfvc784</TD>
</TR><TR ALIGN='LEFT'>    <TD>pct_clock_constrained=35.360001</TD>
    <TD>pct_inputs_defined=14</TD>
    <TD>platform=lin64</TD>
    <TD>pll=0.124633</TD>
</TR><TR ALIGN='LEFT'>    <TD>process=typical</TD>
    <TD>ps8=2.756081</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_saif=False</TD>
    <TD>set/reset_probability=0.000000</TD>
    <TD>signal_rate=False</TD>
    <TD>signals=0.097668</TD>
</TR><TR ALIGN='LEFT'>    <TD>simulation_file=None</TD>
    <TD>speedgrade=-2LV</TD>
    <TD>static_prob=False</TD>
    <TD>temp_grade=commercial</TD>
</TR><TR ALIGN='LEFT'>    <TD>thetajb=2.3 (C/W)</TD>
    <TD>thetasa=5.5 (C/W)</TD>
    <TD>toggle_rate=False</TD>
    <TD>uram=0.031101</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=2.32</TD>
    <TD>user_junc_temp=34.1 (C)</TD>
    <TD>user_thetajb=2.3 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=5.5 (C/W)</TD>
    <TD>vcc_psadc_dynamic_current=0.000000</TD>
    <TD>vcc_psadc_static_current=0.000000</TD>
    <TD>vcc_psadc_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psadc_voltage=1.800000</TD>
    <TD>vcc_psaux_dynamic_current=0.000002</TD>
    <TD>vcc_psaux_static_current=0.000000</TD>
    <TD>vcc_psaux_total_current=0.000002</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psaux_voltage=1.800000</TD>
    <TD>vcc_psbatt_dynamic_current=0.000000</TD>
    <TD>vcc_psbatt_static_current=0.000000</TD>
    <TD>vcc_psbatt_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psbatt_voltage=1.200000</TD>
    <TD>vcc_psddr_pll_dynamic_current=0.000000</TD>
    <TD>vcc_psddr_pll_static_current=0.000000</TD>
    <TD>vcc_psddr_pll_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psddr_pll_voltage=1.800000</TD>
    <TD>vcc_psintfp_ddr_dynamic_current=0.725560</TD>
    <TD>vcc_psintfp_ddr_static_current=0.000000</TD>
    <TD>vcc_psintfp_ddr_total_current=0.725560</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintfp_ddr_voltage=0.850000</TD>
    <TD>vcc_psintfp_dynamic_current=1.112511</TD>
    <TD>vcc_psintfp_static_current=0.000000</TD>
    <TD>vcc_psintfp_total_current=1.112511</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintfp_voltage=0.850000</TD>
    <TD>vcc_psintlp_dynamic_current=0.258059</TD>
    <TD>vcc_psintlp_static_current=0.000000</TD>
    <TD>vcc_psintlp_total_current=0.258059</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintlp_voltage=0.850000</TD>
    <TD>vcc_pspll_dynamic_current=0.082257</TD>
    <TD>vcc_pspll_static_current=0.000000</TD>
    <TD>vcc_pspll_total_current=0.082257</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_pspll_voltage=1.200000</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.008000</TD>
    <TD>vccadc_total_current=0.008000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccaux_dynamic_current=0.122541</TD>
    <TD>vccaux_io_dynamic_current=0.027478</TD>
    <TD>vccaux_io_static_current=0.031320</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_total_current=0.058798</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.074601</TD>
    <TD>vccaux_total_current=0.197142</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccbram_dynamic_current=0.008007</TD>
    <TD>vccbram_static_current=0.001576</TD>
    <TD>vccbram_total_current=0.009584</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_voltage=0.850000</TD>
    <TD>vccint_dynamic_current=0.556751</TD>
    <TD>vccint_io_dynamic_current=0.020688</TD>
    <TD>vccint_io_static_current=0.036921</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_io_total_current=0.057609</TD>
    <TD>vccint_io_voltage=0.850000</TD>
    <TD>vccint_static_current=0.098226</TD>
    <TD>vccint_total_current=0.654977</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_voltage=0.720000</TD>
    <TD>vcco10_dynamic_current=0.000000</TD>
    <TD>vcco10_static_current=0.000000</TD>
    <TD>vcco10_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco10_voltage=1.000000</TD>
    <TD>vcco12_dynamic_current=0.002063</TD>
    <TD>vcco12_static_current=0.000009</TD>
    <TD>vcco12_total_current=0.002072</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco135_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco15_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
    <TD>vcco18_static_current=0.000000</TD>
    <TD>vcco18_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco25_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco33_dynamic_current=0.042912</TD>
    <TD>vcco33_static_current=0.006873</TD>
    <TD>vcco33_total_current=0.049786</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco_psddr_504_dynamic_current=0.592387</TD>
    <TD>vcco_psddr_504_static_current=0.000000</TD>
    <TD>vcco_psddr_504_total_current=0.592387</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psddr_504_voltage=1.200000</TD>
    <TD>vcco_psio0_500_dynamic_current=0.000356</TD>
    <TD>vcco_psio0_500_static_current=0.000000</TD>
    <TD>vcco_psio0_500_total_current=0.000356</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio0_500_voltage=1.800000</TD>
    <TD>vcco_psio1_501_dynamic_current=0.000356</TD>
    <TD>vcco_psio1_501_static_current=0.000000</TD>
    <TD>vcco_psio1_501_total_current=0.000356</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio1_501_voltage=1.800000</TD>
    <TD>vcco_psio2_502_dynamic_current=0.000178</TD>
    <TD>vcco_psio2_502_static_current=0.000000</TD>
    <TD>vcco_psio2_502_total_current=0.000178</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio2_502_voltage=1.800000</TD>
    <TD>vcco_psio3_503_dynamic_current=0.000000</TD>
    <TD>vcco_psio3_503_static_current=0.000000</TD>
    <TD>vcco_psio3_503_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio3_503_voltage=1.800000</TD>
    <TD>version=2021.1</TD>
    <TD>vps_mgtravcc_dynamic_current=0.137630</TD>
    <TD>vps_mgtravcc_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vps_mgtravcc_total_current=0.137630</TD>
    <TD>vps_mgtravcc_voltage=0.850000</TD>
    <TD>vps_mgtravtt_dynamic_current=0.033000</TD>
    <TD>vps_mgtravtt_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vps_mgtravtt_total_current=0.033000</TD>
    <TD>vps_mgtravtt_voltage=1.800000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>analog_se=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl135_ii=0</TD>
    <TD>diff_sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_ii=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=0</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=0</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mipi_dphy_dci=1</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>slvs_400_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>sstl135_ii=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_ii=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sub_lvds=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bitslice_control_functional_category=I/O</TD>
    <TD>bitslice_control_used=3</TD>
    <TD>bufg_ps_functional_category=Clock</TD>
    <TD>bufg_ps_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=9</TD>
    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=149</TD>
</TR><TR ALIGN='LEFT'>    <TD>dphy_diffinbuf_functional_category=Others</TD>
    <TD>dphy_diffinbuf_used=8</TD>
    <TD>dsp48e2_functional_category=Arithmetic</TD>
    <TD>dsp48e2_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=97</TD>
    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=52</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=27919</TD>
    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=431</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=12</TD>
    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=543</TD>
    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=2575</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=7764</TD>
    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=3122</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=2695</TD>
    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=5178</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme4_adv_functional_category=Clock</TD>
    <TD>mmcme4_adv_used=1</TD>
    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=239</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_functional_category=CLB</TD>
    <TD>muxf8_used=100</TD>
    <TD>obuf_functional_category=I/O</TD>
    <TD>obuf_used=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft_functional_category=I/O</TD>
    <TD>obuft_used=3</TD>
    <TD>plle4_adv_functional_category=Clock</TD>
    <TD>plle4_adv_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ps8_functional_category=Advanced</TD>
    <TD>ps8_used=1</TD>
    <TD>ramb18e2_functional_category=BLOCKRAM</TD>
    <TD>ramb18e2_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2_functional_category=BLOCKRAM</TD>
    <TD>ramb36e2_used=25</TD>
    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=280</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=40</TD>
    <TD>rx_bitslice_functional_category=I/O</TD>
    <TD>rx_bitslice_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=622</TD>
    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=620</TD>
</TR><TR ALIGN='LEFT'>    <TD>uram288_functional_category=BLOCKRAM</TD>
    <TD>uram288_used=8</TD>
    <TD>vcu_functional_category=Advanced</TD>
    <TD>vcu_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-debug_log=default::[not_specified]</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-include_dirs=default::[not_specified]</TD>
    <TD>-incremental=default::[not_specified]</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-lint=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
    <TD>-max_uram=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_lc=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-os=default::[not_specified]</TD>
    <TD>-part=xck26-sfvc784-2LV-c</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=kv260_phigent_heimdallr_wrapper</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:00:29s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=895.500MB</TD>
    <TD>memory_peak=3458.691MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
