# VHDL and VERILOG
VHDL and Verilog
We are in the top directory where we have $MLA_DESIGN set. These are all the files inside here.
