# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab 5.ip_user_files/ipstatic" \
"../../../../Lab 5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../Lab 5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" \
"../../../../Lab 5.srcs/sources_1/new/vga_out.v" \
"../../../../Lab 5.srcs/sim_1/new/disp_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
