
*** Running vivado
    with args -log tl.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source tl.tcl -notrace


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tl.tcl -notrace
Command: link_design -top tl -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/constrs_1/new/clock_xdc_constraints.xdc]
Finished Parsing XDC File [/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/constrs_1/new/clock_xdc_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1674.574 ; gain = 0.000 ; free physical = 138 ; free virtual = 1726
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1674.574 ; gain = 287.855 ; free physical = 138 ; free virtual = 1726
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1714.363 ; gain = 39.789 ; free physical = 129 ; free virtual = 1718

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1188a7f33

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2107.191 ; gain = 392.828 ; free physical = 135 ; free virtual = 1339

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 130432bb9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 109 ; free virtual = 1224
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 130432bb9

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 108 ; free virtual = 1224
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e25ba75a

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 108 ; free virtual = 1224
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e25ba75a

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 108 ; free virtual = 1224
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e25ba75a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 107 ; free virtual = 1224
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e25ba75a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 107 ; free virtual = 1224
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 107 ; free virtual = 1224
Ending Logic Optimization Task | Checksum: 145478569

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 107 ; free virtual = 1224

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 145478569

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 105 ; free virtual = 1224

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 145478569

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 105 ; free virtual = 1224

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 104 ; free virtual = 1223
Ending Netlist Obfuscation Task | Checksum: 145478569

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 104 ; free virtual = 1223
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2220.160 ; gain = 545.586 ; free physical = 103 ; free virtual = 1224
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.160 ; gain = 0.000 ; free physical = 109 ; free virtual = 1222
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.runs/impl_1/tl_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file tl_drc_opted.rpt -pb tl_drc_opted.pb -rpx tl_drc_opted.rpx
Command: report_drc -file tl_drc_opted.rpt -pb tl_drc_opted.pb -rpx tl_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.runs/impl_1/tl_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2258.113 ; gain = 0.000 ; free physical = 112 ; free virtual = 1191
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cc5c7408

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2258.113 ; gain = 0.000 ; free physical = 112 ; free virtual = 1191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2258.113 ; gain = 0.000 ; free physical = 112 ; free virtual = 1191

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cdb67e96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2266.051 ; gain = 7.938 ; free physical = 104 ; free virtual = 1176

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21656686a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2273.992 ; gain = 15.879 ; free physical = 126 ; free virtual = 1181

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21656686a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2273.992 ; gain = 15.879 ; free physical = 126 ; free virtual = 1181
Phase 1 Placer Initialization | Checksum: 21656686a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2273.992 ; gain = 15.879 ; free physical = 126 ; free virtual = 1181

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 27b348a04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 113 ; free virtual = 1172

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2276.000 ; gain = 0.000 ; free physical = 127 ; free virtual = 1190

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 223858f7e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 127 ; free virtual = 1191
Phase 2.2 Global Placement Core | Checksum: 220dae5e1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 126 ; free virtual = 1191
Phase 2 Global Placement | Checksum: 220dae5e1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 126 ; free virtual = 1191

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21bade99c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 126 ; free virtual = 1191

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e0f3f681

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 125 ; free virtual = 1190

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 229d4273c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 125 ; free virtual = 1190

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a6c35d17

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 125 ; free virtual = 1190

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 289d58980

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 120 ; free virtual = 1186

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2536c04fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 121 ; free virtual = 1187

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d8a33f61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 121 ; free virtual = 1187
Phase 3 Detail Placement | Checksum: 1d8a33f61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.000 ; gain = 17.887 ; free physical = 121 ; free virtual = 1187

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16b299390

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16b299390

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.906 ; gain = 27.793 ; free physical = 117 ; free virtual = 1184
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.506. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 244c0ad15

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.906 ; gain = 27.793 ; free physical = 115 ; free virtual = 1183
Phase 4.1 Post Commit Optimization | Checksum: 244c0ad15

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.906 ; gain = 27.793 ; free physical = 115 ; free virtual = 1183

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 244c0ad15

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.906 ; gain = 27.793 ; free physical = 116 ; free virtual = 1183

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 244c0ad15

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.906 ; gain = 27.793 ; free physical = 116 ; free virtual = 1183

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.906 ; gain = 0.000 ; free physical = 116 ; free virtual = 1183
Phase 4.4 Final Placement Cleanup | Checksum: 1720cb53e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.906 ; gain = 27.793 ; free physical = 116 ; free virtual = 1184
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1720cb53e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.906 ; gain = 27.793 ; free physical = 117 ; free virtual = 1185
Ending Placer Task | Checksum: de717e9a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.906 ; gain = 27.793 ; free physical = 117 ; free virtual = 1185
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2285.906 ; gain = 30.762 ; free physical = 124 ; free virtual = 1192
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.906 ; gain = 0.000 ; free physical = 124 ; free virtual = 1192
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2285.906 ; gain = 0.000 ; free physical = 120 ; free virtual = 1193
INFO: [Common 17-1381] The checkpoint '/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.runs/impl_1/tl_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file tl_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2285.906 ; gain = 0.000 ; free physical = 130 ; free virtual = 1184
INFO: [runtcl-4] Executing : report_utilization -file tl_utilization_placed.rpt -pb tl_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tl_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2285.906 ; gain = 0.000 ; free physical = 138 ; free virtual = 1193
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cb969e11 ConstDB: 0 ShapeSum: 12dae089 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 193a8f440

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2399.715 ; gain = 98.965 ; free physical = 124 ; free virtual = 1056
Post Restoration Checksum: NetGraph: c914987a NumContArr: ca945bc6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 193a8f440

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2404.711 ; gain = 103.961 ; free physical = 111 ; free virtual = 1044

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 193a8f440

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2412.711 ; gain = 111.961 ; free physical = 118 ; free virtual = 1036

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 193a8f440

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2412.711 ; gain = 111.961 ; free physical = 124 ; free virtual = 1036
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19bfecf4e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 115 ; free virtual = 1029
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.407  | TNS=0.000  | WHS=-0.121 | THS=-6.245 |

Phase 2 Router Initialization | Checksum: 1e0e30047

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 115 ; free virtual = 1029

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 924
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 924
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15b3644ca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 114 ; free virtual = 1028
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|          clock_contraint |          clock_contraint |                                                                         multiplier_verilog/tmpm_reg[44]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.452  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e8c04789

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 112 ; free virtual = 1028
Phase 4 Rip-up And Reroute | Checksum: e8c04789

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 112 ; free virtual = 1028

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e8c04789

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 112 ; free virtual = 1028

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e8c04789

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 112 ; free virtual = 1028
Phase 5 Delay and Skew Optimization | Checksum: e8c04789

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 112 ; free virtual = 1028

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1580ad6f0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 111 ; free virtual = 1029
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.583  | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1580ad6f0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 111 ; free virtual = 1029
Phase 6 Post Hold Fix | Checksum: 1580ad6f0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 111 ; free virtual = 1029

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.354354 %
  Global Horizontal Routing Utilization  = 0.340348 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bbd603cc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 111 ; free virtual = 1029

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bbd603cc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 110 ; free virtual = 1028

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 278d79918

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 110 ; free virtual = 1028

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.583  | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 278d79918

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 110 ; free virtual = 1028
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2429.766 ; gain = 129.016 ; free physical = 121 ; free virtual = 1039

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2429.766 ; gain = 143.859 ; free physical = 116 ; free virtual = 1040
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.766 ; gain = 0.000 ; free physical = 116 ; free virtual = 1040
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2438.672 ; gain = 0.000 ; free physical = 110 ; free virtual = 1038
INFO: [Common 17-1381] The checkpoint '/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.runs/impl_1/tl_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file tl_drc_routed.rpt -pb tl_drc_routed.pb -rpx tl_drc_routed.rpx
Command: report_drc -file tl_drc_routed.rpt -pb tl_drc_routed.pb -rpx tl_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.runs/impl_1/tl_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tl_methodology_drc_routed.rpt -pb tl_methodology_drc_routed.pb -rpx tl_methodology_drc_routed.rpx
Command: report_methodology -file tl_methodology_drc_routed.rpt -pb tl_methodology_drc_routed.pb -rpx tl_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.runs/impl_1/tl_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file tl_power_routed.rpt -pb tl_power_summary_routed.pb -rpx tl_power_routed.rpx
Command: report_power -file tl_power_routed.rpt -pb tl_power_summary_routed.pb -rpx tl_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file tl_route_status.rpt -pb tl_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file tl_timing_summary_routed.rpt -pb tl_timing_summary_routed.pb -rpx tl_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file tl_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tl_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tl_bus_skew_routed.rpt -pb tl_bus_skew_routed.pb -rpx tl_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 14:38:23 2020...
