

================================================================
== Vivado HLS Report for 'AttentionMatmulQuant'
================================================================
* Date:           Fri Jan 13 09:12:35 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       solution_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|  131|    5|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    2|  128|         2|          1|          1| 2 ~ 128 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i8"   --->   Operation 6 'alloca' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i8"   --->   Operation 7 'alloca' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i16"   --->   Operation 8 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_last_V = alloca i1"   --->   Operation 9 'alloca' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V1, i8* %in_V_id_V2, i8* %in_V_dest_V3, i16* %in_V_user_V4, i1* %in_V_last_V5)" [src/modules.hpp:817]   --->   Operation 10 'read' 'empty' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i512, i8, i8, i16, i1 } %empty, 0" [src/modules.hpp:817]   --->   Operation 11 'extractvalue' 'tmp_data_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_id_V_2 = extractvalue { i512, i8, i8, i16, i1 } %empty, 1" [src/modules.hpp:817]   --->   Operation 12 'extractvalue' 'tmp_id_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_dest_V_2 = extractvalue { i512, i8, i8, i16, i1 } %empty, 2" [src/modules.hpp:817]   --->   Operation 13 'extractvalue' 'tmp_dest_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_user_V_4 = extractvalue { i512, i8, i8, i16, i1 } %empty, 3" [src/modules.hpp:817]   --->   Operation 14 'extractvalue' 'tmp_user_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i512, i8, i8, i16, i1 } %empty, 4" [src/modules.hpp:817]   --->   Operation 15 'extractvalue' 'tmp_last_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Nc_2 = trunc i512 %tmp_data_V_9 to i32" [src/modules.hpp:818]   --->   Operation 16 'trunc' 'Nc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln825 = trunc i512 %tmp_data_V_9 to i4" [src/modules.hpp:825]   --->   Operation 17 'trunc' 'trunc_ln825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_16 = call i28 @_ssdm_op_PartSelect.i28.i512.i32.i32(i512 %tmp_data_V_9, i32 4, i32 31)" [src/modules.hpp:821]   --->   Operation 18 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%icmp_ln821 = icmp eq i28 %tmp_16, 0" [src/modules.hpp:821]   --->   Operation 19 'icmp' 'icmp_ln821' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln824 = icmp eq i4 %trunc_ln825, 0" [src/modules.hpp:824]   --->   Operation 20 'icmp' 'icmp_ln824' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "store i1 %tmp_last_V_2, i1* %tmp_last_V" [src/modules.hpp:836]   --->   Operation 21 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "store i16 %tmp_user_V_4, i16* %tmp_user_V" [src/modules.hpp:836]   --->   Operation 22 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "store i8 %tmp_dest_V_2, i8* %tmp_dest_V" [src/modules.hpp:836]   --->   Operation 23 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "store i8 %tmp_id_V_2, i8* %tmp_id_V" [src/modules.hpp:836]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str372, i32 0, i32 0, [1 x i8]* @p_str373, [1 x i8]* @p_str374, [1 x i8]* @p_str375, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str376, [1 x i8]* @p_str377)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str365, i32 0, i32 0, [1 x i8]* @p_str366, [1 x i8]* @p_str367, [1 x i8]* @p_str368, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str369, [1 x i8]* @p_str370)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str358, i32 0, i32 0, [1 x i8]* @p_str359, [1 x i8]* @p_str360, [1 x i8]* @p_str361, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str362, [1 x i8]* @p_str363)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str351, i32 0, i32 0, [1 x i8]* @p_str352, [1 x i8]* @p_str353, [1 x i8]* @p_str354, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str355, [1 x i8]* @p_str356)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str344, i32 0, i32 0, [1 x i8]* @p_str345, [1 x i8]* @p_str346, [1 x i8]* @p_str347, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str348, [1 x i8]* @p_str349)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str337, i32 0, i32 0, [1 x i8]* @p_str338, [1 x i8]* @p_str339, [1 x i8]* @p_str340, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str341, [1 x i8]* @p_str342)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str323, i32 0, i32 0, [1 x i8]* @p_str324, [1 x i8]* @p_str325, [1 x i8]* @p_str326, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str327, [1 x i8]* @p_str328)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str309, i32 0, i32 0, [1 x i8]* @p_str310, [1 x i8]* @p_str311, [1 x i8]* @p_str312, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str313, [1 x i8]* @p_str314)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str295, i32 0, i32 0, [1 x i8]* @p_str296, [1 x i8]* @p_str297, [1 x i8]* @p_str298, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str299, [1 x i8]* @p_str300)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str281, i32 0, i32 0, [1 x i8]* @p_str282, [1 x i8]* @p_str283, [1 x i8]* @p_str284, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str285, [1 x i8]* @p_str286)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%add_ln827 = add i32 16, %Nc_2" [src/modules.hpp:827]   --->   Operation 35 'add' 'add_ln827' <Predicate = (!icmp_ln821)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln824)   --->   "%tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln827, i32 4, i32 31)" [src/modules.hpp:827]   --->   Operation 36 'partselect' 'tmp_1' <Predicate = (!icmp_ln821)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln824)   --->   "%Nc = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %tmp_1, i4 0)" [src/modules.hpp:827]   --->   Operation 37 'bitconcatenate' 'Nc' <Predicate = (!icmp_ln821)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln824)   --->   "%select_ln821 = select i1 %icmp_ln821, i32 16, i32 %Nc" [src/modules.hpp:821]   --->   Operation 38 'select' 'select_ln821' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln824)   --->   "%xor_ln821 = xor i1 %icmp_ln821, true" [src/modules.hpp:821]   --->   Operation 39 'xor' 'xor_ln821' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln824)   --->   "%and_ln824 = and i1 %icmp_ln824, %xor_ln821" [src/modules.hpp:824]   --->   Operation 40 'and' 'and_ln824' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln824 = select i1 %and_ln824, i32 %Nc_2, i32 %select_ln821" [src/modules.hpp:824]   --->   Operation 41 'select' 'select_ln824' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %Nc_2, i32 %select_ln824)" [src/modules.hpp:832]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_PartSet.i512.i512.i64.i32.i32(i512 %tmp_data_V_9, i64 %tmp, i32 0, i32 63)" [src/modules.hpp:832]   --->   Operation 43 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %p_Result_s, i8 %tmp_id_V_2, i8 %tmp_dest_V_2, i16 %tmp_user_V_4, i1 %tmp_last_V_2)" [src/modules.hpp:833]   --->   Operation 44 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 45 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:836]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %_ifconv ], [ %i, %hls_label_3_end ]"   --->   Operation 46 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.99ns)   --->   "%icmp_ln836 = icmp eq i32 %i_0, %select_ln824" [src/modules.hpp:836]   --->   Operation 47 'icmp' 'icmp_ln836' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.01ns)   --->   "%i = add nsw i32 %i_0, 1" [src/modules.hpp:836]   --->   Operation 48 'add' 'i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln836, label %3, label %hls_label_2_begin" [src/modules.hpp:836]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.99ns)   --->   "%icmp_ln841 = icmp ult i32 %i_0, %Nc_2" [src/modules.hpp:841]   --->   Operation 50 'icmp' 'icmp_ln841' <Predicate = (!icmp_ln836)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln841, label %1, label %2" [src/modules.hpp:841]   --->   Operation 51 'br' <Predicate = (!icmp_ln836)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str60)" [src/modules.hpp:836]   --->   Operation 52 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 128, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:837]   --->   Operation 53 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str61)" [src/modules.hpp:838]   --->   Operation 54 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:839]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_id_V_load = load i8* %tmp_id_V" [src/modules.hpp:846]   --->   Operation 56 'load' 'tmp_id_V_load' <Predicate = (!icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_dest_V_load = load i8* %tmp_dest_V" [src/modules.hpp:846]   --->   Operation 57 'load' 'tmp_dest_V_load' <Predicate = (!icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i16* %tmp_user_V" [src/modules.hpp:846]   --->   Operation 58 'load' 'tmp_user_V_load' <Predicate = (!icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_last_V_load = load i1* %tmp_last_V" [src/modules.hpp:846]   --->   Operation 59 'load' 'tmp_last_V_load' <Predicate = (!icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 0, i8 %tmp_id_V_load, i8 %tmp_dest_V_load, i16 %tmp_user_V_load, i1 %tmp_last_V_load)" [src/modules.hpp:846]   --->   Operation 60 'write' <Predicate = (!icmp_ln841)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_3_end"   --->   Operation 61 'br' <Predicate = (!icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.83ns)   --->   "%empty_337 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V1, i8* %in_V_id_V2, i8* %in_V_dest_V3, i16* %in_V_user_V4, i1* %in_V_last_V5)" [src/modules.hpp:842]   --->   Operation 62 'read' 'empty_337' <Predicate = (icmp_ln841)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i512, i8, i8, i16, i1 } %empty_337, 0" [src/modules.hpp:842]   --->   Operation 63 'extractvalue' 'tmp_data_V_8' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_id_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty_337, 1" [src/modules.hpp:842]   --->   Operation 64 'extractvalue' 'tmp_id_V_3' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_dest_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty_337, 2" [src/modules.hpp:842]   --->   Operation 65 'extractvalue' 'tmp_dest_V_3' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_user_V_5 = extractvalue { i512, i8, i8, i16, i1 } %empty_337, 3" [src/modules.hpp:842]   --->   Operation 66 'extractvalue' 'tmp_user_V_5' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty_337, 4" [src/modules.hpp:842]   --->   Operation 67 'extractvalue' 'tmp_last_V_3' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_8, i8 %tmp_id_V_3, i8 %tmp_dest_V_3, i16 %tmp_user_V_5, i1 %tmp_last_V_3)" [src/modules.hpp:843]   --->   Operation 68 'write' <Predicate = (icmp_ln841)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 69 [1/1] (0.65ns)   --->   "store i1 %tmp_last_V_3, i1* %tmp_last_V" [src/modules.hpp:844]   --->   Operation 69 'store' <Predicate = (icmp_ln841)> <Delay = 0.65>
ST_4 : Operation 70 [1/1] (0.65ns)   --->   "store i16 %tmp_user_V_5, i16* %tmp_user_V" [src/modules.hpp:844]   --->   Operation 70 'store' <Predicate = (icmp_ln841)> <Delay = 0.65>
ST_4 : Operation 71 [1/1] (0.65ns)   --->   "store i8 %tmp_dest_V_3, i8* %tmp_dest_V" [src/modules.hpp:844]   --->   Operation 71 'store' <Predicate = (icmp_ln841)> <Delay = 0.65>
ST_4 : Operation 72 [1/1] (0.65ns)   --->   "store i8 %tmp_id_V_3, i8* %tmp_id_V" [src/modules.hpp:844]   --->   Operation 72 'store' <Predicate = (icmp_ln841)> <Delay = 0.65>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [src/modules.hpp:844]   --->   Operation 73 'br' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_338 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str61, i32 %tmp_6)" [src/modules.hpp:848]   --->   Operation 74 'specregionend' 'empty_338' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_339 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str60, i32 %tmp_s)" [src/modules.hpp:849]   --->   Operation 75 'specregionend' 'empty_339' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %0" [src/modules.hpp:836]   --->   Operation 76 'br' <Predicate = (!icmp_ln836)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:850]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.86ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V1' (src/modules.hpp:817) [25]  (1.84 ns)
	'icmp' operation ('icmp_ln821', src/modules.hpp:821) [34]  (1.02 ns)

 <State 2>: 3.3ns
The critical path consists of the following:
	'add' operation ('add_ln827', src/modules.hpp:827) [36]  (1.02 ns)
	'select' operation ('select_ln821', src/modules.hpp:821) [39]  (0 ns)
	'select' operation ('val', src/modules.hpp:824) [42]  (0.449 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:833) [45]  (1.84 ns)

 <State 3>: 1.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/modules.hpp:836) [52]  (0 ns)
	'add' operation ('i', src/modules.hpp:836) [54]  (1.02 ns)

 <State 4>: 3.68ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V1' (src/modules.hpp:842) [71]  (1.84 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:843) [77]  (1.84 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
