// Seed: 147512922
module module_0 (
    output supply1 id_0,
    output supply1 id_1
    , id_6,
    output wor id_2,
    output wand id_3,
    input supply0 id_4
);
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output wire id_2,
    output wire id_3,
    input wor id_4,
    input wand id_5,
    input supply0 id_6,
    output wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output tri id_14,
    input tri id_15,
    input uwire id_16,
    input uwire id_17,
    output tri id_18,
    output tri1 id_19,
    input supply1 id_20
);
  tri1 id_22 = 1'h0;
  module_0(
      id_2, id_10, id_2, id_19, id_9
  );
  wire id_23;
  assign id_14 = 1;
  nand (id_14, id_11, id_5, id_6, id_17, id_20, id_12, id_13, id_16, id_4, id_22, id_1, id_15);
endmodule
