I 000051 55 601           1697588980384 structural
(_unit VHDL(and_gate 0 15(structural 0 21))
	(_version vef)
	(_time 1697588980385 2023.10.17 20:29:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b2d2a2f2c7c7b3e7d793c717b2c2f2d2e2d2a2d7e)
	(_ent
		(_time 1697588980382)
	)
	(_object
		(_port(_int a -1 0 16(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 601           1697588980390 structural
(_unit VHDL(xor_gate 0 30(structural 0 36))
	(_version vef)
	(_time 1697588980391 2023.10.17 20:29:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b2c232f2f7d7d3e7d7e3c717b2c2f2d2e2c232d7d)
	(_ent
		(_time 1697588980388)
	)
	(_object
		(_port(_int a -1 0 31(_ent(_in))))
		(_port(_int b -1 0 32(_ent(_in))))
		(_port(_int c -1 0 33(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1480          1697588980396 structural
(_unit VHDL(half_adder 0 45(structural 0 53))
	(_version vef)
	(_time 1697588980397 2023.10.17 20:29:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 3a3c323f6a6d3d2c3e6b7c606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1697588980394)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 58(_ent (_in))))
				(_port(_int c -1 0 59(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 63(_ent (_in))))
				(_port(_int b -1 0 64(_ent (_in))))
				(_port(_int c -1 0 65(_ent (_out))))
			)
		)
	)
	(_inst U1 0 74(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 79(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 46(_ent(_in))))
		(_port(_int B -1 0 47(_ent(_in))))
		(_port(_int Sum -1 0 48(_ent(_out))))
		(_port(_int Cout -1 0 49(_ent(_out))))
		(_sig(_int and1_out -1 0 69(_arch(_uni))))
		(_sig(_int xor1_out -1 0 69(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__86(_arch 1 0 86(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1063          1697645703984 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1697645703985 2023.10.18 12:15:03)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code c4caca90c593c3d29590829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1697645471788)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 601           1697645709696 structural
(_unit VHDL(and_gate 0 15(structural 0 28))
	(_version vef)
	(_time 1697645709697 2023.10.18 12:15:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 0b045c0d0c5c5b1e5d591c515b0c0f0d0e0d0a0d5e)
	(_ent
		(_time 1697588980381)
	)
	(_object
		(_port(_int a -1 0 16(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 601           1697645709712 structural
(_unit VHDL(xor_gate 0 30(structural 0 43))
	(_version vef)
	(_time 1697645709713 2023.10.18 12:15:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 1b15451c1f4d4d0e4d4e0c414b1c1f1d1e1c131d4d)
	(_ent
		(_time 1697588980387)
	)
	(_object
		(_port(_int a -1 0 31(_ent(_in))))
		(_port(_int b -1 0 32(_ent(_in))))
		(_port(_int c -1 0 33(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1480          1697645709726 structural
(_unit VHDL(half_adder 0 45(structural 0 60))
	(_version vef)
	(_time 1697645709727 2023.10.18 12:15:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2a25742e7a7d2d3c2e796c707a2c2e2c2e2c2f2d28)
	(_ent
		(_time 1697588980393)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 46(_ent(_in))))
		(_port(_int B -1 0 47(_ent(_in))))
		(_port(_int Sum -1 0 48(_ent(_out))))
		(_port(_int Cout -1 0 49(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1508          1697646593175 structural
(_unit VHDL(sixteen_bit_adder 0 8(structural 0 16))
	(_version vef)
	(_time 1697646593176 2023.10.18 12:29:53)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 282e7a2c297e743f2e263d727c2e7d2d7e2e2a2e21)
	(_ent
		(_time 1697646593170)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 21(_ent (_in))))
				(_port(_int B -1 0 21(_ent (_in))))
				(_port(_int Cin -1 0 21(_ent (_in))))
				(_port(_int Sum -1 0 22(_ent (_out))))
				(_port(_int Cout -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate adders 0 32(_for 2 )
		(_inst FA 0 33(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 32(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int Sum 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 2236          1697648320022 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version vef)
	(_time 1697648320023 2023.10.18 12:58:40)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code a3a3a3f4a9f5ffb4a4f4b6f9f7a5f6a6f5a5a1a5aa)
	(_ent
		(_time 1697648320020)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000051 55 605           1697665397198 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697665397199 2023.10.18 17:43:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 3838683d656f682d6e6a2f62683f3c3e3d3e393e6d)
	(_ent
		(_time 1697665397196)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697665397213 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697665397214 2023.10.18 17:43:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 47461e45161111521112501d1740434142404f4111)
	(_ent
		(_time 1697665397208)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697665397229 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697665397230 2023.10.18 17:43:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 57570e54510050415304110d075153515351525055)
	(_ent
		(_time 1697665397222)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697665397292 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697665397293 2023.10.18 17:43:17)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9595c29b95c29283c4c1d3cfc59391939193909297)
	(_ent
		(_time 1697665397286)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697665397335 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697665397336 2023.10.18 17:43:17)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code c4c59691c99298d3c2cad19e90c291c192c2c6c2cd)
	(_ent
		(_time 1697665397329)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697665397377 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697665397378 2023.10.18 17:43:17)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code e3e2b1b0e9b5bff4e4b4f6b9b7e5b6e6b5e5e1e5ea)
	(_ent
		(_time 1697665397371)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1356          1697665397463 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697665397464 2023.10.18 17:43:17)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 41411b4341164657434d071b114745474547444643)
	(_ent
		(_time 1697665397457)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Carry -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Carry)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Carry)(Carry))
			)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Carry -1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
			(line__51(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)))))
			(line__59(_arch 2 0 59(_prcs(_wait_for)(_trgt(0)(1)))))
			(line__67(_arch 3 0 67(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000056 55 1377          1697665397524 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697665397525 2023.10.18 17:43:17)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8080d48f85d78796d785c6dad08684868486858782)
	(_ent
		(_time 1697665397518)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697665397534 2023.10.18 17:43:17)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8081d68e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697665397587 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697665397588 2023.10.18 17:43:17)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code bebfefeae2e8e2a9b9bdabe4eab8ebbbe8b8bcb8b7)
	(_ent
		(_time 1697665397579)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697665698841 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697665698842 2023.10.18 17:48:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8086858ed5d7d095d6d297dad087848685868186d5)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697665698847 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697665698848 2023.10.18 17:48:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 80878c8ed6d6d695d6d597dad087848685878886d6)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697665698853 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697665698854 2023.10.18 17:48:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 80868c8e81d7879684d3c6dad08684868486858782)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697665698874 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697665698875 2023.10.18 17:48:18)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9f999d91ccc89889cecbd9c5cf999b999b999a989d)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697665698889 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697665698890 2023.10.18 17:48:18)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code afa8a8f8f0f9f3b8a9a1baf5fba9faaaf9a9ada9a6)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697665698903 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697665698904 2023.10.18 17:48:18)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code bfb8b8ebe0e9e3a8b8e8aae5ebb9eabae9b9bdb9b6)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697665698957 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697665698958 2023.10.18 17:48:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code eee8ecbcbeb9e9f8b9eba8b4bee8eae8eae8ebe9ec)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697665698965 2023.10.18 17:48:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code fdfafdadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697665699008 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697665699009 2023.10.18 17:48:19)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2c2b2a28767a703b2b2f3976782a79297a2a2e2a25)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697665890381 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697665890382 2023.10.18 17:51:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bbebbaefbcecebaeede9ace1ebbcbfbdbebdbabdee)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697665890387 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697665890388 2023.10.18 17:51:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bbeab3efbfededaeedeeace1ebbcbfbdbebcb3bded)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697665890400 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697665890401 2023.10.18 17:51:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code cb9bc39e989cccddcf988d919bcdcfcdcfcdceccc9)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697665890435 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697665890436 2023.10.18 17:51:30)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code eabaecb8bebdedfcbbbeacb0baeceeeceeecefede8)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697665890451 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697665890452 2023.10.18 17:51:30)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code faabf9aaa2aca6edfcf4efa0aefcafffacfcf8fcf3)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697665890466 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697665890467 2023.10.18 17:51:30)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 09580b0f095f551e0e5e1c535d0f5c0c5f0f0b0f00)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697665890496 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697665890497 2023.10.18 17:51:30)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 28782f2d257f2f3e7f2d6e72782e2c2e2c2e2d2f2a)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697665890500 2023.10.18 17:51:30)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 28792d2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697665890513 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697665890514 2023.10.18 17:51:30)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 38693a3d396e642f3f3b2d626c3e6d3d6e3e3a3e31)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697666281617 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697666281618 2023.10.18 17:58:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fdaef4adfcaaade8abafeaa7adfaf9fbf8fbfcfba8)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697666281623 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697666281624 2023.10.18 17:58:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fdaffdadffababe8aba8eaa7adfaf9fbf8faf5fbab)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697666281629 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697666281630 2023.10.18 17:58:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fdaefdada8aafaebf9aebba7adfbf9fbf9fbf8faff)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 605           1697667079142 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697667079143 2023.10.18 18:11:19)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 494e4c4b151e195c1f1b5e13194e4d4f4c4f484f1c)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697667079151 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697667079152 2023.10.18 18:11:19)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 595f555a060f0f4c0f0c4e03095e5d5f5c5e515f0f)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697667079157 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697667079158 2023.10.18 18:11:19)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 595e555a510e5e4f5d0a1f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697667079179 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697667079180 2023.10.18 18:11:19)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 787f7a78752f7f6e292c3e22287e7c7e7c7e7d7f7a)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697667079201 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697667079202 2023.10.18 18:11:19)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 888e8f8689ded49f8e869dd2dc8edd8dde8e8a8e81)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697667079217 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697667079218 2023.10.18 18:11:19)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 9791909899c1cb8090c082cdc391c292c19195919e)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697667079259 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697667079260 2023.10.18 18:11:19)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c6c1c492c591c1d091c3809c96c0c2c0c2c0c3c1c4)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697667079263 2023.10.18 18:11:19)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c6c0c693c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697667079277 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697667079278 2023.10.18 18:11:19)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code d6d0d184d9808ac1d1d5c38c82d083d380d0d4d0df)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697667095636 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697667095637 2023.10.18 18:11:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bdbeb8e9bceaeda8ebefaae7edbab9bbb8bbbcbbe8)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697667095642 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697667095643 2023.10.18 18:11:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bdbfb1e9bfebeba8ebe8aae7edbab9bbb8bab5bbeb)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697667095648 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697667095649 2023.10.18 18:11:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bdbeb1e9e8eabaabb9eefbe7edbbb9bbb9bbb8babf)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697667095666 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697667095667 2023.10.18 18:11:35)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code dcdfde8f8a8bdbca8d889a868cdad8dad8dad9dbde)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697667095681 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697667095682 2023.10.18 18:11:35)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code eceeebbfb6bab0fbeae2f9b6b8eab9e9baeaeeeae5)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697667095696 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697667095697 2023.10.18 18:11:35)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code fcfefbaca6aaa0ebfbabe9a6a8faa9f9aafafefaf5)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697667095725 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697667095726 2023.10.18 18:11:35)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1b18181d4c4c1c0d4c1e5d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697667095729 2023.10.18 18:11:35)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1b191a1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697667095741 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697667095742 2023.10.18 18:11:35)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2a282c2e727c763d2d293f707e2c7f2f7c2c282c23)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
V 000051 55 605           1697667143029 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697667143030 2023.10.18 18:12:23)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dcda898eda8b8cc98a8ecb868cdbd8dad9daddda89)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1697667143035 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697667143036 2023.10.18 18:12:23)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dcdb808ed98a8ac98a89cb868cdbd8dad9dbd4da8a)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1697667143041 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697667143042 2023.10.18 18:12:23)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dcda808e8e8bdbcad88f9a868cdad8dad8dad9dbde)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1697667143059 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697667143060 2023.10.18 18:12:23)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code fbfda9aaacacfcedaaafbda1abfdfffdfffdfefcf9)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1517          1697667143076 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697667143077 2023.10.18 18:12:23)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 0b0c5d0d505d571c0d051e515f0d5e0e5d0d090d02)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 2240          1697667143089 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697667143090 2023.10.18 18:12:23)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 1a1d4c1d424c460d1d4d0f404e1c4f1f4c1c181c13)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1176          1697667143106 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697667143107 2023.10.18 18:12:23)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 2a2c772e7a7d2d3c282b6c707a2c2e2c2e2c2f2d28)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Carry -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Carry)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Carry)(Carry))
			)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Carry -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000056 55 1377          1697667143163 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697667143164 2023.10.18 18:12:23)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 686e3b69653f6f7e3f6d2e32386e6c6e6c6e6d6f6a)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697667143170 2023.10.18 18:12:23)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 686f3968653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1474          1697667143214 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697667143215 2023.10.18 18:12:23)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 9790c19899c1cb80909482cdc391c292c19195919e)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1176          1697667177459 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697667177460 2023.10.18 18:12:57)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 616e6d61613666776360273b316765676567646663)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Carry -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Carry)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Carry)(Carry))
			)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Carry -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000056 55 1095          1697667225449 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697667225450 2023.10.18 18:13:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d2d08c80d185d5c4d0d3948882d4d6d4d6d4d7d5d0)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697667225453 2023.10.18 18:13:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d2d18080d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1067          1697743295012 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697743295013 2023.10.19 15:21:35)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 8c8adb83dadb8b9addd8cad6dc8a888a888a898b8e)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697743300797 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697743300798 2023.10.19 15:21:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 21252125757671347773367b712625272427202774)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697743300804 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697743300805 2023.10.19 15:21:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 31343834666767246764266b613635373436393767)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697743300810 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697743300811 2023.10.19 15:21:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 31353834316636273562776b613735373537343633)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697743300833 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697743300834 2023.10.19 15:21:40)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 41454642451646571015071b114745474547444643)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697743300857 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697743300858 2023.10.19 15:21:40)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 6065626069363c77666e753a346635653666626669)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697743300880 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697743300881 2023.10.19 15:21:40)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 6f6a6d6f3039337868387a353b693a6a39696d6966)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697743300916 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697743300917 2023.10.19 15:21:40)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 9e9a9791cac999889c9fd8c4ce989a989a989b999c)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000056 55 1095          1697743315431 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697743315432 2023.10.19 15:21:55)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 52510b515105554450531408025456545654575550)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697743315435 2023.10.19 15:21:55)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5250075155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1697743321526 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697743321527 2023.10.19 15:22:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 20212324757770357672377a702724262526212675)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697743321532 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697743321533 2023.10.19 15:22:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 20202a24767676357675377a702724262527282676)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697743321538 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697743321539 2023.10.19 15:22:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 20212a24217727362473667a702624262426252722)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697743321555 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697743321556 2023.10.19 15:22:01)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 3f3e3b3b6c6838296e6b79656f393b393b393a383d)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697743321573 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697743321574 2023.10.19 15:22:01)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 4f4f4e4d1019135849415a151b491a4a19494d4946)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697743321588 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697743321589 2023.10.19 15:22:01)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 5e5e5f5d0208024959094b040a580b5b08585c5857)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1239          1697743342805 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743342806 2023.10.19 15:22:22)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 41144242451646571112071b114745474547444643)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000056 55 1474          1697743387836 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697743387837 2023.10.19 15:23:07)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 28282e2c297e743f2f2b3d727c2e7d2d7e2e2a2e21)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1377          1697743394191 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743394192 2023.10.19 15:23:14)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f0fea2a1f5a7f7e6a7f5b6aaa0f6f4f6f4f6f5f7f2)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697743394195 2023.10.19 15:23:14)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 000f5106055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1295          1697743489807 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743489808 2023.10.19 15:24:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 797f7c79752e7e6f29293f23297f7d7f7d7f7c7e7b)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 65 (full_adder_tb))
	(_version ve8)
	(_time 1697743489819 2023.10.19 15:24:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 898e8e8785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1295          1697743526977 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743526978 2023.10.19 15:25:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code ada2affbfcfaaabbfdfdebf7fdaba9aba9aba8aaaf)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 65 (full_adder_tb))
	(_version ve8)
	(_time 1697743526989 2023.10.19 15:25:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code bcb2bce8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1149          1697743773886 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743773887 2023.10.19 15:29:33)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 27242822257020317222617d772123212321222025)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697743773897 2023.10.19 15:29:33)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 37353a32356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697743857095 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697743857096 2023.10.19 15:30:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2a257e2e2e7d7a3f7c783d707a2d2e2c2f2c2b2c7f)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697743857101 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697743857102 2023.10.19 15:30:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2a24772e2d7c7c3f7c7f3d707a2d2e2c2f2d222c7c)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697743857116 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697743857117 2023.10.19 15:30:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 4946144b411e4e5f4d1a0f13194f4d4f4d4f4c4e4b)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000056 55 1234          1697744444774 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697744444775 2023.10.19 15:40:44)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code d2dcd480d9848ec5d482c78886d487d784d4d0d4db)
	(_ent
		(_time 1697744444769)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 50 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697744444788 2023.10.19 15:40:44)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e1efe0b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1517          1697744449261 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697744449262 2023.10.19 15:40:49)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 5600525559000a415058430c02500353005054505f)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 605           1697744452439 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697744452440 2023.10.19 15:40:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code baeeb8eebeedeaafece8ade0eabdbebcbfbcbbbcef)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697744452445 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697744452446 2023.10.19 15:40:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code baefb1eebdececafecefade0eabdbebcbfbdb2bcec)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697744452451 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697744452452 2023.10.19 15:40:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code ca9ec19f9a9dcddcce998c909acccecccecccfcdc8)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697744452481 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697744452482 2023.10.19 15:40:52)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code e9bdecbbe5beeeffb8bdafb3b9efedefedefeceeeb)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697744452515 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697744452516 2023.10.19 15:40:52)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 085d0f0e095e541f0e061d525c0e5d0d5e0e0a0e01)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697744452530 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697744452531 2023.10.19 15:40:52)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 184d1f1f194e440f1f4f0d424c1e4d1d4e1e1a1e11)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697744452574 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697744452575 2023.10.19 15:40:52)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 47134b45411040514546011d174143414341424045)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697744452582 2023.10.19 15:40:52)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 47124745451110504346551d1341124144414f4211)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697744452607 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697744452608 2023.10.19 15:40:52)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 66326467653161703363203c366062606260636164)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697744452611 2023.10.19 15:40:52)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 66336666653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697744452641 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697744452642 2023.10.19 15:40:52)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 85d0828b89d3d992828690dfd183d080d38387838c)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1697744452683 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697744452684 2023.10.19 15:40:52)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code b4e1b3e0b9e2e8a3b2e4a1eee0b2e1b1e2b2b6b2bd)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 50 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697744452691 2023.10.19 15:40:52)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code b4e1b4e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697744486895 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697744486896 2023.10.19 15:41:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 4f4a1f4d4c181f5a191d58151f484b494a494e491a)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697744486901 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697744486902 2023.10.19 15:41:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 5f5b065c5f09094a090a48050f585b595a58575909)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697744486907 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697744486908 2023.10.19 15:41:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 5f5a065c080858495b0c19050f595b595b595a585d)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697744486929 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697744486930 2023.10.19 15:41:26)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 7e7b297e2e2979682f2a38242e787a787a787b797c)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697744486953 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697744486954 2023.10.19 15:41:26)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 8e8adc80d2d8d29988809bd4da88db8bd8888c8887)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697744486978 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697744486979 2023.10.19 15:41:26)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code ada9fffaf0fbf1baaafab8f7f9abf8a8fbabafaba4)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697744486998 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697744486999 2023.10.19 15:41:26)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code bcb9e5e8eeebbbaabebdfae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697744487002 2023.10.19 15:41:26)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code bcb8e9e8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697744487024 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697744487025 2023.10.19 15:41:27)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code dcd98b8f8a8bdbca89d99a868cdad8dad8dad9dbde)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697744487028 2023.10.19 15:41:27)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code dcd8898e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697744487041 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697744487042 2023.10.19 15:41:27)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code ebefb9b8b0bdb7fcece8feb1bfedbeeebdede9ede2)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1697744487066 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697744487067 2023.10.19 15:41:27)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code fbffa9aba0ada7ecfdabeea1affdaefeadfdf9fdf2)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 50 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697744487074 2023.10.19 15:41:27)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 0b0f5d0d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697744540989 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697744540990 2023.10.19 15:42:20)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 9d9bc8929ccacd88cbcf8ac7cd9a999b989b9c9bc8)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697744540995 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697744540996 2023.10.19 15:42:20)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code acabf0fba9fafab9faf9bbf6fcaba8aaa9aba4aafa)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697744541001 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697744541002 2023.10.19 15:42:20)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code acaaf0fbfefbabbaa8ffeaf6fcaaa8aaa8aaa9abae)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697744541024 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697744541025 2023.10.19 15:42:21)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code ccca9e989a9bcbda9d988a969ccac8cac8cac9cbce)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697744541056 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697744541057 2023.10.19 15:42:21)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code ebecbcb8b0bdb7fcede5feb1bfedbeeebdede9ede2)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697744541078 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697744541079 2023.10.19 15:42:21)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code fbfcacaba0ada7ecfcaceea1affdaefeadfdf9fdf2)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697744541100 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697744541101 2023.10.19 15:42:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0a0c570c5a5d0d1c080b4c505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697744541104 2023.10.19 15:42:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1a1d4b1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697744541117 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697744541118 2023.10.19 15:42:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 292f7a2c257e2e3f7c2c6f73792f2d2f2d2f2c2e2b)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697744541121 2023.10.19 15:42:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 292e782d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697744541136 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697744541137 2023.10.19 15:42:21)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 393e6f3c396f652e3e3a2c636d3f6c3c6f3f3b3f30)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1697744541164 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697744541165 2023.10.19 15:42:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 585f0e5b590e044f5e084d020c5e0d5d0e5e5a5e51)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 50 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697744541168 2023.10.19 15:42:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 585f095b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697744838761 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697744838762 2023.10.19 15:47:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d2dddb80858582c78480c58882d5d6d4d7d4d3d487)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697744838767 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697744838768 2023.10.19 15:47:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d2dcd280868484c78487c58882d5d6d4d7d5dad484)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697744838774 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697744838775 2023.10.19 15:47:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code e2ede2b1e1b5e5f4e6b1a4b8b2e4e6e4e6e4e7e5e0)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697744838805 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697744838806 2023.10.19 15:47:18)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 010e0e06055606175055475b510705070507040603)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1697744838830 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1697744838831 2023.10.19 15:47:18)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 111f1b1619474d061712044b451744144717131718)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697744838864 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697744838865 2023.10.19 15:47:18)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 303e3a3539666c273767256a643665356636323639)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697744838893 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697744838894 2023.10.19 15:47:18)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 4f404e4d181848594d4e09151f494b494b494a484d)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697744838897 2023.10.19 15:47:18)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 4f41424d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697744838914 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697744838915 2023.10.19 15:47:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6e61616f3e3969783b6b28343e686a686a686b696c)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697744838918 2023.10.19 15:47:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6e60636e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697744838932 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697744838933 2023.10.19 15:47:18)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 7e70747f22282269797d6b242a782b7b28787c7877)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1697744838957 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697744838958 2023.10.19 15:47:18)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8e808480d2d8d299898c9bd4da88db8bd8888c8887)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 55 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697744838966 2023.10.19 15:47:18)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 9d939092cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697745255524 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697745255525 2023.10.19 15:54:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d080d582858780c58682c78a80d7d4d6d5d6d1d685)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697745255530 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697745255531 2023.10.19 15:54:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d081dc82868686c58685c78a80d7d4d6d5d7d8d686)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697745255536 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697745255537 2023.10.19 15:54:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d080dc82d187d7c6d483968a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697745255569 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697745255570 2023.10.19 15:54:15)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code ffaffdaeaca8f8e9aeabb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1697745255591 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1697745255592 2023.10.19 15:54:15)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 0e5f080852585219080d1b545a085b0b58080c0807)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697745255613 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697745255614 2023.10.19 15:54:15)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 1e4f18194248420919490b444a184b1b48181c1817)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697745255635 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697745255636 2023.10.19 15:54:15)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 3d6d3038686a3a2b3f3c7b676d3b393b393b383a3f)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697745255639 2023.10.19 15:54:15)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 3d6c3c386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697745255651 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697745255652 2023.10.19 15:54:15)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 4d1d4e4e1c1a4a5b18480b171d4b494b494b484a4f)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697745255655 2023.10.19 15:54:15)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 4d1c4c4f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697745255669 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697745255670 2023.10.19 15:54:15)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 5c0d5a5f060a004b5b5f4906085a09590a5a5e5a55)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697745255698 2023.10.19 15:54:15)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 7c2d7d7d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697745274609 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697745274610 2023.10.19 15:54:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 56530155050106430004410c065152505350575003)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697745274615 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697745274616 2023.10.19 15:54:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 56520855060000430003410c0651525053515e5000)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697745274621 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697745274622 2023.10.19 15:54:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 56530855510151405205100c065052505250535154)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697745274643 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697745274644 2023.10.19 15:54:34)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 75702575752272632421332f257371737173707277)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1697745274658 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1697745274659 2023.10.19 15:54:34)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 8581d08b89d3d992838690dfd183d080d38387838c)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697745274680 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697745274681 2023.10.19 15:54:34)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code a4a0f1f3a9f2f8b3a3f3b1fef0a2f1a1f2a2a6a2ad)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697745274707 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697745274708 2023.10.19 15:54:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b4b1eae0b1e3b3a2b6b5f2eee4b2b0b2b0b2b1b3b6)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697745274711 2023.10.19 15:54:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code c3c79196c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697745274726 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697745274727 2023.10.19 15:54:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code d3d68380d584d4c586d6958983d5d7d5d7d5d6d4d1)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697745274730 2023.10.19 15:54:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code d3d78181d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697745274742 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697745274743 2023.10.19 15:54:34)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code e2e6b7b1e9b4bef5e5e1f7b8b6e4b7e7b4e4e0e4eb)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1697745274767 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697745274768 2023.10.19 15:54:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code f2f6a7a2f9a4aee5f5f0e7a8a6f4a7f7a4f4f0f4fb)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 55 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697745274775 2023.10.19 15:54:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 0201060405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698180573852 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698180573853 2023.10.24 16:49:33)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 616e6061353631743733763b316665676467606734)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698180573867 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698180573868 2023.10.24 16:49:33)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 717f7970262727642724662b217675777476797727)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698180573881 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698180573882 2023.10.24 16:49:33)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 808f888e81d7879684d3c6dad08684868486858782)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698180573936 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698180573937 2023.10.24 16:49:33)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code afa0a9f9fcf8a8b9fefbe9f5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698180573974 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698180573975 2023.10.24 16:49:33)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code ded0dd8c828882c9d8ddcb848ad88bdb88d8dcd8d7)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698180574016 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698180574017 2023.10.24 16:49:34)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code fdf3feada0aba1eafaaae8a7a9fba8f8abfbfffbf4)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698180574092 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698180574093 2023.10.24 16:49:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 4c43454e1e1b4b5a4e4d0a161c4a484a484a494b4e)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698180574103 2023.10.24 16:49:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5b555e580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698180574143 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698180574144 2023.10.24 16:49:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 7a757d7a2e2d7d6c2f7f3c202a7c7e7c7e7c7f7d78)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698180574154 2023.10.24 16:49:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8a848f84dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698180574192 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698180574193 2023.10.24 16:49:34)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code b9b7bbedb9efe5aebebaace3edbfecbcefbfbbbfb0)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698180574233 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1698180574234 2023.10.24 16:49:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code d8d6da8ad98e84cfdfdbcd828cde8ddd8ededaded1)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 56 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698180574242 2023.10.24 16:49:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e8e6edbbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698180805441 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698180805442 2023.10.24 16:53:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fbfcf2abfcacabeeada9eca1abfcfffdfefdfafdae)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698180805447 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698180805448 2023.10.24 16:53:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 0b0d0a0d0f5d5d1e5d5e1c515b0c0f0d0e0c030d5d)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698180805453 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698180805454 2023.10.24 16:53:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 0b0c0a0d585c0c1d0f584d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698180805472 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698180805473 2023.10.24 16:53:25)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 1b1c141d4c4c1c0d4a4f5d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698180805491 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698180805492 2023.10.24 16:53:25)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 3a3c303f626c662d3c392f606e3c6f3f6c3c383c33)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698180805505 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698180805506 2023.10.24 16:53:25)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 494f434b491f155e4e1e5c131d4f1c4c1f4f4b4f40)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698180805523 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698180805524 2023.10.24 16:53:25)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 595e585a510e5e4f5b581f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698180805527 2023.10.24 16:53:25)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 595f545a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698180805539 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698180805540 2023.10.24 16:53:25)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 696e6668653e6e7f3c6c2f33396f6d6f6d6f6c6e6b)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698180805543 2023.10.24 16:53:25)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 696f6469653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698180805556 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698180805557 2023.10.24 16:53:25)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 787e7279792e246f7f7b6d222c7e2d7d2e7e7a7e71)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 67 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698180805637 2023.10.24 16:53:25)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code c6c0cb93c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698180887498 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698180887499 2023.10.24 16:54:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8a8982848eddda9fdcd89dd0da8d8e8c8f8c8b8cdf)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698180887504 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698180887505 2023.10.24 16:54:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8a888b848ddcdc9fdcdf9dd0da8d8e8c8f8d828cdc)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698180887510 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698180887511 2023.10.24 16:54:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 999a989691ce9e8f9dcadfc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698180887528 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698180887529 2023.10.24 16:54:47)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code a9aaa6ffa5feaebff8fdeff3f9afadafadafacaeab)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698180887541 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698180887542 2023.10.24 16:54:47)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code b9bbb3edb9efe5aebfbaace3edbfecbcefbfbbbfb0)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698180887556 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698180887557 2023.10.24 16:54:47)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code c8cac29dc99e94dfcf9fdd929cce9dcd9ececacec1)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698180887580 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698180887581 2023.10.24 16:54:47)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d8dbd98ad18fdfcedad99e8288dedcdedcdedddfda)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698180887589 2023.10.24 16:54:47)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code e8eae5bbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698180887604 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698180887605 2023.10.24 16:54:47)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f7f4f8a6f5a0f0e1a2f2b1ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698180887608 2023.10.24 16:54:47)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f7f5faa7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698180887622 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698180887623 2023.10.24 16:54:47)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 0705550109515b100004125d53015202510105010e)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 69 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698180887682 2023.10.24 16:54:47)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 45471047451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698180952569 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698180952570 2023.10.24 16:55:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c0c3c695959790d59692d79a90c7c4c6c5c6c1c695)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698180952575 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698180952576 2023.10.24 16:55:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c0c2cf95969696d59695d79a90c7c4c6c5c7c8c696)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698180952581 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698180952582 2023.10.24 16:55:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c0c3cf95c197c7d6c493869a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698180952593 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698180952594 2023.10.24 16:55:52)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code d0d3d183d587d7c68184968a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698180952606 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698180952607 2023.10.24 16:55:52)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code dfdddb8d808983c8d9dcca858bd98ada89d9ddd9d6)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698180952620 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698180952621 2023.10.24 16:55:52)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code efedebbcb0b9b3f8e8b8fab5bbe9baeab9e9ede9e6)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698180952643 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698180952644 2023.10.24 16:55:52)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code fefdf1aeaaa9f9e8fcffb8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698180952651 2023.10.24 16:55:52)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0e0c02085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698180952666 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698180952667 2023.10.24 16:55:52)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1e1d10184e4919084b1b58444e181a181a181b191c)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698180952670 2023.10.24 16:55:52)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1e1c12194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698180952683 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698180952684 2023.10.24 16:55:52)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2d2f2629707b713a2a2e3877792b78287b2b2f2b24)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1698180963427 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698180963428 2023.10.24 16:56:03)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b25282f2c7c7b3e7d793c717b2c2f2d2e2d2a2d7e)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698180963433 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698180963434 2023.10.24 16:56:03)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b24212f2f7d7d3e7d7e3c717b2c2f2d2e2c232d7d)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698180963439 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698180963440 2023.10.24 16:56:03)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b25212f787c2c3d2f786d717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698180963452 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698180963453 2023.10.24 16:56:03)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 3b353f3f6c6c3c2d6a6f7d616b3d3f3d3f3d3e3c39)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698180963465 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698180963466 2023.10.24 16:56:03)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 4b444a49101d175c4d485e111f4d1e4e1d4d494d42)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698180963480 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698180963481 2023.10.24 16:56:03)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 5a555b59020c064d5d0d4f000e5c0f5f0c5c585c53)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698180963503 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698180963504 2023.10.24 16:56:03)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 6a64606a3a3d6d7c686b2c303a6c6e6c6e6c6f6d68)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698180963511 2023.10.24 16:56:03)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 79767f78752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698180963526 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698180963527 2023.10.24 16:56:03)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 89878d8685de8e9fdc8ccfd3d98f8d8f8d8f8c8e8b)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698180963530 2023.10.24 16:56:03)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 89868f8785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698180963543 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698180963544 2023.10.24 16:56:03)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 9996989699cfc58e9e9a8cc3cd9fcc9ccf9f9b9f90)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698180963557 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1698180963558 2023.10.24 16:56:03)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code a8a7a9ffa9fef4bfafabbdf2fcaefdadfeaeaaaea1)
	(_ent
		(_time 1698180963555)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 56 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698180963561 2023.10.24 16:56:03)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code a8a7aeffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698181025590 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181025591 2023.10.24 16:57:05)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f8f9fda8a5afa8edaeaaefa2a8fffcfefdfef9fead)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181025596 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181025597 2023.10.24 16:57:05)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f8f8f4a8a6aeaeedaeadefa2a8fffcfefdfff0feae)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181025602 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181025603 2023.10.24 16:57:05)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f8f9f4a8f1afffeefcabbea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181025614 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181025615 2023.10.24 16:57:05)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 07060400055000115653415d570103010301020005)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181025626 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181025627 2023.10.24 16:57:05)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 1717111019414b001114024d43114212411115111e)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181025640 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181025641 2023.10.24 16:57:05)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 2626202229707a312171337c72207323702024202f)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181025705 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181025706 2023.10.24 16:57:05)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 65646865613262736764233f356361636163606267)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181025711 2023.10.24 16:57:05)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 75757474752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181025734 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181025735 2023.10.24 16:57:05)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8485878b85d38392d181c2ded48280828082818386)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181025742 2023.10.24 16:57:05)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 9494959b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181025766 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181025767 2023.10.24 16:57:05)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code a3a3a5f4a9f5ffb4a4a0b6f9f7a5f6a6f5a5a1a5aa)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1698181042915 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181042916 2023.10.24 16:57:22)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a8fca1fff5fff8bdfefabff2f8afacaeadaea9aefd)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181042921 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181042922 2023.10.24 16:57:22)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a8fda8fff6fefebdfefdbff2f8afacaeadafa0aefe)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181042927 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181042928 2023.10.24 16:57:22)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a8fca8ffa1ffafbeacfbeef2f8aeacaeacaeadafaa)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181042954 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181042955 2023.10.24 16:57:22)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code c793c993c590c0d19693819d97c1c3c1c3c1c2c0c5)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181042976 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181042977 2023.10.24 16:57:22)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code e6b3edb5e9b0baf1e0e5f3bcb2e0b3e3b0e0e4e0ef)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181042995 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181042996 2023.10.24 16:57:22)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code f6a3fda6f9a0aae1f1a1e3aca2f0a3f3a0f0f4f0ff)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181043024 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181043025 2023.10.24 16:57:23)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 15411412114212031714534f451311131113101217)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181043028 2023.10.24 16:57:23)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 15401812154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181043043 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181043044 2023.10.24 16:57:23)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 25712a20257222337020637f752321232123202227)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181043047 2023.10.24 16:57:23)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 25702821257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181043070 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181043071 2023.10.24 16:57:23)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 44114e46491218534347511e10421141124246424d)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698181043086 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1698181043087 2023.10.24 16:57:23)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 54015e57590208435357410e00520151025256525d)
	(_ent
		(_time 1698180963554)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 56 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181043090 2023.10.24 16:57:23)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 54015957550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698181240249 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181240250 2023.10.24 17:00:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 782c2b79252f286d2e2a6f22287f7c7e7d7e797e2d)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181240255 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181240256 2023.10.24 17:00:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 782d2279262e2e6d2e2d6f22287f7c7e7d7f707e2e)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181240261 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181240262 2023.10.24 17:00:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 87d3dd8981d0809183d4c1ddd78183818381828085)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181240275 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181240276 2023.10.24 17:00:40)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 97c3c39995c09081c6c3d1cdc79193919391929095)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181240289 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181240290 2023.10.24 17:00:40)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code a7f2f6f0a9f1fbb0a1a4b2fdf3a1f2a2f1a1a5a1ae)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181240304 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181240305 2023.10.24 17:00:40)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code b6e3e7e2b9e0eaa1b1e1a3ece2b0e3b3e0b0b4b0bf)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181240328 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181240329 2023.10.24 17:00:40)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code c6929c93c191c1d0c4c7809c96c0c2c0c2c0c3c1c4)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181240333 2023.10.24 17:00:40)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d6838084d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181240348 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181240349 2023.10.24 17:00:40)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code d6828285d581d1c083d3908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181240352 2023.10.24 17:00:40)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code e5b0b3b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181240365 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181240366 2023.10.24 17:00:40)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code f5a0a4a5f9a3a9e2f2f6e0afa1f3a0f0a3f3f7f3fc)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 59 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181240385 2023.10.24 17:00:40)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 04515302055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698181322546 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181322547 2023.10.24 17:02:02)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f1a1a3a1a5a6a1e4a7a3e6aba1f6f5f7f4f7f0f7a4)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181322552 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181322553 2023.10.24 17:02:02)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f1a0aaa1a6a7a7e4a7a4e6aba1f6f5f7f4f6f9f7a7)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181322558 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181322559 2023.10.24 17:02:02)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 00505c06015707160453465a500604060406050702)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181322572 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181322573 2023.10.24 17:02:02)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 10404216154717064144564a401614161416151712)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181322586 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181322587 2023.10.24 17:02:02)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 2071772429767c372623357a742675257626222629)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181322599 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181322600 2023.10.24 17:02:02)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 2f7e782b7079733828783a757b297a2a79292d2926)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181322617 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181322618 2023.10.24 17:02:02)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 3f6f633a686838293d3e79656f393b393b393a383d)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181322624 2023.10.24 17:02:02)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 3f6e6f3a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181322637 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181322638 2023.10.24 17:02:02)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 4e1e1c4d1e1949581b4b08141e484a484a484b494c)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181322641 2023.10.24 17:02:02)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 4e1f1e4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181322654 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181322655 2023.10.24 17:02:02)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 5e0f095d02080249595d4b040a580b5b08585c5857)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1444          1698181432091 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698181432092 2023.10.24 17:03:52)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code dc8ad78e868a80cbdb89c98688da89d98adadedad5)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
		(1953719636 540091168 1970496850 540701804 544044371 8253)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 65 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181471061 2023.10.24 17:04:31)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 14171113154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698181472388 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181472389 2023.10.24 17:04:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 44464346151314511216531e144340424142454211)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181472394 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181472395 2023.10.24 17:04:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 44474a46161212511211531e1443404241434c4212)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181472400 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181472401 2023.10.24 17:04:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 44464a46411343524017021e144240424042414346)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181472418 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181472419 2023.10.24 17:04:32)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 64666465653363723530223e346260626062616366)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181472432 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181472433 2023.10.24 17:04:32)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 7370767279252f647570662927752676257571757a)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181472446 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181472447 2023.10.24 17:04:32)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 8380868d89d5df9484d496d9d785d686d58581858a)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181472463 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181472464 2023.10.24 17:04:32)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 93919d9c91c494859192d5c9c39597959795969491)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181472471 2023.10.24 17:04:32)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 9390919c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181472486 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181472487 2023.10.24 17:04:32)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code a2a0a2f4a5f5a5b4f7a7e4f8f2a4a6a4a6a4a7a5a0)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181472490 2023.10.24 17:04:32)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code b2b1b0e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181472508 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181472509 2023.10.24 17:04:32)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code c1c2c494c9979dd6c6c2d49b95c794c497c7c3c7c8)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 65 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181490726 2023.10.24 17:04:50)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code ece3bcbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1303          1698181498287 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698181498288 2023.10.24 17:04:58)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 7721267679212b607024622d23712272217175717e)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
		(1936287828 544434464 1702109281 29811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 65 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181498295 2023.10.24 17:04:58)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 77212176752120607376652d2371227174717f7221)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698181525474 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181525475 2023.10.24 17:05:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code aaadaefdaefdfabffcf8bdf0faadaeacafacabacff)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181525480 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181525481 2023.10.24 17:05:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code aaaca7fdadfcfcbffcffbdf0faadaeacafada2acfc)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181525486 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181525487 2023.10.24 17:05:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code aaada7fdfafdadbcaef9ecf0faacaeacaeacafada8)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181525499 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181525500 2023.10.24 17:05:25)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code babdb9efeeedbdacebeefce0eabcbebcbebcbfbdb8)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181525514 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181525515 2023.10.24 17:05:25)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code c9cfcf9cc99f95decfcadc939dcf9ccc9fcfcbcfc0)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181525527 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181525528 2023.10.24 17:05:25)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code d9dfdf8bd98f85cede8ecc838ddf8cdc8fdfdbdfd0)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181525545 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181525546 2023.10.24 17:05:25)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code e9eee4bae1beeeffebe8afb3b9efedefedefeceeeb)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181525551 2023.10.24 17:05:25)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code f8fef9a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181525564 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181525565 2023.10.24 17:05:25)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f8fffba9f5afffeeadfdbea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181525568 2023.10.24 17:05:25)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f8fef9a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181525580 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181525581 2023.10.24 17:05:25)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 080e0d0e095e541f0f0b1d525c0e5d0d5e0e0a0e01)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 66 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181525606 2023.10.24 17:05:25)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 27212523257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698181528316 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181528317 2023.10.24 17:05:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b6b2b7e2e5e1e6a3e0e4a1ece6b1b2b0b3b0b7b0e3)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181528322 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181528323 2023.10.24 17:05:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c6c3ce93969090d39093d19c96c1c2c0c3c1cec090)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181528328 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181528329 2023.10.24 17:05:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c6c2ce93c191c1d0c295809c96c0c2c0c2c0c3c1c4)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181528341 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181528342 2023.10.24 17:05:28)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code d6d2d085d581d1c08782908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181528354 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181528355 2023.10.24 17:05:28)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code e5e0e6b6e9b3b9f2e3e6f0bfb1e3b0e0b3e3e7e3ec)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181528369 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181528370 2023.10.24 17:05:28)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code f5f0f6a5f9a3a9e2f2a2e0afa1f3a0f0a3f3f7f3fc)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181528387 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181528388 2023.10.24 17:05:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 04000d02015303120605425e540200020002010306)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181528391 2023.10.24 17:05:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 04010102055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181528403 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181528404 2023.10.24 17:05:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 14101312154313024111524e441210121012111316)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181528407 2023.10.24 17:05:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 14111113154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181528425 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181528426 2023.10.24 17:05:28)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 24212620297278332327317e70227121722226222d)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 66 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181528442 2023.10.24 17:05:28)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4346464145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1306          1698181716311 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698181716312 2023.10.24 17:08:36)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 1647431119404a011117034c42104313401014101f)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(0)))))
			(stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 58 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181716320 2023.10.24 17:08:36)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 26777422257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 1529          1698181722798 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181722799 2023.10.24 17:08:42)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 6b6d606b303d377c6d687e313f6d3e6e3d6d696d62)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 605           1698181767350 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181767351 2023.10.24 17:09:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 7d287a7c7c2a2d682b2f6a272d7a797b787b7c7b28)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181767356 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181767357 2023.10.24 17:09:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 7d29737c7f2b2b682b286a272d7a797b787a757b2b)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181767362 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181767363 2023.10.24 17:09:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 7d28737c282a7a6b792e3b272d7b797b797b787a7f)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181767377 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181767378 2023.10.24 17:09:27)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 8dd88d82dcda8a9bdcd9cbd7dd8b898b898b888a8f)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181767393 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181767394 2023.10.24 17:09:27)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 9cc89993c6cac08b9a9f89c6c89ac999ca9a9e9a95)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181767408 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181767409 2023.10.24 17:09:27)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code acf8a9fbf6faf0bbabfbb9f6f8aaf9a9faaaaeaaa5)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181767426 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181767427 2023.10.24 17:09:27)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code cb9ec59e989cccddc9ca8d919bcdcfcdcfcdceccc9)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181767433 2023.10.24 17:09:27)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code cb9fc99e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181767447 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181767448 2023.10.24 17:09:27)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code db8edb888c8cdccd8ede9d818bdddfdddfdddedcd9)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181767451 2023.10.24 17:09:27)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code db8fd9898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181767465 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181767466 2023.10.24 17:09:27)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code ebbfeeb8b0bdb7fcece8feb1bfedbeeebdede9ede2)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181795156 2023.10.24 17:09:55)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 1216151515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1254          1698181802101 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698181802102 2023.10.24 17:10:02)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3b386d3e606d672c3c3b2e616f3d6e3e6d3d393d32)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181802110 2023.10.24 17:10:02)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3b386a3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182441821 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182441822 2023.10.24 17:20:41)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 222522267575723774703578722526242724232477)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182441828 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182441829 2023.10.24 17:20:41)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 22242b2676747437747735787225262427252a2474)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182441834 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182441835 2023.10.24 17:20:41)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 22252b262175253426716478722426242624272520)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182441850 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182441851 2023.10.24 17:20:41)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 41464642451646571015071b114745474547444643)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698182441862 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698182441863 2023.10.24 17:20:41)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 4147434349171d564742541b154714441747434748)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698182441875 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182441876 2023.10.24 17:20:41)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 5157535259070d465606440b055704540757535758)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182441898 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182441899 2023.10.24 17:20:41)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 70777971712777667271362a207674767476757772)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182441903 2023.10.24 17:20:41)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 70767571752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182441921 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182441922 2023.10.24 17:20:41)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8087878f85d78796d585c6dad08684868486858782)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182441925 2023.10.24 17:20:41)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8086858e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182441940 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182441941 2023.10.24 17:20:41)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 8f898d81d0d9d398888c9ad5db89da8ad9898d8986)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1372          1698182441954 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182441955 2023.10.24 17:20:41)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 9f999d90c0c9c38898908ac5cb99ca9ac9999d9996)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp 2 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 60 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182441962 2023.10.24 17:20:41)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code afa9aaf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182469784 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182469785 2023.10.24 17:21:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 535207500504034605014409035457555655525506)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182469790 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182469791 2023.10.24 17:21:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 63633e6336353576353674393364676566646b6535)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182469798 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182469799 2023.10.24 17:21:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 63623e636134647567302539336567656765666461)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182469824 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182469825 2023.10.24 17:21:09)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 8283d18d85d58594d3d6c4d8d28486848684878580)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698182469838 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698182469839 2023.10.24 17:21:09)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 9292c49d99c4ce85949187c8c694c797c49490949b)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698182469852 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182469853 2023.10.24 17:21:09)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code a1a1f7f6a9f7fdb6a6f6b4fbf5a7f4a4f7a7a3a7a8)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182469870 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182469871 2023.10.24 17:21:09)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b1b0ece5b1e6b6a7b3b0f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182469876 2023.10.24 17:21:09)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b1b1e0e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182469890 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182469891 2023.10.24 17:21:09)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c0c19394c597c7d695c5869a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182469894 2023.10.24 17:21:09)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c0c09195c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182469905 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182469906 2023.10.24 17:21:09)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code d0d08682d9868cc7d7d3c58a84d685d586d6d2d6d9)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 59 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182469927 2023.10.24 17:21:09)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code efefbebcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182505633 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182505634 2023.10.24 17:21:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 66603666353136733034713c366162606360676033)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182505639 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182505640 2023.10.24 17:21:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 66613f66363030733033713c3661626063616e6030)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182505645 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182505646 2023.10.24 17:21:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 66603f66613161706235203c366062606260636164)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182505655 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182505656 2023.10.24 17:21:45)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 76702176752171602722302c267072707270737174)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698182505673 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698182505674 2023.10.24 17:21:45)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 8681d48889d0da91808593dcd280d383d08084808f)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698182505688 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182505689 2023.10.24 17:21:45)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 9592c79a99c3c98292c280cfc193c090c39397939c)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182505705 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182505706 2023.10.24 17:21:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code a5a3fcf2a1f2a2b3a7a4e3fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182505710 2023.10.24 17:21:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b5b2e0e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182505724 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182505725 2023.10.24 17:21:45)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c4c29390c593c3d291c1829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182505728 2023.10.24 17:21:45)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c4c39191c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182505739 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182505740 2023.10.24 17:21:45)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code d4d38686d98288c3d3d7c18e80d281d182d2d6d2dd)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1254          1698182505753 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182505754 2023.10.24 17:21:45)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code d4d38686d98288c3d3d4c18e80d281d182d2d6d2dd)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182505757 2023.10.24 17:21:45)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e3e4b6b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182558357 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182558358 2023.10.24 17:22:38)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 55075c56050205400307420f055251535053545300)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182558363 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182558364 2023.10.24 17:22:38)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 55065556060303400300420f0552515350525d5303)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182558369 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182558370 2023.10.24 17:22:38)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 55075556510252435106130f055351535153505257)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182558395 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182558396 2023.10.24 17:22:38)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 84d68a8b85d38392d5d0c2ded48280828082818386)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698182558411 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698182558412 2023.10.24 17:22:38)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 94c79f9b99c2c883929781cec092c191c29296929d)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698182558425 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182558426 2023.10.24 17:22:38)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 94c79f9b99c2c88393c381cec092c191c29296929d)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182558443 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182558444 2023.10.24 17:22:38)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b3e1b3e7b1e4b4a5b1b2f5e9e3b5b7b5b7b5b6b4b1)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182558448 2023.10.24 17:22:38)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b3e0bfe7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182558462 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182558463 2023.10.24 17:22:38)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c391cd97c594c4d596c6859993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182558466 2023.10.24 17:22:38)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c390cf96c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182558478 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182558479 2023.10.24 17:22:38)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code d281d980d9848ec5d5d1c78886d487d784d4d0d4db)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182558498 2023.10.24 17:22:38)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e2b1eeb1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182587579 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182587580 2023.10.24 17:23:07)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 787a2879252f286d2e2a6f22287f7c7e7d7e797e2d)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182587585 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182587586 2023.10.24 17:23:07)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 787b2179262e2e6d2e2d6f22287f7c7e7d7f707e2e)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182587591 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182587592 2023.10.24 17:23:07)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 888ad18681df8f9e8cdbced2d88e8c8e8c8e8d8f8a)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182587604 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182587605 2023.10.24 17:23:07)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9795c09995c09081c6c3d1cdc79193919391929095)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698182587622 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698182587623 2023.10.24 17:23:07)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code a7a4f5f0a9f1fbb0a1a4b2fdf3a1f2a2f1a1a5a1ae)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698182587648 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182587649 2023.10.24 17:23:07)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code c6c59493c9909ad1c191d39c92c093c390c0c4c0cf)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182587728 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182587729 2023.10.24 17:23:07)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 14164e13114313021615524e441210121012111316)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182587736 2023.10.24 17:23:07)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 14174213154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182587766 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182587767 2023.10.24 17:23:07)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 333167373564342566367569633537353735363431)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182587774 2023.10.24 17:23:07)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 4340154145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182587799 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182587800 2023.10.24 17:23:07)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 5350025059050f445450460907550656055551555a)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182587836 2023.10.24 17:23:07)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8281d48c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182674643 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182674644 2023.10.24 17:24:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8e81da808ed9de9bd8dc99d4de898a888b888f88db)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182674649 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182674650 2023.10.24 17:24:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 9e90c3919dc8c88bc8cb89c4ce999a989b999698c8)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182674655 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182674656 2023.10.24 17:24:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 9e91c391cac999889acdd8c4ce989a989a989b999c)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182674666 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182674667 2023.10.24 17:24:34)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code aea1fdf8fef9a9b8fffae8f4fea8aaa8aaa8aba9ac)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2145          1698182674683 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182674684 2023.10.24 17:24:34)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code bdb3ebe9e0ebe1aabbe8a8e7e9bbe8b8ebbbbfbbb4)
	(_ent
		(_time 1698182674681)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698182674761 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182674762 2023.10.24 17:24:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0b04550d585c0c1d090a4d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182674768 2023.10.24 17:24:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0b05590d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182674790 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182674791 2023.10.24 17:24:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b247b2e7c7c2c3d7e2e6d717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182674797 2023.10.24 17:24:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b25792f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182674822 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182674823 2023.10.24 17:24:34)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 4a441f48121c165d4d495f101e4c1f4f1c4c484c43)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698182674846 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182674847 2023.10.24 17:24:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 5a540f59020c064d5d5a4f000e5c0f5f0c5c585c53)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182674852 2023.10.24 17:24:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 69673b69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182689076 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182689077 2023.10.24 17:24:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f4a6f3a4a5a3a4e1a2a6e3aea4f3f0f2f1f2f5f2a1)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182689083 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182689084 2023.10.24 17:24:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 04570b02565252115251135e5403000201030c0252)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182689089 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182689090 2023.10.24 17:24:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 04560b02015303120057425e540200020002010306)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182689106 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182689107 2023.10.24 17:24:49)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 134112151544140542475549431517151715161411)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2145          1698182689120 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182689121 2023.10.24 17:24:49)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 2370272729757f342576367977257626752521252a)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698182689147 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182689148 2023.10.24 17:24:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 42104d404115455440430418124446444644474540)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182689154 2023.10.24 17:24:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 4211414045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182689168 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182689169 2023.10.24 17:24:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 520053505505554407571408025456545654575550)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182689176 2023.10.24 17:24:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 61326261653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182689200 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182689201 2023.10.24 17:24:49)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 7122757079272d667672642b257724742777737778)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698182689222 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182689223 2023.10.24 17:24:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 81d2858f89d7dd96868194dbd587d484d787838788)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182689229 2023.10.24 17:24:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 90c3939f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182709964 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182709965 2023.10.24 17:25:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8f8b86818cd8df9ad9dd98d5df888b898a898e89da)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182709970 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182709971 2023.10.24 17:25:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8f8a8f818fd9d99ad9da98d5df888b898a888789d9)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182709976 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182709977 2023.10.24 17:25:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8f8b8f81d8d888998bdcc9d5df898b898b898a888d)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182709988 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182709989 2023.10.24 17:25:09)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9e9a9090cec99988cfcad8c4ce989a989a989b999c)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2145          1698182710007 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182710008 2023.10.24 17:25:10)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code bdb8b6e9e0ebe1aabbe8a8e7e9bbe8b8ebbbbfbbb4)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698182710036 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182710037 2023.10.24 17:25:10)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code ddd9dd8f888adacbdfdc9b878ddbd9dbd9dbd8dadf)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182710044 2023.10.24 17:25:10)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code ddd8d18f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182710058 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182710059 2023.10.24 17:25:10)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code ece8e2bebabbebfab9e9aab6bceae8eae8eae9ebee)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182710062 2023.10.24 17:25:10)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code ece9e0bfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182710075 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182710076 2023.10.24 17:25:10)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code fcf9f7aca6aaa0ebfbffe9a6a8faa9f9aafafefaf5)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698182710095 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182710096 2023.10.24 17:25:10)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 0c09060a565a501b0b0c1956580a59095a0a0e0a05)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182710099 2023.10.24 17:25:10)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 1b1e161c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182715709 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182715710 2023.10.24 17:25:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 05005203555255105357125f550201030003040350)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182715715 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182715716 2023.10.24 17:25:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 05015b03565353105350125f5502010300020d0353)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182715721 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182715722 2023.10.24 17:25:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 05005b03015202130156435f550301030103000207)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182715739 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182715740 2023.10.24 17:25:15)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 24217421257323327570627e742220222022212326)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2145          1698182715755 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182715756 2023.10.24 17:25:15)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 3337663639656f243566266967356636653531353a)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1779          1698182715769 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182715770 2023.10.24 17:25:15)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 3337663639656f243464266967356636653531353a)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182715792 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182715793 2023.10.24 17:25:15)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 53560d505104544551521509035557555755565451)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182715796 2023.10.24 17:25:15)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5357015055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182715809 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182715810 2023.10.24 17:25:15)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 626732636535657437672438326466646664676560)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182715813 2023.10.24 17:25:15)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6266306265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182715826 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182715827 2023.10.24 17:25:15)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 7276277379242e657571672826742777247470747b)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698182715841 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182715842 2023.10.24 17:25:15)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8286d78c89d4de95858297d8d684d787d48480848b)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182715845 2023.10.24 17:25:15)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8286d08c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2145          1698182732100 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182732101 2023.10.24 17:25:32)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 0b0b5e0d505d571c0d5e1e515f0d5e0e5d0d090d02)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 605           1698182805183 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182805184 2023.10.24 17:26:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 818ed38fd5d6d194d7d396dbd186858784878087d4)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182805189 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182805190 2023.10.24 17:26:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 818fda8fd6d7d794d7d496dbd186858784868987d7)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182805195 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182805196 2023.10.24 17:26:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 818eda8f81d6869785d2c7dbd18785878587848683)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182805208 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182805209 2023.10.24 17:26:45)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code a1aef4f7a5f6a6b7f0f5e7fbf1a7a5a7a5a7a4a6a3)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2145          1698182805223 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182805224 2023.10.24 17:26:45)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code a1aff1f6a9f7fdb6a7f4b4fbf5a7f4a4f7a7a3a7a8)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1779          1698182805240 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182805241 2023.10.24 17:26:45)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code c0ce9095c9969cd7c797d59a94c695c596c6c2c6c9)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182805300 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182805301 2023.10.24 17:26:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code fef1a5aeaaa9f9e8fcffb8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182805307 2023.10.24 17:26:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code fef0a9aeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182805332 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182805333 2023.10.24 17:26:45)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1e114c184e4919084b1b58444e181a181a181b191c)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182805340 2023.10.24 17:26:45)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1e104e194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182805368 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182805369 2023.10.24 17:26:45)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 3d336a38606b612a3a3e2867693b68386b3b3f3b34)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1316          1698182805393 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182805394 2023.10.24 17:26:45)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4c421b4e161a105b4b4c5916184a19491a4a4e4a45)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182805403 2023.10.24 17:26:45)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 5c520c5f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698183388386 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698183388387 2023.10.24 17:36:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a4aaa7f3f5f3f4b1f2f6b3fef4a3a0a2a1a2a5a2f1)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698183388392 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698183388393 2023.10.24 17:36:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a4abaef3f6f2f2b1f2f1b3fef4a3a0a2a1a3aca2f2)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698183388398 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698183388399 2023.10.24 17:36:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a4aaaef3a1f3a3b2a0f7e2fef4a2a0a2a0a2a1a3a6)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698183388421 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698183388422 2023.10.24 17:36:28)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code c4cac090c593c3d29590829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698183388439 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698183388440 2023.10.24 17:36:28)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code d3dcd281d9858fc4d584c68987d586d685d5d1d5da)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1779          1698183388467 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698183388468 2023.10.24 17:36:28)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code f3fcf2a3f9a5afe4f4a4e6a9a7f5a6f6a5f5f1f5fa)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698183388491 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698183388492 2023.10.24 17:36:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 121c19151145150410135448421416141614171510)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698183388495 2023.10.24 17:36:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 121d151515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698183388509 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698183388510 2023.10.24 17:36:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 212f2424257626377424677b712725272527242623)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698183388513 2023.10.24 17:36:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 212e2625257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698183388533 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698183388534 2023.10.24 17:36:28)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 313e313439676d263632246b653764346737333738)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698183388547 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698183388548 2023.10.24 17:36:28)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 414e414349171d564712541b154714441747434748)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698183388555 2023.10.24 17:36:28)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 505f5753550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698183392015 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698183392016 2023.10.24 17:36:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code cdc2cc98cc9a9dd89b9fda979dcac9cbc8cbcccb98)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698183392021 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698183392022 2023.10.24 17:36:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code cdc3c598cf9b9bd89b98da979dcac9cbc8cac5cb9b)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698183392027 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698183392028 2023.10.24 17:36:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code ddd2d58f888adacbd98e9b878ddbd9dbd9dbd8dadf)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698183392040 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698183392041 2023.10.24 17:36:32)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code ede2ebbfbcbaeafbbcb9abb7bdebe9ebe9ebe8eaef)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698183392060 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698183392061 2023.10.24 17:36:32)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code fcf2ffaca6aaa0ebfaabe9a6a8faa9f9aafafefaf5)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1779          1698183392073 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698183392074 2023.10.24 17:36:32)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 0c020e0a565a501b0b5b1956580a59095a0a0e0a05)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698183392098 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698183392099 2023.10.24 17:36:32)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b24222f787c2c3d292a6d717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698183392102 2023.10.24 17:36:32)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b252e2f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698183392117 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698183392118 2023.10.24 17:36:32)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 3b343c3f6c6c3c2d6e3e7d616b3d3f3d3f3d3e3c39)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698183392121 2023.10.24 17:36:32)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 3b353e3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698183392133 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698183392134 2023.10.24 17:36:32)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 4a444848121c165d4d495f101e4c1f4f1c4c484c43)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698183392151 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698183392152 2023.10.24 17:36:32)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 5a545859020c064d5c094f000e5c0f5f0c5c585c53)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698183392159 2023.10.24 17:36:32)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 5a545f590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698189071210 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698189071211 2023.10.24 19:11:11)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 31343934656661246763266b613635373437303764)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698189071220 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698189071221 2023.10.24 19:11:11)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 31353034666767246764266b613635373436393767)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698189071232 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698189071233 2023.10.24 19:11:11)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 40454142411747564413061a104644464446454742)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698189071276 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698189071277 2023.10.24 19:11:11)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 6f6a606e3c3868793e3b29353f696b696b696a686d)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698189071299 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698189071300 2023.10.24 19:11:11)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 7f7b757e2029236879286a252b792a7a29797d7976)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698189071383 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698189071384 2023.10.24 19:11:11)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code dcd9dd8e8e8bdbcadedd9a868cdad8dad8dad9dbde)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698189071391 2023.10.24 19:11:11)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code dcd8d18e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698189071423 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698189071424 2023.10.24 19:11:11)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code fcf9f3adaaabfbeaa9f9baa6acfaf8faf8faf9fbfe)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698189071432 2023.10.24 19:11:11)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 0b0f5e0d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1233          1698189071488 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698189071489 2023.10.24 19:11:11)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3a3e683f626c662d3c692f606e3c6f3f6c3c383c33)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698189071498 2023.10.24 19:11:11)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4a4e1f481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 1830          1698189780858 structural
(_unit VHDL(sixteen_bit_subtractor 0 6(structural 0 14))
	(_version ve8)
	(_time 1698189780859 2023.10.24 19:23:00)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 393e6e3c396f652e3f6a2c636d3f6c3c6f3f3b3f30)
	(_ent
		(_time 1698189780856)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 22(_ent (_in))))
				(_port(_int Sum 2 0 23(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 31(_for 3 )
		(_object
			(_cnst(_int i 3 0 31(_arch)))
			(_prcs
				(line__32(_arch 0 0 32(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 36(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_out))))
		(_port(_int Borrow -1 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 16(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 17(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 31(_scalar (_to i 0 i 15))))
		(_prcs
			(line__43(_arch 1 0 43(_assignment(_trgt(3))(_sens(6(15))))))
			(line__46(_arch 2 0 46(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 1830          1698189990294 structural
(_unit VHDL(sixteen_bit_subtractor 0 6(structural 0 14))
	(_version ve8)
	(_time 1698189990295 2023.10.24 19:26:30)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 5753025459010b405104420d03510252015155515e)
	(_ent
		(_time 1698189990292)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 22(_ent (_in))))
				(_port(_int Sum 2 0 23(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 31(_for 3 )
		(_object
			(_cnst(_int i 3 0 31(_arch)))
			(_prcs
				(line__32(_arch 0 0 32(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 36(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_out))))
		(_port(_int Borrow -1 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 16(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 17(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 31(_scalar (_to i 0 i 15))))
		(_prcs
			(line__43(_arch 1 0 43(_assignment(_trgt(3))(_sens(6(15))))))
			(line__46(_arch 2 0 46(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 1921          1698190122845 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190122846 2023.10.24 19:28:42)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 1a191c1d424c460d1d1b0f404e1c4f1f4c1c181c13)
	(_ent
		(_time 1698190122843)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_object
			(_cnst(_int i 3 0 60(_arch)))
			(_prcs
				(line__61(_arch 0 0 61(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 65(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__72(_arch 1 0 72(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
			(line__73(_arch 2 0 73(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 2115          1698190144848 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190144849 2023.10.24 19:29:04)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 1917481e194f450e1e4e0c434d1f4c1c4f1f1b1f10)
	(_ent
		(_time 1698190122842)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 2115          1698190162859 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190162860 2023.10.24 19:29:22)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 693b6b69693f357e6e3e7c333d6f3c6c3f6f6b6f60)
	(_ent
		(_time 1698190122842)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 605           1698190274756 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190274757 2023.10.24 19:31:14)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8b848c858cdcdb9eddd99cd1db8c8f8d8e8d8a8dde)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190274764 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190274765 2023.10.24 19:31:14)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8b8585858fdddd9eddde9cd1db8c8f8d8e8c838ddd)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190274770 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190274771 2023.10.24 19:31:14)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8b848585d8dc8c9d8fd8cdd1db8d8f8d8f8d8e8c89)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190274796 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190274797 2023.10.24 19:31:14)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code aba4abfdfcfcacbdfaffedf1fbadafadafadaeaca9)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190274811 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190274812 2023.10.24 19:31:14)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code bab4bfeee2ece6adbcedafe0eebcefbfecbcb8bcb3)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2115          1698190274837 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190274838 2023.10.24 19:31:14)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code dad4df88828c86cddd8dcf808edc8fdf8cdcd8dcd3)
	(_ent
		(_time 1698190122842)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698190274906 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190274907 2023.10.24 19:31:14)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1817171f114f1f0e1a195e42481e1c1e1c1e1d1f1a)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190274913 2023.10.24 19:31:14)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 28262b2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190274940 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190274941 2023.10.24 19:31:14)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 37383633356030216232716d673133313331323035)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190274947 2023.10.24 19:31:14)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 47494445451110504346551d1341124144414f4211)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1233          1698190275004 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190275005 2023.10.24 19:31:15)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 858b818b89d3d99283d690dfd183d080d38387838c)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190275011 2023.10.24 19:31:15)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 858b868b85d3d292818497dfd183d08386838d80d3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190309620 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190309621 2023.10.24 19:31:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b7b0e3e3e5e0e7a2e1e5a0ede7b0b3b1b2b1b6b1e2)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190309632 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190309633 2023.10.24 19:31:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c6c09b93969090d39093d19c96c1c2c0c3c1cec090)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190309638 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190309639 2023.10.24 19:31:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c6c19b93c191c1d0c295809c96c0c2c0c2c0c3c1c4)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190309655 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190309656 2023.10.24 19:31:49)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code d6d18585d581d1c08782908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190309674 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190309675 2023.10.24 19:31:49)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code e6e0b0b5e9b0baf1e0b1f3bcb2e0b3e3b0e0e4e0ef)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2115          1698190309689 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190309690 2023.10.24 19:31:49)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code f5f3a3a5f9a3a9e2f2a2e0afa1f3a0f0a3f3f7f3fc)
	(_ent
		(_time 1698190122842)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698190309708 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190309709 2023.10.24 19:31:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 15124b12114212031714534f451311131113101217)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190309712 2023.10.24 19:31:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 15134712154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190309723 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190309724 2023.10.24 19:31:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 24237421257323327121627e742220222022212326)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190309727 2023.10.24 19:31:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 24227620257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190309743 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190309744 2023.10.24 19:31:49)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 34326131396268233266216e60326131623236323d)
	(_ent
		(_time 1698190309741)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190309777 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190309778 2023.10.24 19:31:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 5355065059050f445500460907550656055551555a)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190309784 2023.10.24 19:31:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 6365316365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190323975 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190323976 2023.10.24 19:32:03)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code cecdc99bce999edb989cd9949ec9cac8cbc8cfc89b)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190323981 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190323982 2023.10.24 19:32:03)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code ceccc09bcd9898db989bd9949ec9cac8cbc9c6c898)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190323987 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190323988 2023.10.24 19:32:03)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code cecdc09b9a99c9d8ca9d88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190324005 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190324006 2023.10.24 19:32:04)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code edeeedbfbcbaeafbbcb9abb7bdebe9ebe9ebe8eaef)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190324020 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190324021 2023.10.24 19:32:04)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code edefe8beb0bbb1faebbaf8b7b9ebb8e8bbebefebe4)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2115          1698190324038 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190324039 2023.10.24 19:32:04)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 0d0f090b505b511a0a5a1857590b58085b0b0f0b04)
	(_ent
		(_time 1698190122842)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698190324056 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190324057 2023.10.24 19:32:04)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1c1f131b4e4b1b0a1e1d5a464c1a181a181a191b1e)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190324060 2023.10.24 19:32:04)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1c1e1f1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190324071 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190324072 2023.10.24 19:32:04)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2c2f2d297a7b2b3a79296a767c2a282a282a292b2e)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190324075 2023.10.24 19:32:04)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2c2e2f287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190324088 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190324089 2023.10.24 19:32:04)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 3c3e3839666a602b3a6e2966683a69396a3a3e3a35)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190324103 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190324104 2023.10.24 19:32:04)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4b494f49101d175c4d185e111f4d1e4e1d4d494d42)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190324107 2023.10.24 19:32:04)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4b4948491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190350962 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190350963 2023.10.24 19:32:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 37623632656067226165206d673033313231363162)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190350968 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190350969 2023.10.24 19:32:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 37633f32666161226162206d6730333132303f3161)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190350974 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190350975 2023.10.24 19:32:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 46134e44411141504215001c164042404240434144)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190350997 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190350998 2023.10.24 19:32:30)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 56035054550151400702100c065052505250535154)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190351013 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190351014 2023.10.24 19:32:31)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 65316665693339726332703f31633060336367636c)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2115          1698190351030 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190351031 2023.10.24 19:32:31)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 75217674792329627222602f21732070237377737c)
	(_ent
		(_time 1698190122842)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698190351049 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190351050 2023.10.24 19:32:31)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 85d08d8b81d282938784c3dfd58381838183808287)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190351053 2023.10.24 19:32:31)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 94c0909b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190351065 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190351066 2023.10.24 19:32:31)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 94c1929a95c39382c191d2cec49290929092919396)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190351069 2023.10.24 19:32:31)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code a4f0a0f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190351083 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190351084 2023.10.24 19:32:31)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code b4e0b7e0b9e2e8a3b2e6a1eee0b2e1b1e2b2b6b2bd)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190351099 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190351100 2023.10.24 19:32:31)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code c397c096c9959fd4c590d69997c596c695c5c1c5ca)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190351103 2023.10.24 19:32:31)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code c397c796c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2115          1698190407776 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190407777 2023.10.24 19:33:27)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 232d752729757f342474367977257626752521252a)
	(_ent
		(_time 1698190122842)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000049 55 599           1698190534697 behavior
(_unit VHDL(xor_gate 0 24(behavior 0 31))
	(_version ve8)
	(_time 1698190534698 2023.10.24 19:35:34)
	(_source(\../src/xor_gate.vhd\))
	(_parameters tan)
	(_code ede2b1beefbbbbf8bbbffab7bdeae9ebe8eae5ebbb)
	(_ent
		(_time 1698190534693)
	)
	(_object
		(_port(_int a -1 0 26(_ent(_in))))
		(_port(_int b -1 0 26(_ent(_in))))
		(_port(_int y -1 0 27(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 605           1698190537271 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190537272 2023.10.24 19:35:37)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fff0f9affca8afeaa9ade8a5aff8fbf9faf9fef9aa)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190537277 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190537278 2023.10.24 19:35:37)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fff1f0afffa9a9eaa9aae8a5aff8fbf9faf8f7f9a9)
	(_ent
		(_time 1698190537275)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190537286 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190537287 2023.10.24 19:35:37)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 0f000f09585808190b5c49555f090b090b090a080d)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190537307 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190537308 2023.10.24 19:35:37)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 1e1110184e4919084f4a58444e181a181a181b191c)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190537322 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190537323 2023.10.24 19:35:37)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 2e20252a7278723928793b747a287b2b78282c2827)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2115          1698190537338 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190537339 2023.10.24 19:35:37)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 3e30353b6268622939692b646a386b3b68383c3837)
	(_ent
		(_time 1698190122842)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000049 55 599           1698190537372 behavior
(_unit VHDL(xor_gate 0 24(behavior 0 31))
	(_version ve8)
	(_time 1698190537373 2023.10.24 19:35:37)
	(_source(\../src/xor_gate.vhd\))
	(_parameters tan)
	(_code 5d535d5e5f0b0b480b0f4a070d5a595b585a555b0b)
	(_ent
		(_time 1698190537360)
	)
	(_object
		(_port(_int a -1 0 26(_ent(_in))))
		(_port(_int b -1 0 26(_ent(_in))))
		(_port(_int y -1 0 27(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000056 55 1095          1698190537402 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190537403 2023.10.24 19:35:37)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 7c737c7d2e2b7b6a7e7d3a262c7a787a787a797b7e)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190537410 2023.10.24 19:35:37)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 8c828082dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190537440 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190537441 2023.10.24 19:35:37)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 9b949595cccc9c8dce9eddc1cb9d9f9d9f9d9e9c99)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190537450 2023.10.24 19:35:37)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code aba5a7fcfcfdfcbcafaab9f1ffadfeada8ada3aefd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190537480 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190537481 2023.10.24 19:35:37)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code cac4c19f929c96ddcc98df909ecc9fcf9cccc8ccc3)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190537515 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190537516 2023.10.24 19:35:37)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e9e7e2bae9bfb5feefbafcb3bdefbcecbfefebefe0)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190537522 2023.10.24 19:35:37)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code f9f7f5a9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190586122 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190586123 2023.10.24 19:36:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code cbc8cc9ecc9c9bde9d99dc919bcccfcdcecdcacd9e)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190586128 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190586129 2023.10.24 19:36:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code cbc9c59ecf9d9dde9d9edc919bcccfcdceccc3cd9d)
	(_ent
		(_time 1698190586126)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190586134 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190586135 2023.10.24 19:36:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dad9d4888a8dddccde899c808adcdedcdedcdfddd8)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190586150 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190586151 2023.10.24 19:36:26)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code eae9eab8bebdedfcbbbeacb0baeceeeceeecefede8)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190586169 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190586170 2023.10.24 19:36:26)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code faf8ffaaa2aca6edfcadefa0aefcafffacfcf8fcf3)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000049 55 599           1698190586255 behavior
(_unit VHDL(xor_gate 0 24(behavior 0 31))
	(_version ve8)
	(_time 1698190586256 2023.10.24 19:36:26)
	(_source(\../src/xor_gate.vhd\))
	(_parameters tan)
	(_code 57555854060101420105400d0750535152505f5101)
	(_ent
		(_time 1698190586242)
	)
	(_object
		(_port(_int a -1 0 26(_ent(_in))))
		(_port(_int b -1 0 26(_ent(_in))))
		(_port(_int y -1 0 27(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000056 55 1095          1698190586285 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190586286 2023.10.24 19:36:26)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 77747876712070617576312d277173717371727075)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190586293 2023.10.24 19:36:26)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 77757476752120607376652d2371227174717f7221)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190586318 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190586319 2023.10.24 19:36:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 9695979895c19180c393d0ccc69092909290939194)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190586325 2023.10.24 19:36:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 9694959995c0c181929784ccc290c39095909e93c0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190586354 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190586355 2023.10.24 19:36:26)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code b5b7b1e1b9e3e9a2b3e7a0efe1b3e0b0e3b3b7b3bc)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190586383 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190586384 2023.10.24 19:36:26)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code d4d6d086d98288c3d287c18e80d281d182d2d6d2dd)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190586390 2023.10.24 19:36:26)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code d4d6d786d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190641282 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190641283 2023.10.24 19:37:21)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 3f3b6b3a3c686f2a696d28656f383b393a393e396a)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190641288 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190641289 2023.10.24 19:37:21)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 3f3a623a3f69692a696a28656f383b393a38373969)
	(_ent
		(_time 1698190641286)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190641294 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190641295 2023.10.24 19:37:21)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 4f4b124d181848594b1c09151f494b494b494a484d)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190641325 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190641326 2023.10.24 19:37:21)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 6e6a3d6f3e3969783f3a28343e686a686a686b696c)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190641342 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190641343 2023.10.24 19:37:21)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 7e7b287f2228226978296b242a782b7b28787c7877)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698190641421 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190641422 2023.10.24 19:37:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code ccc891999e9bcbdacecd8a969ccac8cac8cac9cbce)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190641429 2023.10.24 19:37:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code dbde8a898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190641463 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190641464 2023.10.24 19:37:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code fbffa8aaacacfcedaefebda1abfdfffdfffdfefcf9)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190641471 2023.10.24 19:37:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code fbfeaaabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1233          1698190641523 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190641524 2023.10.24 19:37:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 393c6c3c396f652e3f6a2c636d3f6c3c6f3f3b3f30)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190641531 2023.10.24 19:37:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 393c6b3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190655708 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190655709 2023.10.24 19:37:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a5a5a2f2f5f2f5b0f3f7b2fff5a2a1a3a0a3a4a3f0)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190655714 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190655715 2023.10.24 19:37:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a5a4abf2f6f3f3b0f3f0b2fff5a2a1a3a0a2ada3f3)
	(_ent
		(_time 1698190641285)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190655720 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190655721 2023.10.24 19:37:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a5a5abf2a1f2a2b3a1f6e3fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190655747 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190655748 2023.10.24 19:37:35)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code c4c4c490c593c3d29590829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190655762 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190655763 2023.10.24 19:37:35)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code d3d2d681d9858fc4d584c68987d586d685d5d1d5da)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2115          1698190655778 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190655779 2023.10.24 19:37:35)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code e3e2e6b0e9b5bff4e4b4f6b9b7e5b6e6b5e5e1e5ea)
	(_ent
		(_time 1698190655776)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698190655803 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190655804 2023.10.24 19:37:35)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 02020d040155051400034458520406040604070500)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190655807 2023.10.24 19:37:35)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0203010405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190655826 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190655827 2023.10.24 19:37:35)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 121213141545150447175448421416141614171510)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190655830 2023.10.24 19:37:35)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1213111515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190655845 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190655846 2023.10.24 19:37:35)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2223262629747e352470377876247727742420242b)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190655861 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190655862 2023.10.24 19:37:35)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3130353439676d263762246b653764346737333738)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190655868 2023.10.24 19:37:35)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 41404243451716564540531b154714474247494417)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190736645 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190736646 2023.10.24 19:38:56)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bee9bdeabee9eeabe8eca9e4eeb9bab8bbb8bfb8eb)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190736651 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190736652 2023.10.24 19:38:56)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code ce98c49bcd9898db989bd9949ec9cac8cbc9c6c898)
	(_ent
		(_time 1698190641285)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190736657 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190736658 2023.10.24 19:38:56)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code ce99c49b9a99c9d8ca9d88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190736671 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190736672 2023.10.24 19:38:56)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code de89da8d8e89d9c88f8a98848ed8dad8dad8dbd9dc)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190736692 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190736693 2023.10.24 19:38:56)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code fdabfcada0aba1eafbaae8a7a9fba8f8abfbfffbf4)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2115          1698190736708 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190736709 2023.10.24 19:38:56)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 0d5b0d0b505b511a0a5a1857590b58085b0b0f0b04)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698190736727 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190736728 2023.10.24 19:38:56)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1c4b171b4e4b1b0a1e1d5a464c1a181a181a191b1e)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190736731 2023.10.24 19:38:56)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1c4a1b1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190736743 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190736744 2023.10.24 19:38:56)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2c7b29297a7b2b3a79296a767c2a282a282a292b2e)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190736747 2023.10.24 19:38:56)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2c7a2b287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190736760 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190736761 2023.10.24 19:38:56)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 3b6d3b3e606d672c3d682e616f3d6e3e6d3d393d32)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190736782 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190736783 2023.10.24 19:38:56)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4b1d4b49101d175c4d185e111f4d1e4e1d4d494d42)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190736786 2023.10.24 19:38:56)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4b1d4c491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190826160 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190826161 2023.10.24 19:40:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 6a6c6b6a6e3d3a7f3c387d303a6d6e6c6f6c6b6c3f)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190826166 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190826167 2023.10.24 19:40:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 7a7d727b7d2c2c6f2c2f6d202a7d7e7c7f7d727c2c)
	(_ent
		(_time 1698190641285)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190826172 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190826173 2023.10.24 19:40:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 7a7c727b2a2d7d6c7e293c202a7c7e7c7e7c7f7d78)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190826188 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190826189 2023.10.24 19:40:26)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 898f8f8685de8e9fd8ddcfd3d98f8d8f8d8f8c8e8b)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190826208 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190826209 2023.10.24 19:40:26)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code a9aeaafea9fff5beaffebcf3fdaffcacffafabafa0)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2020          1698190826224 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190826225 2023.10.24 19:40:26)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code b8bfbbecb9eee4afbfecade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(3))(_sens(5(15))))))
			(line__77(_arch 1 0 77(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698190826256 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190826257 2023.10.24 19:40:26)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d7d1df85d180d0c1d5d6918d87d1d3d1d3d1d2d0d5)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190826260 2023.10.24 19:40:26)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d7d0d385d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190826277 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190826278 2023.10.24 19:40:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code e7e1e1b5e5b0e0f1b2e2a1bdb7e1e3e1e3e1e2e0e5)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190826281 2023.10.24 19:40:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code e7e0e3b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190826294 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190826295 2023.10.24 19:40:26)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code f7f0f4a7f9a1abe0f1a4e2ada3f1a2f2a1f1f5f1fe)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190826308 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190826309 2023.10.24 19:40:26)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 0601040009505a110055135c52005303500004000f)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190826312 2023.10.24 19:40:26)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 06010300055051110207145c5200530005000e0350)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190827834 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190827835 2023.10.24 19:40:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 020404045555521754501558520506040704030457)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190827844 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190827845 2023.10.24 19:40:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 02050d0456545417545715585205060407050a0454)
	(_ent
		(_time 1698190641285)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190827850 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190827851 2023.10.24 19:40:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 02040d040155051406514458520406040604070500)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190827868 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190827869 2023.10.24 19:40:27)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 21272024257626377075677b712725272527242623)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190827882 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190827883 2023.10.24 19:40:27)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 3037343539666c273667256a643665356636323639)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2020          1698190827898 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190827899 2023.10.24 19:40:27)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 4047444249161c574714551a144615451646424649)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(3))(_sens(5(15))))))
			(line__77(_arch 1 0 77(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698190827916 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190827917 2023.10.24 19:40:27)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 50565f53510757465251160a005654565456555752)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190827920 2023.10.24 19:40:27)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 50575353550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190827932 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190827933 2023.10.24 19:40:27)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 5f595e5d0c0858490a5a19050f595b595b595a585d)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190827936 2023.10.24 19:40:27)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 5f585c5c0c0908485b5e4d050b590a595c59575a09)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190827947 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190827948 2023.10.24 19:40:27)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 6f686b6f30393378693c7a353b693a6a39696d6966)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190827961 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190827962 2023.10.24 19:40:27)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 7f787b7e20292368792c6a252b792a7a29797d7976)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190827965 2023.10.24 19:40:27)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 7f787c7e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190859663 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190859664 2023.10.24 19:40:59)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 56585455050106430004410c065152505350575003)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190859669 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190859670 2023.10.24 19:40:59)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 56595d55060000430003410c0651525053515e5000)
	(_ent
		(_time 1698190641285)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190859675 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190859676 2023.10.24 19:40:59)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 56585d55510151405205100c065052505250535154)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190859691 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190859692 2023.10.24 19:40:59)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 656b6064653262733431233f356361636163606267)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190859705 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190859706 2023.10.24 19:40:59)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 757a7574792329627322602f21732070237377737c)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1980          1698190859719 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190859720 2023.10.24 19:40:59)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 858a858b89d3d99282d190dfd183d080d38387838c)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(3))(_sens(5(15))))))
			(line__77(_arch 1 0 77(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698190859781 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190859782 2023.10.24 19:40:59)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code c3cdc896c194c4d5c1c2859993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190859789 2023.10.24 19:40:59)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d3dcd481d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190859814 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190859815 2023.10.24 19:40:59)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code e2ece7b0e5b5e5f4b7e7a4b8b2e4e6e4e6e4e7e5e0)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190859827 2023.10.24 19:40:59)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f2fdf5a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190859853 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190859854 2023.10.24 19:40:59)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 111e161619474d061742044b451744144717131718)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190859878 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190859879 2023.10.24 19:40:59)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 303f373539666c273663256a643665356636323639)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190859886 2023.10.24 19:40:59)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 303f3035356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190886549 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190886550 2023.10.24 19:41:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 51020352050601440703460b015655575457505704)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190886555 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190886556 2023.10.24 19:41:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 60323b60363636753635773a306764666567686636)
	(_ent
		(_time 1698190641285)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190886561 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190886562 2023.10.24 19:41:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 60333b60613767766433263a306664666466656762)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190886576 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190886577 2023.10.24 19:41:26)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 70232570752777662124362a207674767476757772)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190886591 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190886592 2023.10.24 19:41:26)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 80d2d08e89d6dc9786d795dad486d585d686828689)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698190886605 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190886606 2023.10.24 19:41:26)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 8fdddf81d0d9d39888819ad5db89da8ad9898d8986)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_object
			(_cnst(_int i 3 0 60(_arch)))
			(_prcs
				(line__61(_arch 0 0 61(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 65(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__71(_arch 1 0 71(_assignment(_trgt(3))(_sens(5(15))))))
			(line__74(_arch 2 0 74(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698190886666 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190886667 2023.10.24 19:41:26)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code ce9d959b9a99c9d8cccf88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190886676 2023.10.24 19:41:26)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code ce9c999b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190886703 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190886704 2023.10.24 19:41:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code edbeb8bfbcbaeafbb8e8abb7bdebe9ebe9ebe8eaef)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190886707 2023.10.24 19:41:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code edbfbabebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190886731 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190886732 2023.10.24 19:41:26)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 0c5e5b0a565a501b0a5f1956580a59095a0a0e0a05)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190886757 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190886758 2023.10.24 19:41:26)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b797c2f707d773c2d783e717f2d7e2e7d2d292d22)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190886763 2023.10.24 19:41:26)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b797b2f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698190929688 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698190929689 2023.10.24 19:42:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d5dad087858285c08387c28f85d2d1d3d0d3d4d380)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698190929697 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698190929698 2023.10.24 19:42:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code e5ebe9b6b6b3b3f0b3b0f2bfb5e2e1e3e0e2ede3b3)
	(_ent
		(_time 1698190641285)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698190929703 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698190929704 2023.10.24 19:42:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code e5eae9b6e1b2e2f3e1b6a3bfb5e3e1e3e1e3e0e2e7)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698190929721 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698190929722 2023.10.24 19:42:09)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code f5faf7a4f5a2f2e3a4a1b3afa5f3f1f3f1f3f0f2f7)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698190929740 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698190929741 2023.10.24 19:42:09)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 141a1213194248031243014e40124111421216121d)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1980          1698190929755 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698190929756 2023.10.24 19:42:09)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 232d252729757f342477367977257626752521252a)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 60(_for 3 )
		(_inst NOT_B_i 0 61(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 60(_arch)))
		)
	)
	(_inst ADDER 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 60(_scalar (_to i 0 i 15))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(3))(_sens(5(15))))))
			(line__77(_arch 1 0 77(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698190929788 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698190929789 2023.10.24 19:42:09)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 434c4e414114445541420519134547454745464441)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698190929792 2023.10.24 19:42:09)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 434d424145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698190929806 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698190929807 2023.10.24 19:42:09)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 525d51505505554407571408025456545654575550)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698190929810 2023.10.24 19:42:09)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 525c535155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698190929822 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698190929823 2023.10.24 19:42:09)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 626c646269343e756431773836643767346460646b)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698190929837 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698190929838 2023.10.24 19:42:09)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 727c747379242e657421672826742777247470747b)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698190929844 2023.10.24 19:42:09)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 727c737375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698191537579 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698191537580 2023.10.24 19:52:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 683a3b68353f387d3e3a7f32386f6c6e6d6e696e3d)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698191537585 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698191537586 2023.10.24 19:52:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 782b2279262e2e6d2e2d6f22287f7c7e7d7f707e2e)
	(_ent
		(_time 1698190641285)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698191537591 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698191537592 2023.10.24 19:52:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 782a2279712f7f6e7c2b3e22287e7c7e7c7e7d7f7a)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698191537604 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698191537605 2023.10.24 19:52:17)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 87d5d38885d08091d6d3c1ddd78183818381828085)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698191537618 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698191537619 2023.10.24 19:52:17)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 97c4c69899c1cb8091c082cdc391c292c19195919e)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 627           1698191537642 behavioral
(_unit VHDL(xor_gate 0 6(behavioral 0 13))
	(_version ve8)
	(_time 1698191537643 2023.10.24 19:52:17)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code a6f5fcf1f6f0f0b3f0f6b1fcf6a1a2a0a3a1aea0f0)
	(_ent
		(_time 1698191537631)
	)
	(_object
		(_port(_int a -1 0 8(_ent(_in))))
		(_port(_int b -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000056 55 1095          1698191537731 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698191537732 2023.10.24 19:52:17)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 04565f02015303120605425e540200020002010306)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698191537739 2023.10.24 19:52:17)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 14474313154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698191537763 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698191537764 2023.10.24 19:52:17)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 237176262574243576266579732527252725262421)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698191537771 2023.10.24 19:52:17)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 3360643635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698191537797 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698191537798 2023.10.24 19:52:17)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 4310134149151f544510561917451646154541454a)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698191537824 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698191537825 2023.10.24 19:52:17)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 6231326269343e756431773836643767346460646b)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698191537831 2023.10.24 19:52:17)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 6231356265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698191591753 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698191591754 2023.10.24 19:53:11)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 04535302555354115256135e540300020102050251)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698191591759 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698191591760 2023.10.24 19:53:11)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 13454d1446454506454604494314171516141b1545)
	(_ent
		(_time 1698191591757)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698191591765 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698191591766 2023.10.24 19:53:11)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 13444d141144140517405549431517151715161411)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698191591785 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698191591786 2023.10.24 19:53:11)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 237473262574243572776579732527252725262421)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698191591801 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698191591802 2023.10.24 19:53:11)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 4214174049141e554415571816441747144440444b)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 627           1698191591817 behavioral
(_unit VHDL(xor_gate 0 6(behavioral 0 13))
	(_version ve8)
	(_time 1698191591818 2023.10.24 19:53:11)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 52040c5106040447040245080255565457555a5404)
	(_ent
		(_time 1698191591815)
	)
	(_object
		(_port(_int a -1 0 8(_ent(_in))))
		(_port(_int b -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000056 55 1095          1698191591837 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698191591838 2023.10.24 19:53:11)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 62353c626135657460632438326466646664676560)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698191591841 2023.10.24 19:53:11)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 6234306265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698191591853 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698191591854 2023.10.24 19:53:11)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 71262171752676672474372b217775777577747673)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698191591857 2023.10.24 19:53:11)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 71272370752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698191591870 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698191591871 2023.10.24 19:53:11)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 81d7d48f89d7dd9687d294dbd587d484d787838788)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698191591885 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698191591886 2023.10.24 19:53:11)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 90c6c59f99c6cc8796c385cac496c595c696929699)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698191591889 2023.10.24 19:53:11)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 90c6c29f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698191648348 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698191648349 2023.10.24 19:54:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 16184411454146034044014c461112101310171043)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698191648354 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698191648355 2023.10.24 19:54:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 252a7e21767373307370327f7522212320222d2373)
	(_ent
		(_time 1698191648352)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698191648360 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698191648361 2023.10.24 19:54:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 252b7e21217222332176637f752321232123202227)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698191648374 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698191648375 2023.10.24 19:54:08)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 353b6031356232236461736f653331333133303237)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698191648394 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698191648395 2023.10.24 19:54:08)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 444b1446491218534213511e10421141124246424d)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698191648413 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 35))
	(_version ve8)
	(_time 1698191648414 2023.10.24 19:54:08)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 646b3464693238736462713e30623161326266626d)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 52(_ent (_in))))
				(_port(_int B 2 0 52(_ent (_in))))
				(_port(_int Sum 2 0 53(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 70(_for 3 )
		(_object
			(_cnst(_int i 3 0 70(_arch)))
			(_prcs
				(line__71(_arch 0 0 71(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 75(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 38(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 52(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 57(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 70(_scalar (_to i 0 i 15))))
		(_prcs
			(line__81(_arch 1 0 81(_assignment(_trgt(3))(_sens(5(15))))))
			(line__84(_arch 2 0 84(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698191648482 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698191648483 2023.10.24 19:54:08)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code a2acf9f5a1f5a5b4a0a3e4f8f2a4a6a4a6a4a7a5a0)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698191648490 2023.10.24 19:54:08)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b2bde5e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698191648516 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698191648517 2023.10.24 19:54:08)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c1cf9495c596c6d794c4879b91c7c5c7c5c7c4c6c3)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698191648522 2023.10.24 19:54:08)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code d1de8683d58786c6d5d0c38b85d784d7d2d7d9d487)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698191648548 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698191648549 2023.10.24 19:54:08)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code e1eeb1b2e9b7bdf6e7b2f4bbb5e7b4e4b7e7e3e7e8)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698191648573 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698191648574 2023.10.24 19:54:08)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 000f570609565c170653155a540655055606020609)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698191648580 2023.10.24 19:54:08)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 000f5006055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698191656036 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698191656037 2023.10.24 19:54:16)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2d7a7d292c7a7d387b7f3a777d2a292b282b2c2b78)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698191656042 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698191656043 2023.10.24 19:54:16)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2d7b74292f7b7b387b783a777d2a292b282a252b7b)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698191656048 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698191656049 2023.10.24 19:54:16)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2d7a7429787a2a3b297e6b777d2b292b292b282a2f)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698191656063 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698191656064 2023.10.24 19:54:16)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 3c6b6b386a6b3b2a6d687a666c3a383a383a393b3e)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698191656079 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698191656080 2023.10.24 19:54:16)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 4c1a1e4e161a105b4a1b5916184a19491a4a4e4a45)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698191656099 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698191656100 2023.10.24 19:54:16)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 6b3d396b303d377c6b6d7e313f6d3e6e3d6d696d62)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698191656138 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698191656139 2023.10.24 19:54:16)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 8addd384dadd8d9c888bccd0da8c8e8c8e8c8f8d88)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698191656142 2023.10.24 19:54:16)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 8adcdf84dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698191656154 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698191656155 2023.10.24 19:54:16)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 9acdcd94cecd9d8ccf9fdcc0ca9c9e9c9e9c9f9d98)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698191656158 2023.10.24 19:54:16)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 9acccf95cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698191656176 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698191656177 2023.10.24 19:54:16)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code b9efebedb9efe5aebfeaace3edbfecbcefbfbbbfb0)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698191656191 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698191656192 2023.10.24 19:54:16)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code b9efebedb9efe5aebfeaace3edbfecbcefbfbbbfb0)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698191656197 2023.10.24 19:54:16)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code c99f9c9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698191658488 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698191658489 2023.10.24 19:54:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b2e6b0e6e5e5e2a7e4e0a5e8e2b5b6b4b7b4b3b4e7)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698191658494 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698191658495 2023.10.24 19:54:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c297c997969494d79497d59892c5c6c4c7c5cac494)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698191658500 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698191658501 2023.10.24 19:54:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c296c997c195c5d4c691849892c4c6c4c6c4c7c5c0)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698191658516 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698191658517 2023.10.24 19:54:18)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code d185d482d586d6c78085978b81d7d5d7d5d7d4d6d3)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698191658530 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698191658531 2023.10.24 19:54:18)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code e1b4e1b2e9b7bdf6e7b6f4bbb5e7b4e4b7e7e3e7e8)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698191658545 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698191658546 2023.10.24 19:54:18)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code f1a4f1a1f9a7ade6f1f7e4aba5f7a4f4a7f7f3f7f8)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698191658564 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698191658565 2023.10.24 19:54:18)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 00540c06015707160201465a500604060406050702)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698191658568 2023.10.24 19:54:18)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 00550006055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698191658579 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698191658580 2023.10.24 19:54:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 10441216154717064515564a401614161416151712)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698191658583 2023.10.24 19:54:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 10451017154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698191658596 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698191658597 2023.10.24 19:54:18)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2075272429767c372673357a742675257626222629)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698191658610 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698191658611 2023.10.24 19:54:18)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 2f7a282b70797338297c3a757b297a2a79292d2926)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698191658614 2023.10.24 19:54:18)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 2f7a2f2b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698191758505 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698191758506 2023.10.24 19:55:58)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 71742170252621642723662b217675777477707724)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698191758511 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698191758512 2023.10.24 19:55:58)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 71752870262727642724662b217675777476797727)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698191758517 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698191758518 2023.10.24 19:55:58)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 71742870712676677522372b217775777577747673)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698191758531 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698191758532 2023.10.24 19:55:58)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 8184d68e85d68697d0d5c7dbd18785878587848683)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698191758546 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698191758547 2023.10.24 19:55:58)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 9195c39e99c7cd8697c684cbc597c494c797939798)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698191758616 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698191758617 2023.10.24 19:55:58)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code dfda868d8888d8c9ddde99858fd9dbd9dbd9dad8dd)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698191758623 2023.10.24 19:55:58)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code dfdb8a8d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698191758648 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698191758649 2023.10.24 19:55:58)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code fefba9afaea9f9e8abfbb8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698191758656 2023.10.24 19:55:58)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code fefaabaeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698191758682 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698191758683 2023.10.24 19:55:58)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 1d194c1a404b410a1b4e0847491b48184b1b1f1b14)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698191758709 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698191758710 2023.10.24 19:55:58)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3d396c38606b612a3b6e2867693b68386b3b3f3b34)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698191758716 2023.10.24 19:55:58)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3d396b386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698191808195 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698191808196 2023.10.24 19:56:48)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 89d9db87d5ded99cdfdb9ed3d98e8d8f8c8f888fdc)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698191808201 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698191808202 2023.10.24 19:56:48)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 89d8d287d6dfdf9cdfdc9ed3d98e8d8f8c8e818fdf)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698191808207 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698191808208 2023.10.24 19:56:48)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 89d9d28781de8e9f8ddacfd3d98f8d8f8d8f8c8e8b)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698191808222 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698191808223 2023.10.24 19:56:48)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 99c9cc9795ce9e8fc8cddfc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698191808241 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698191808242 2023.10.24 19:56:48)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code b8e9e8ecb9eee4afbeefade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698191808320 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698191808321 2023.10.24 19:56:48)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 06565a00015101100407405c560002000200030104)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698191808331 2023.10.24 19:56:48)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 06575600055051110207145c5200530005000e0350)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698191808356 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698191808357 2023.10.24 19:56:48)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 25757720257222337020637f752321232123202227)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698191808364 2023.10.24 19:56:48)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 35646530356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698191808391 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698191808392 2023.10.24 19:56:48)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 44151346491218534217511e10421141124246424d)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698191808419 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698191808420 2023.10.24 19:56:48)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 64353364693238736237713e30623161326266626d)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698191808426 2023.10.24 19:56:48)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 7322237275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192213396 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192213397 2023.10.24 20:03:33)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 5c580f5f5a0b0c490a0e4b060c5b585a595a5d5a09)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192213407 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192213408 2023.10.24 20:03:33)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 5c59065f590a0a490a094b060c5b585a595b545a0a)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192213413 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192213414 2023.10.24 20:03:33)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 5c58065f0e0b5b4a580f1a060c5a585a585a595b5e)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192213429 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192213430 2023.10.24 20:03:33)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 7b7f2f7b2c2c7c6d2a2f3d212b7d7f7d7f7d7e7c79)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192213443 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192213444 2023.10.24 20:03:33)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 8b8eda85d0ddd79c8ddc9ed1df8dde8edd8d898d82)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698192213525 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192213526 2023.10.24 20:03:33)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d9dd838bd18edecfdbd89f8389dfdddfdddfdcdedb)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192213532 2023.10.24 20:03:33)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d9dc8f8bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192213558 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192213559 2023.10.24 20:03:33)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f8fcaca9f5afffeeadfdbea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192213566 2023.10.24 20:03:33)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 080d5f0e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192213592 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192213593 2023.10.24 20:03:33)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 181d481f194e440f1e4b0d424c1e4d1d4e1e1a1e11)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192213618 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192213619 2023.10.24 20:03:33)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3732673239616b203164226d63316232613135313e)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192213624 2023.10.24 20:03:33)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 37326032356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192229126 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192229127 2023.10.24 20:03:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c3c3ca96959493d69591d49993c4c7c5c6c5c2c596)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192229132 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192229133 2023.10.24 20:03:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c3c2c396969595d69596d49993c4c7c5c6c4cbc595)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192229138 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192229139 2023.10.24 20:03:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d2d2d280d185d5c4d681948882d4d6d4d6d4d7d5d0)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192229151 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192229152 2023.10.24 20:03:49)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code e2e2ecb0e5b5e5f4b3b6a4b8b2e4e6e4e6e4e7e5e0)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192229165 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192229166 2023.10.24 20:03:49)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code f2f3f9a2f9a4aee5f4a5e7a8a6f4a7f7a4f4f0f4fb)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698192229238 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192229239 2023.10.24 20:03:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 40404142411747564241061a104644464446454742)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192229245 2023.10.24 20:03:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 40414d42451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192229270 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192229271 2023.10.24 20:03:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 5f5f505d0c0858490a5a19050f595b595b595a585d)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192229278 2023.10.24 20:03:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 5f5e525c0c0908485b5e4d050b590a595c59575a09)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192229303 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192229304 2023.10.24 20:03:49)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 7e7f747f22282269782d6b242a782b7b28787c7877)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192229329 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192229330 2023.10.24 20:03:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8e8f8480d2d8d29988dd9bd4da88db8bd8888c8887)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192229335 2023.10.24 20:03:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 9e9f9391cec8c9899a9f8cc4ca98cb989d98969bc8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192253582 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192253583 2023.10.24 20:04:13)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 580d515b050f084d0e0a4f02085f5c5e5d5e595e0d)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192253591 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192253592 2023.10.24 20:04:13)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 580c585b060e0e4d0e0d4f02085f5c5e5d5f505e0e)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192253597 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192253598 2023.10.24 20:04:13)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 580d585b510f5f4e5c0b1e02085e5c5e5c5e5d5f5a)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192253615 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192253616 2023.10.24 20:04:13)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 77227977752070612623312d277173717371727075)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192253630 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192253631 2023.10.24 20:04:13)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 86d28d8889d0da9180d193dcd280d383d08084808f)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698192253702 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192253703 2023.10.24 20:04:13)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code c590c590c192c2d3c7c4839f95c3c1c3c1c3c0c2c7)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192253710 2023.10.24 20:04:13)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d581d987d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192253736 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192253737 2023.10.24 20:04:13)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code e4b1eab6e5b3e3f2b1e1a2beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192253745 2023.10.24 20:04:13)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f4a0f8a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192253778 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192253779 2023.10.24 20:04:13)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 1347191419454f041540064947154616451511151a)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192253805 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192253806 2023.10.24 20:04:13)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3266383739646e253461276866346737643430343b)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192253813 2023.10.24 20:04:13)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 32663f3735646525363320686634673431343a3764)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192469754 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192469755 2023.10.24 20:07:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b4b3b1e0e5e3e4a1e2e6a3eee4b3b0b2b1b2b5b2e1)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192469760 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192469761 2023.10.24 20:07:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c3c5cf96969595d69596d49993c4c7c5c6c4cbc595)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192469766 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192469767 2023.10.24 20:07:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c3c4cf96c194c4d5c790859993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192469788 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192469789 2023.10.24 20:07:49)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code e3e4e1b1e5b4e4f5b2b7a5b9b3e5e7e5e7e5e6e4e1)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192469809 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192469810 2023.10.24 20:07:49)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code f2f4f5a2f9a4aee5f4a5e7a8a6f4a7f7a4f4f0f4fb)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698192469824 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698192469825 2023.10.24 20:07:49)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 0204040409545e150204175856045707540400040b)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698192469891 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192469892 2023.10.24 20:07:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 40474d42411747564241061a104644464446454742)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192469899 2023.10.24 20:07:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 50565153550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192469925 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192469926 2023.10.24 20:07:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 60676361653767763565263a306664666466656762)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192469934 2023.10.24 20:07:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6f696e6f3c3938786b6e7d353b693a696c69676a39)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192469959 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192469960 2023.10.24 20:07:49)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 8f898981d0d9d39889dc9ad5db89da8ad9898d8986)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192469990 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192469991 2023.10.24 20:07:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code aea8a8f9f2f8f2b9a8fdbbf4faa8fbabf8a8aca8a7)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192469997 2023.10.24 20:07:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code aea8aff9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192557551 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192557552 2023.10.24 20:09:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a9a9fafef5fef9bcfffbbef3f9aeadafacafa8affc)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192557557 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192557558 2023.10.24 20:09:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b8b9e2ece6eeeeadeeedafe2e8bfbcbebdbfb0beee)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192557563 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192557564 2023.10.24 20:09:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b8b8e2ecb1efbfaebcebfee2e8bebcbebcbebdbfba)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192557577 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192557578 2023.10.24 20:09:17)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code c8c89c9cc59fcfde999c8e9298cecccecccecdcfca)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192557591 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192557592 2023.10.24 20:09:17)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code d8d9898ad98e84cfde8fcd828cde8ddd8ededaded1)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698192557605 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698192557606 2023.10.24 20:09:17)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code e7e6b6b4e9b1bbf0e7e1f2bdb3e1b2e2b1e1e5e1ee)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 3962          1698192557622 Behavioral
(_unit VHDL(classicmult16 0 29(behavioral 0 35))
	(_version ve8)
	(_time 1698192557623 2023.10.24 20:09:17)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code f7f7a6a7a3a0a2e0f7f1e4adaff1f4f1a3f0f2f1a4)
	(_ent
		(_time 1698192557617)
	)
	(_comp
		(ClassicMultiplier
			(_object
				(_port(_int A 2 0 37(_ent (_in))))
				(_port(_int B 2 0 38(_ent (_in))))
				(_port(_int P 3 0 39(_ent (_out))))
			)
		)
	)
	(_inst m00 0 52(_comp ClassicMultiplier)
		(_port
			((A)(mLow))
			((B)(nLow))
			((P)(mLow_nLow))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((P)(P))
			)
		)
	)
	(_inst m01 0 53(_comp ClassicMultiplier)
		(_port
			((A)(mHigh))
			((B)(nLow))
			((P)(mHigh_nLow))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((P)(P))
			)
		)
	)
	(_inst m02 0 54(_comp ClassicMultiplier)
		(_port
			((A)(mLow))
			((B)(nHigh))
			((P)(mLow_nHigh))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((P)(P))
			)
		)
	)
	(_inst m03 0 55(_comp ClassicMultiplier)
		(_port
			((A)(mHigh))
			((B)(nHigh))
			((P)(mHigh_nHigh))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((P)(P))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int A16 0 0 30(_ent(_in))))
		(_port(_int B16 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int prod16 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int mLow 4 0 41(_arch(_uni))))
		(_sig(_int mHigh 4 0 41(_arch(_uni))))
		(_sig(_int nLow 4 0 41(_arch(_uni))))
		(_sig(_int nHigh 4 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int mLow_nLow 5 0 42(_arch(_uni))))
		(_sig(_int mHigh_nLow 5 0 42(_arch(_uni))))
		(_sig(_int mLow_nHigh 5 0 42(_arch(_uni))))
		(_sig(_int mHigh_nHigh 5 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int mHigh_nHigh2 6 0 43(_arch(_uni))))
		(_sig(_int first -2 0 45(_arch(_uni))))
		(_sig(_int second -2 0 45(_arch(_uni))))
		(_sig(_int third -2 0 45(_arch(_uni))))
		(_sig(_int fourth -2 0 45(_arch(_uni))))
		(_sig(_int answer -2 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((mLow)(A16(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 1 0 48(_assignment(_alias((mHigh)(A16(d_15_8))))(_trgt(4))(_sens(0(d_15_8))))))
			(line__49(_arch 2 0 49(_assignment(_alias((nLow)(B16(d_7_0))))(_trgt(5))(_sens(1(d_7_0))))))
			(line__50(_arch 3 0 50(_assignment(_alias((nHigh)(B16(d_15_8))))(_trgt(6))(_sens(1(d_15_8))))))
			(line__57(_arch 4 0 57(_assignment(_alias((mHigh_nHigh2(d_15_0))(mHigh_nHigh(d_15_0))))(_trgt(11(d_15_0)))(_sens(10(d_15_0))))))
			(line__60(_arch 5 0 60(_assignment(_trgt(12))(_sens(7))(_mon))))
			(line__61(_arch 6 0 61(_assignment(_trgt(13))(_sens(8))(_mon))))
			(line__62(_arch 7 0 62(_assignment(_trgt(14))(_sens(9))(_mon))))
			(line__64(_arch 8 0 64(_assignment(_trgt(15))(_sens(11))(_mon))))
			(line__66(_arch 9 0 66(_assignment(_trgt(16))(_sens(12)(13)(14)(15)))))
			(line__68(_arch 10 0 68(_assignment(_trgt(2))(_sens(16))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 11 -1)
)
I 000056 55 1095          1698192557672 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192557673 2023.10.24 20:09:17)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 26267d22217121302427607c762022202220232124)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192557681 2023.10.24 20:09:17)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 35346230356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192557703 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192557704 2023.10.24 20:09:17)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 45451046451242531040031f154341434143404247)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192557711 2023.10.24 20:09:17)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 55540256550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192557733 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192557734 2023.10.24 20:09:17)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 64653464693238736237713e30623161326266626d)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192557757 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192557758 2023.10.24 20:09:17)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8382d38d89d5df9485d096d9d785d686d58581858a)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192557763 2023.10.24 20:09:17)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8382d48d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192659146 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192659147 2023.10.24 20:10:59)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 92c29b9dc5c5c287c4c085c8c295969497949394c7)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192659152 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192659153 2023.10.24 20:10:59)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 92c3929dc6c4c487c4c785c8c295969497959a94c4)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192659158 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192659159 2023.10.24 20:10:59)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 92c2929d91c5958496c1d4c8c29496949694979590)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192659179 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192659180 2023.10.24 20:10:59)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code b1e1bfe4b5e6b6a7e0e5f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192659194 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192659195 2023.10.24 20:10:59)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code c190ca94c9979dd6c796d49b95c794c497c7c3c7c8)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698192659212 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698192659213 2023.10.24 20:10:59)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code d180da83d9878dc6d1d7c48b85d784d487d7d3d7d8)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
V 000051 55 3962          1698192659228 Behavioral
(_unit VHDL(classicmult16 0 29(behavioral 0 35))
	(_version ve8)
	(_time 1698192659229 2023.10.24 20:10:59)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code e0b0ebb3b3b7b5f7e0e6f3bab8e6e3e6b4e7e5e6b3)
	(_ent
		(_time 1698192557616)
	)
	(_comp
		(ClassicMultiplier
			(_object
				(_port(_int A 2 0 37(_ent (_in))))
				(_port(_int B 2 0 38(_ent (_in))))
				(_port(_int P 3 0 39(_ent (_out))))
			)
		)
	)
	(_inst m00 0 52(_comp ClassicMultiplier)
		(_port
			((A)(mLow))
			((B)(nLow))
			((P)(mLow_nLow))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((P)(P))
			)
		)
	)
	(_inst m01 0 53(_comp ClassicMultiplier)
		(_port
			((A)(mHigh))
			((B)(nLow))
			((P)(mHigh_nLow))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((P)(P))
			)
		)
	)
	(_inst m02 0 54(_comp ClassicMultiplier)
		(_port
			((A)(mLow))
			((B)(nHigh))
			((P)(mLow_nHigh))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((P)(P))
			)
		)
	)
	(_inst m03 0 55(_comp ClassicMultiplier)
		(_port
			((A)(mHigh))
			((B)(nHigh))
			((P)(mHigh_nHigh))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((P)(P))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int A16 0 0 30(_ent(_in))))
		(_port(_int B16 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int prod16 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int mLow 4 0 41(_arch(_uni))))
		(_sig(_int mHigh 4 0 41(_arch(_uni))))
		(_sig(_int nLow 4 0 41(_arch(_uni))))
		(_sig(_int nHigh 4 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int mLow_nLow 5 0 42(_arch(_uni))))
		(_sig(_int mHigh_nLow 5 0 42(_arch(_uni))))
		(_sig(_int mLow_nHigh 5 0 42(_arch(_uni))))
		(_sig(_int mHigh_nHigh 5 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int mHigh_nHigh2 6 0 43(_arch(_uni))))
		(_sig(_int first -2 0 45(_arch(_uni))))
		(_sig(_int second -2 0 45(_arch(_uni))))
		(_sig(_int third -2 0 45(_arch(_uni))))
		(_sig(_int fourth -2 0 45(_arch(_uni))))
		(_sig(_int answer -2 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((mLow)(A16(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 1 0 48(_assignment(_alias((mHigh)(A16(d_15_8))))(_trgt(4))(_sens(0(d_15_8))))))
			(line__49(_arch 2 0 49(_assignment(_alias((nLow)(B16(d_7_0))))(_trgt(5))(_sens(1(d_7_0))))))
			(line__50(_arch 3 0 50(_assignment(_alias((nHigh)(B16(d_15_8))))(_trgt(6))(_sens(1(d_15_8))))))
			(line__57(_arch 4 0 57(_assignment(_alias((mHigh_nHigh2(d_15_0))(mHigh_nHigh(d_15_0))))(_trgt(11(d_15_0)))(_sens(10(d_15_0))))))
			(line__60(_arch 5 0 60(_assignment(_trgt(12))(_sens(7))(_mon))))
			(line__61(_arch 6 0 61(_assignment(_trgt(13))(_sens(8))(_mon))))
			(line__62(_arch 7 0 62(_assignment(_trgt(14))(_sens(9))(_mon))))
			(line__64(_arch 8 0 64(_assignment(_trgt(15))(_sens(11))(_mon))))
			(line__66(_arch 9 0 66(_assignment(_trgt(16))(_sens(12)(13)(14)(15)))))
			(line__68(_arch 10 0 68(_assignment(_trgt(2))(_sens(16))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 11 -1)
)
I 000056 55 1095          1698192659246 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192659247 2023.10.24 20:10:59)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code f0a0f0a0f1a7f7e6f2f1b6aaa0f6f4f6f4f6f5f7f2)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192659250 2023.10.24 20:10:59)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code f0a1fca0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192659269 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192659270 2023.10.24 20:10:59)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code ffaff1aeaca8f8e9aafab9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192659273 2023.10.24 20:10:59)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 0f5e02095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192659293 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192659294 2023.10.24 20:10:59)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 1f4e151840494308194c0a454b194a1a49191d1916)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192659316 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192659317 2023.10.24 20:10:59)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 2e7f242a72787239287d3b747a287b2b78282c2827)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192659320 2023.10.24 20:10:59)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3e6f333b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192681532 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192681533 2023.10.24 20:11:21)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f9fbaea9a5aea9ecafabeea3a9fefdfffcfff8ffac)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192681538 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192681539 2023.10.24 20:11:21)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 090b010f565f5f1c5f5c1e53590e0d0f0c0e010f5f)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192681544 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192681545 2023.10.24 20:11:21)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 090a010f015e0e1f0d5a4f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192681562 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192681563 2023.10.24 20:11:21)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 181b1e1e154f1f0e494c5e42481e1c1e1c1e1d1f1a)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192681578 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192681579 2023.10.24 20:11:21)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 282a2b2c297e743f2e7f3d727c2e7d2d7e2e2a2e21)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698192681595 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698192681596 2023.10.24 20:11:21)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 383a3b3d396e642f383e2d626c3e6d3d6e3e3a3e31)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698192681636 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192681637 2023.10.24 20:11:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 66656e66613161706467203c366062606260636164)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192681640 2023.10.24 20:11:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 66646266653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192681653 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192681654 2023.10.24 20:11:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 76757076752171602373302c267072707270737174)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192681657 2023.10.24 20:11:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 76747277752021617277642c2270237075707e7320)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192681674 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192681675 2023.10.24 20:11:21)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 8684858889d0da9180d593dcd280d383d08084808f)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192681697 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192681698 2023.10.24 20:11:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code a5a7a6f2a9f3f9b2a3f6b0fff1a3f0a0f3a3a7a3ac)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192681701 2023.10.24 20:11:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code a5a7a1f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192775915 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192775916 2023.10.24 20:12:55)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b0e5b1e4e5e7e0a5e6e2a7eae0b7b4b6b5b6b1b6e5)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192775921 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192775922 2023.10.24 20:12:55)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b0e4b8e4e6e6e6a5e6e5a7eae0b7b4b6b5b7b8b6e6)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192775927 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192775928 2023.10.24 20:12:55)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b0e5b8e4b1e7b7a6b4e3f6eae0b6b4b6b4b6b5b7b2)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192775940 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192775941 2023.10.24 20:12:55)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code bfeab9eaece8b8a9eeebf9e5efb9bbb9bbb9bab8bd)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192775956 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192775957 2023.10.24 20:12:55)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code cf9bcc9a909993d8c998da959bc99aca99c9cdc9c6)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698192775971 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698192775972 2023.10.24 20:12:55)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code df8bdc8d808983c8dfd9ca858bd98ada89d9ddd9d6)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
V 000051 55 978           1698192775990 Behavioral
(_unit VHDL(multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698192775991 2023.10.24 20:12:55)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code feabaaafaea9f9e9fba9e7a5aff8adf8f7f8fbf9fc)
	(_ent
		(_time 1698192775984)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698192776047 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192776048 2023.10.24 20:12:56)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 2d782429787a2a3b2f2c6b777d2b292b292b282a2f)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192776056 2023.10.24 20:12:56)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 3c6839396a6a6b2b383d2e66683a693a3f3a34396a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192776083 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192776084 2023.10.24 20:12:56)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 5c095b5e0a0b5b4a09591a060c5a585a585a595b5e)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192776090 2023.10.24 20:12:56)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 5c08595f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192776117 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192776118 2023.10.24 20:12:56)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 7b2f797a202d276c7d286e212f7d2e7e2d7d797d72)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192776146 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192776147 2023.10.24 20:12:56)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 9ace9895c2ccc68d9cc98fc0ce9ccf9fcc9c989c93)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192776153 2023.10.24 20:12:56)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 9ace9f95cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192829294 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192829295 2023.10.24 20:13:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2f202f2b2c787f3a797d38757f282b292a292e297a)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192829300 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192829301 2023.10.24 20:13:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2f21262b2f79793a797a38757f282b292a28272979)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192829306 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192829307 2023.10.24 20:13:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2f20262b787828392b7c69757f292b292b292a282d)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192829327 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192829328 2023.10.24 20:13:49)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 4e41494d1e1949581f1a08141e484a484a484b494c)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192829344 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192829345 2023.10.24 20:13:49)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 5e505c5d0208024958094b040a580b5b08585c5857)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698192829360 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698192829361 2023.10.24 20:13:49)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 6d636f6d303b317a6d6b7837396b38683b6b6f6b64)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698192829420 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192829421 2023.10.24 20:13:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code aca3a5fbfefbabbaaeadeaf6fcaaa8aaa8aaa9abae)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192829429 2023.10.24 20:13:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code bbb5beefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192829455 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192829456 2023.10.24 20:13:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code cbc4cc9f9c9cccdd9ece8d919bcdcfcdcfcdceccc9)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192829464 2023.10.24 20:13:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code dbd5de898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192829490 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192829491 2023.10.24 20:13:49)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code faf4f8aaa2aca6edfca9efa0aefcafffacfcf8fcf3)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192829516 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192829517 2023.10.24 20:13:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 0907080f095f551e0f5a1c535d0f5c0c5f0f0b0f00)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192829524 2023.10.24 20:13:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 19171f1e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192835235 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192835236 2023.10.24 20:13:55)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 60376960353730753632773a306764666566616635)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192835241 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192835242 2023.10.24 20:13:55)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 70267071262626652625672a207774767577787626)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192835247 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192835248 2023.10.24 20:13:55)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 70277071712777667423362a207674767476757772)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192835264 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192835265 2023.10.24 20:13:55)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 7f28717f2c2878692e2b39252f797b797b797a787d)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192835283 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192835284 2023.10.24 20:13:55)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 8fd98481d0d9d39889d89ad5db89da8ad9898d8986)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698192835298 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698192835299 2023.10.24 20:13:55)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 9fc99490c0c9c3889f998ac5cb99ca9ac9999d9996)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 990           1698192835322 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698192835323 2023.10.24 20:13:55)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code bee8b5eae2e8e2a9bbe9abe4eab8ebbbe8b8bcb8b7)
	(_ent
		(_time 1698192835320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698192835367 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192835368 2023.10.24 20:13:55)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code edbaedbeb8baeafbefecabb7bdebe9ebe9ebe8eaef)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192835375 2023.10.24 20:13:55)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code edbbe1bebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192835401 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192835402 2023.10.24 20:13:55)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 0c5b030b5a5b0b1a59094a565c0a080a080a090b0e)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192835409 2023.10.24 20:13:55)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1c4a111b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192835435 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192835436 2023.10.24 20:13:55)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2b7d212f707d773c2d783e717f2d7e2e7d2d292d22)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192835464 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192835465 2023.10.24 20:13:55)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4b1d4149101d175c4d185e111f4d1e4e1d4d494d42)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192835472 2023.10.24 20:13:55)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 5a0c57590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192837765 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192837766 2023.10.24 20:13:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 431740411514135615115419134447454645424516)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192837771 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192837772 2023.10.24 20:13:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 4316494116151556151654191344474546444b4515)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192837777 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192837778 2023.10.24 20:13:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 530759505104544557001509035557555755565451)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192837791 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192837792 2023.10.24 20:13:57)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 633767626534647532372539336567656765666461)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192837806 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192837807 2023.10.24 20:13:57)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 7227737379242e657425672826742777247470747b)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698192837821 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698192837822 2023.10.24 20:13:57)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 82d7838c89d4de95828497d8d684d787d48480848b)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 990           1698192837840 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698192837841 2023.10.24 20:13:57)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 92c7939d99c4ce8597c587c8c694c797c49490949b)
	(_ent
		(_time 1698192835319)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698192837857 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192837858 2023.10.24 20:13:57)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code a1f5abf6a1f6a6b7a3a0e7fbf1a7a5a7a5a7a4a6a3)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192837861 2023.10.24 20:13:57)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code a1f4a7f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192837874 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192837875 2023.10.24 20:13:57)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code b1e5b5e4b5e6b6a7e4b4f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192837878 2023.10.24 20:13:57)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code b1e4b7e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192837893 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192837894 2023.10.24 20:13:57)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code c095c195c9969cd7c693d59a94c695c596c6c2c6c9)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192837909 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192837910 2023.10.24 20:13:57)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code d085d182d9868cc7d683c58a84d685d586d6d2d6d9)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192837913 2023.10.24 20:13:57)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e0b5e6b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698192887752 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698192887753 2023.10.24 20:14:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8485808ad5d3d491d2d693ded483808281828582d1)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698192887758 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698192887759 2023.10.24 20:14:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 93939e9cc6c5c586c5c684c9c394979596949b95c5)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698192887764 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698192887765 2023.10.24 20:14:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 93929e9c91c4948597c0d5c9c39597959795969491)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698192887779 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698192887780 2023.10.24 20:14:47)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code a3a2a0f5a5f4a4b5f2f7e5f9f3a5a7a5a7a5a6a4a1)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698192887794 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698192887795 2023.10.24 20:14:47)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code b3b3b5e7b9e5efa4b5e4a6e9e7b5e6b6e5b5b1b5ba)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698192887816 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698192887817 2023.10.24 20:14:47)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code c2c2c497c9949ed5c2c4d79896c497c794c4c0c4cb)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 981           1698192887831 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698192887832 2023.10.24 20:14:47)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code d2d2d480d9848ec5d786c78886d487d784d4d0d4db)
	(_ent
		(_time 1698192835319)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698192887887 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698192887888 2023.10.24 20:14:47)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 10111e17114717061211564a401614161416151712)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698192887894 2023.10.24 20:14:47)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 20202224257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698192887920 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698192887921 2023.10.24 20:14:47)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 30313034356737266535766a603634363436353732)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698192887926 2023.10.24 20:14:47)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 3f3f3d3a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698192887951 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698192887952 2023.10.24 20:14:47)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 4f4f4a4d10191358491c5a151b491a4a19494d4946)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698192887979 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698192887980 2023.10.24 20:14:47)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 6e6e6b6e32383279683d7b343a683b6b38686c6867)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698192887986 2023.10.24 20:14:47)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 6e6e6c6e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698193013664 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193013665 2023.10.24 20:16:53)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 66666666353136733034713c366162606360676033)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193013672 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193013673 2023.10.24 20:16:53)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 66676f66363030733033713c3661626063616e6030)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193013680 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193013681 2023.10.24 20:16:53)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 75757c74712272637126332f257371737173707277)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193013702 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193013703 2023.10.24 20:16:53)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 8585828a85d28293d4d1c3dfd58381838183808287)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193013717 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193013718 2023.10.24 20:16:53)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 9594979a99c3c98293c280cfc193c090c39397939c)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193013734 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193013735 2023.10.24 20:16:53)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code a4a5a6f3a9f2f8b3a4a2b1fef0a2f1a1f2a2a6a2ad)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 981           1698193013754 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193013755 2023.10.24 20:16:53)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code b4b5b6e0b9e2e8a3b1e0a1eee0b2e1b1e2b2b6b2bd)
	(_ent
		(_time 1698192835319)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193013776 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193013777 2023.10.24 20:16:53)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d3d3da81d184d4c5d1d2958983d5d7d5d7d5d6d4d1)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193013780 2023.10.24 20:16:53)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d3d2d681d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193013792 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193013793 2023.10.24 20:16:53)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code e3e3e4b1e5b4e4f5b6e6a5b9b3e5e7e5e7e5e6e4e1)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193013796 2023.10.24 20:16:53)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code e3e2e6b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193013811 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193013812 2023.10.24 20:16:53)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code f2f3f0a2f9a4aee5f4a1e7a8a6f4a7f7a4f4f0f4fb)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193013831 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193013832 2023.10.24 20:16:53)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 1213131519444e051441074846144717441410141b)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193013836 2023.10.24 20:16:53)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 1213141515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1677          1698193013863 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193013864 2023.10.24 20:16:53)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 3130303439676d26363e246b653764346737333738)
	(_ent
		(_time 1698193013858)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686275 33686275 33686275 33686275)
		(33751555 33751555 33751555 33751555)
		(50463235 33686018 50463235 33686018 33686019 33686019 33686274 514)
		(1953264973 1768714345 1769234787 1914728047 1819636581 1936269428 1668180256 1701999215 29795)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 60 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193013874 2023.10.24 20:16:53)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 31303734356766263530236b653764373237393467)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193100643 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193100644 2023.10.24 20:18:20)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 1e4a1a191e494e0b484c09444e191a181b181f184b)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193100649 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193100650 2023.10.24 20:18:20)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2e7b232a2d78783b787b39747e292a282b29262878)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193100655 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193100656 2023.10.24 20:18:20)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2e7a232a7a7929382a7d68747e282a282a282b292c)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193100670 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193100671 2023.10.24 20:18:20)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 3e6a3d3a6e6939286f6a78646e383a383a383b393c)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193100686 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193100687 2023.10.24 20:18:20)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 4d184b4f101b115a4b1a5817194b18481b4b4f4b44)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193100700 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193100701 2023.10.24 20:18:20)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 5d085b5e000b014a5d5b4807095b08580b5b5f5b54)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 981           1698193100716 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193100717 2023.10.24 20:18:20)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 6d386b6d303b317a68397837396b38683b6b6f6b64)
	(_ent
		(_time 1698192835319)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193100731 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193100732 2023.10.24 20:18:20)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 7c28717d2e2b7b6a7e7d3a262c7a787a787a797b7e)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193100735 2023.10.24 20:18:20)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 7c297d7d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193100747 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193100748 2023.10.24 20:18:20)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8cd88f83dadb8b9ad989cad6dc8a888a888a898b8e)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193100751 2023.10.24 20:18:20)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8cd98d82dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193100767 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193100768 2023.10.24 20:18:20)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 9bce9d94c0cdc78c9dc88ec1cf9dce9ecd9d999d92)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193100781 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193100782 2023.10.24 20:18:20)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code abfeadfcf0fdf7bcadf8bef1ffadfeaefdada9ada2)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193100785 2023.10.24 20:18:20)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code abfeaafcfcfdfcbcafaab9f1ffadfeada8ada3aefd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1449          1698193100807 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193100808 2023.10.24 20:18:20)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code ca9fcc9f929c96ddcdcedf909ecc9fcf9cccc8ccc3)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 53 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193100816 2023.10.24 20:18:20)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code da8fdb888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193152437 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193152438 2023.10.24 20:19:12)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 737224722524236625216429237477757675727526)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193152443 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193152444 2023.10.24 20:19:12)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 73732d7226252566252664292374777576747b7525)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193152449 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193152450 2023.10.24 20:19:12)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8382dd8d81d4849587d0c5d9d38587858785868481)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193152462 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193152463 2023.10.24 20:19:12)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9392c39d95c49485c2c7d5c9c39597959795969491)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193152476 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193152477 2023.10.24 20:19:12)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code a2a2f7f5a9f4feb5a4f5b7f8f6a4f7a7f4a4a0a4ab)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193152498 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193152499 2023.10.24 20:19:12)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code b2b2e7e6b9e4eea5b2b4a7e8e6b4e7b7e4b4b0b4bb)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 981           1698193152514 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193152515 2023.10.24 20:19:12)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code c1c19494c9979dd6c495d49b95c794c497c7c3c7c8)
	(_ent
		(_time 1698192835319)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193152529 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193152530 2023.10.24 20:19:12)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d1d08f83d186d6c7d3d0978b81d7d5d7d5d7d4d6d3)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193152533 2023.10.24 20:19:12)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d1d18383d58786c6d5d0c38b85d784d7d2d7d9d487)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193152544 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193152545 2023.10.24 20:19:12)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code e1e0b1b3e5b6e6f7b4e4a7bbb1e7e5e7e5e7e4e6e3)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193152551 2023.10.24 20:19:12)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f0f0a2a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193152566 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193152567 2023.10.24 20:19:12)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code f0f0a5a0f9a6ace7f6a3e5aaa4f6a5f5a6f6f2f6f9)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193152579 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193152580 2023.10.24 20:19:12)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 000f030609565c170653155a540655055606020609)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193152583 2023.10.24 20:19:12)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 000f0406055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193152600 2023.10.24 20:19:12)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 1f101b184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193161275 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193161276 2023.10.24 20:19:21)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code ffa8ffaffca8afeaa9ade8a5aff8fbf9faf9fef9aa)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193161281 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193161282 2023.10.24 20:19:21)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code ffa9f6afffa9a9eaa9aae8a5aff8fbf9faf8f7f9a9)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193161287 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193161288 2023.10.24 20:19:21)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code ffa8f6afa8a8f8e9fbacb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193161302 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193161303 2023.10.24 20:19:21)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 1e491a184e4919084f4a58444e181a181a181b191c)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193161317 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193161318 2023.10.24 20:19:21)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 2e782f2a7278723928793b747a287b2b78282c2827)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193161333 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193161334 2023.10.24 20:19:21)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 3e683f3b626862293e382b646a386b3b68383c3837)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698193161353 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193161354 2023.10.24 20:19:21)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 4d1b4c4f101b115a48195817194b18481b4b4f4b44)
	(_ent
		(_time 1698193161351)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193161370 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193161371 2023.10.24 20:19:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5d0a575e080a5a4b5f5c1b070d5b595b595b585a5f)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193161374 2023.10.24 20:19:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5d0b5b5e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193161387 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193161388 2023.10.24 20:19:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6c3b686d3a3b6b7a39692a363c6a686a686a696b6e)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193161391 2023.10.24 20:19:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6c3a6a6c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193161405 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193161406 2023.10.24 20:19:21)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 7c2a7d7d262a206b7a2f6926287a29792a7a7e7a75)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193161420 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193161421 2023.10.24 20:19:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8cda8d82d6dad09b8adf99d6d88ad989da8a8e8a85)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193161424 2023.10.24 20:19:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8cda8a82dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698193161436 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193161437 2023.10.24 20:19:21)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 9bcd9a94c0cdc78c9c9d8ec1cf9dce9ecd9d999d92)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193161444 2023.10.24 20:19:21)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code abfdadfcfcfdfcbcafaab9f1ffadfeada8ada3aefd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193164279 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193164280 2023.10.24 20:19:24)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b7e0e2e3e5e0e7a2e1e5a0ede7b0b3b1b2b1b6b1e2)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193164285 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193164286 2023.10.24 20:19:24)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b7e1ebe3e6e1e1a2e1e2a0ede7b0b3b1b2b0bfb1e1)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193164291 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193164292 2023.10.24 20:19:24)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b7e0ebe3b1e0b0a1b3e4f1ede7b1b3b1b3b1b2b0b5)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193164305 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193164306 2023.10.24 20:19:24)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code d6818485d581d1c08782908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193164320 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193164321 2023.10.24 20:19:24)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code e6b0b1b5e9b0baf1e0b1f3bcb2e0b3e3b0e0e4e0ef)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193164343 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193164344 2023.10.24 20:19:24)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code f6a0a1a6f9a0aae1f6f0e3aca2f0a3f3a0f0f4f0ff)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698193164360 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193164361 2023.10.24 20:19:24)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 05535303095359120051105f51035000530307030c)
	(_ent
		(_time 1698193161350)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193164376 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193164377 2023.10.24 20:19:24)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 15424812114212031714534f451311131113101217)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193164380 2023.10.24 20:19:24)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 15434412154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193164391 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193164392 2023.10.24 20:19:24)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 24737721257323327121627e742220222022212326)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193164395 2023.10.24 20:19:24)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 24727520257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193164408 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193164409 2023.10.24 20:19:24)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 34626231396268233267216e60326131623236323d)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193164423 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193164424 2023.10.24 20:19:24)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 44121246491218534217511e10421141124246424d)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193164427 2023.10.24 20:19:24)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 44121546451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698193164439 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193164440 2023.10.24 20:19:24)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 5305055059050f445455460907550656055551555a)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193164443 2023.10.24 20:19:24)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 6335326365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193168630 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193168631 2023.10.24 20:19:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code beeaeaeabee9eeabe8eca9e4eeb9bab8bbb8bfb8eb)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193168636 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193168637 2023.10.24 20:19:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code beebe3eabde8e8abe8eba9e4eeb9bab8bbb9b6b8e8)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193168642 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193168643 2023.10.24 20:19:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code beeae3eaeae9b9a8baedf8e4eeb8bab8bab8bbb9bc)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193168659 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193168660 2023.10.24 20:19:28)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code ce9a9d9a9e99c9d89f9a88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193168672 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193168673 2023.10.24 20:19:28)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code de8b888c828882c9d889cb848ad88bdb88d8dcd8d7)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193168694 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193168695 2023.10.24 20:19:28)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code fda8abada0aba1eafdfbe8a7a9fba8f8abfbfffbf4)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698193168710 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193168711 2023.10.24 20:19:28)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 0d58580b505b511a08591857590b58085b0b0f0b04)
	(_ent
		(_time 1698193161350)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193168726 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193168727 2023.10.24 20:19:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1c48421b4e4b1b0a1e1d5a464c1a181a181a191b1e)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193168730 2023.10.24 20:19:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1c494e1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193168741 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193168742 2023.10.24 20:19:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2c787c297a7b2b3a79296a767c2a282a282a292b2e)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193168745 2023.10.24 20:19:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2c797e287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193168757 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193168758 2023.10.24 20:19:28)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 3b6e6e3e606d672c3d682e616f3d6e3e6d3d393d32)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193168772 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193168773 2023.10.24 20:19:28)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4b1e1e49101d175c4d185e111f4d1e4e1d4d494d42)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193168776 2023.10.24 20:19:28)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4b1e19491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698193168789 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193168790 2023.10.24 20:19:28)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 5b0e0e58000d074c5c5d4e010f5d0e5e0d5d595d52)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193168793 2023.10.24 20:19:28)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 5b0e09580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193237959 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193237960 2023.10.24 20:20:37)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8fdada818cd8df9ad9dd98d5df888b898a898e89da)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193237965 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193237966 2023.10.24 20:20:37)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8fdbd3818fd9d99ad9da98d5df888b898a888789d9)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193237971 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193237972 2023.10.24 20:20:37)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8fdad381d8d888998bdcc9d5df898b898b898a888d)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193237985 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193237986 2023.10.24 20:20:37)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9ecbcc90cec99988cfcad8c4ce989a989a989b999c)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193238000 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193238001 2023.10.24 20:20:37)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code aefaf9f9f2f8f2b9a8f9bbf4faa8fbabf8a8aca8a7)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193238021 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193238022 2023.10.24 20:20:38)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code cd999a98909b91dacdcbd89799cb98c89bcbcfcbc4)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698193238082 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193238083 2023.10.24 20:20:38)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0c59510a5e5b0b1a0e0d4a565c0a080a080a090b0e)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193238090 2023.10.24 20:20:38)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0c585d0a5a5a5b1b080d1e56580a590a0f0a04095a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193238115 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193238116 2023.10.24 20:20:38)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b7e782e7c7c2c3d7e2e6d717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193238123 2023.10.24 20:20:38)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b7f7a2f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193238150 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193238151 2023.10.24 20:20:38)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 4a1e1c48121c165d4c195f101e4c1f4f1c4c484c43)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193238179 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193238180 2023.10.24 20:20:38)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 693d3f69693f357e6f3a7c333d6f3c6c3f6f6b6f60)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193238186 2023.10.24 20:20:38)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 693d3869653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193238224 2023.10.24 20:20:38)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 98ccc99795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193245597 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193245598 2023.10.24 20:20:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 580b0b5b050f084d0e0a4f02085f5c5e5d5e595e0d)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193245603 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193245604 2023.10.24 20:20:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 67353d67363131723132703d3760636162606f6131)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193245609 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193245610 2023.10.24 20:20:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 67343d67613060716334213d376163616361626065)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193245625 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193245626 2023.10.24 20:20:45)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 77242377752070612623312d277173717371727075)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193245639 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193245640 2023.10.24 20:20:45)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 86d4d78889d0da9180d193dcd280d383d08084808f)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193245654 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193245655 2023.10.24 20:20:45)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 96c4c79999c0ca81969083ccc290c393c09094909f)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698193245669 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193245670 2023.10.24 20:20:45)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code a6f4f7f1a9f0fab1a3f2b3fcf2a0f3a3f0a0a4a0af)
	(_ent
		(_time 1698193161350)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193245707 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193245708 2023.10.24 20:20:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d5868f87d182d2c3d7d4938f85d3d1d3d1d3d0d2d7)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193245715 2023.10.24 20:20:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d5878387d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193245740 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193245741 2023.10.24 20:20:45)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f4a7a0a5f5a3f3e2a1f1b2aea4f2f0f2f0f2f1f3f6)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193245747 2023.10.24 20:20:45)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f4a6a2a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193245775 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193245776 2023.10.24 20:20:45)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 1341431419454f041540064947154616451511151a)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193245801 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193245802 2023.10.24 20:20:45)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3260623739646e253461276866346737643430343b)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193245809 2023.10.24 20:20:45)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3260653735646525363320686634673431343a3764)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193245845 2023.10.24 20:20:45)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 5200055155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193250770 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193250771 2023.10.24 20:20:50)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 9bcbcc949ccccb8ecdc98cc1cb9c9f9d9e9d9a9dce)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193250776 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193250777 2023.10.24 20:20:50)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 9bcac5949fcdcd8ecdce8cc1cb9c9f9d9e9c939dcd)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193250782 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193250783 2023.10.24 20:20:50)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 9bcbc594c8cc9c8d9fc8ddc1cb9d9f9d9f9d9e9c99)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193250794 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193250795 2023.10.24 20:20:50)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code abfbfbfdfcfcacbdfaffedf1fbadafadafadaeaca9)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193250811 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193250812 2023.10.24 20:20:50)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code baebefeee2ece6adbcedafe0eebcefbfecbcb8bcb3)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193250826 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193250827 2023.10.24 20:20:50)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code ca9b9f9f929c96ddcaccdf909ecc9fcf9cccc8ccc3)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698193250844 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193250845 2023.10.24 20:20:50)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code da8b8f88828c86cddf8ecf808edc8fdf8cdcd8dcd3)
	(_ent
		(_time 1698193161350)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193250862 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193250863 2023.10.24 20:20:50)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code e9b9b7bae1beeeffebe8afb3b9efedefedefeceeeb)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193250866 2023.10.24 20:20:50)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code f9a8aba9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193250879 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193250880 2023.10.24 20:20:50)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f9a9a9a8f5aefeefacfcbfa3a9fffdfffdfffcfefb)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193250883 2023.10.24 20:20:50)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 080f0c0e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193250895 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193250896 2023.10.24 20:20:50)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 080f0b0e095e541f0e5b1d525c0e5d0d5e0e0a0e01)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193250910 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193250911 2023.10.24 20:20:50)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 181f1b1f194e440f1e4b0d424c1e4d1d4e1e1a1e11)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193250914 2023.10.24 20:20:50)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 282f2c2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193250931 2023.10.24 20:20:50)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 37303332356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193257193 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193257194 2023.10.24 20:20:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b1b6b8e5e5e6e1a4e7e3a6ebe1b6b5b7b4b7b0b7e4)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193257199 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193257200 2023.10.24 20:20:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b1b7b1e5e6e7e7a4e7e4a6ebe1b6b5b7b4b6b9b7e7)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193257205 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193257206 2023.10.24 20:20:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b1b6b1e5b1e6b6a7b5e2f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193257220 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193257221 2023.10.24 20:20:57)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code c1c6cf95c596c6d79095879b91c7c5c7c5c7c4c6c3)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193257234 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193257235 2023.10.24 20:20:57)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code d0d6db82d9868cc7d687c58a84d685d586d6d2d6d9)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193257249 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193257250 2023.10.24 20:20:57)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code e0e6ebb3e9b6bcf7e0e6f5bab4e6b5e5b6e6e2e6e9)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698193257265 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193257266 2023.10.24 20:20:57)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code efe9e4bcb0b9b3f8eabbfab5bbe9baeab9e9ede9e6)
	(_ent
		(_time 1698193161350)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193257281 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193257282 2023.10.24 20:20:57)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code fff8ffafa8a8f8e9fdfeb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193257285 2023.10.24 20:20:57)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code fff9f3afaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193257295 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193257296 2023.10.24 20:20:57)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 0f0800085c5808195a0a49555f090b090b090a080d)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193257299 2023.10.24 20:20:57)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 0f0902095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193257315 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193257316 2023.10.24 20:20:57)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 1e18141942484209184d0b444a184b1b48181c1817)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193257330 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193257331 2023.10.24 20:20:57)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 2e28242a72787239287d3b747a287b2b78282c2827)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193257334 2023.10.24 20:20:57)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 2e28232a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698193257346 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193257347 2023.10.24 20:20:57)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 3e38343b6268622939382b646a386b3b68383c3837)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193257350 2023.10.24 20:20:57)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 4d4b404f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193328732 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193328733 2023.10.24 20:22:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 1c191d1b1a4b4c094a4e0b464c1b181a191a1d1a49)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193328738 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193328739 2023.10.24 20:22:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 1c18141b194a4a094a490b464c1b181a191b141a4a)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193328744 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193328745 2023.10.24 20:22:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 1c19141b4e4b1b0a184f5a464c1a181a181a191b1e)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193328762 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193328763 2023.10.24 20:22:08)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 3b3e3d3f6c6c3c2d6a6f7d616b3d3f3d3f3d3e3c39)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193328777 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193328778 2023.10.24 20:22:08)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 4b4f4849101d175c4d1c5e111f4d1e4e1d4d494d42)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193328799 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193328800 2023.10.24 20:22:08)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 5b5f5858000d074c5b5d4e010f5d0e5e0d5d595d52)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698193328815 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193328816 2023.10.24 20:22:08)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 6a6e696a323c367d6f3e7f303e6c3f6f3c6c686c63)
	(_ent
		(_time 1698193161350)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193328831 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193328832 2023.10.24 20:22:08)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 7a7f727b2a2d7d6c787b3c202a7c7e7c7e7c7f7d78)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193328835 2023.10.24 20:22:08)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 8a8e8e84dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193328847 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193328848 2023.10.24 20:22:08)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8a8f8c85dedd8d9cdf8fccd0da8c8e8c8e8c8f8d88)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193328851 2023.10.24 20:22:08)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 999d9d9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193328863 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193328864 2023.10.24 20:22:08)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 999d9a9699cfc58e9fca8cc3cd9fcc9ccf9f9b9f90)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193328878 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193328879 2023.10.24 20:22:08)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code a9adaafea9fff5beaffabcf3fdaffcacffafabafa0)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193328882 2023.10.24 20:22:08)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code b8bcbcecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193328900 2023.10.24 20:22:08)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code c8cccc9dc59e9fdfccc9da929cce9dcecbcec0cd9e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193532281 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193532282 2023.10.24 20:25:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 37356432656067226165206d673033313231363162)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193532287 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193532288 2023.10.24 20:25:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 37346d32666161226162206d6730333132303f3161)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193532293 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193532294 2023.10.24 20:25:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 37356d32316030213364716d673133313331323035)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193532309 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193532310 2023.10.24 20:25:32)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 56540254550151400702100c065052505250535154)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193532330 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193532331 2023.10.24 20:25:32)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 6665376669303a716031733c32603363306064606f)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193532344 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193532345 2023.10.24 20:25:32)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 7675277779202a617670632c22702373207074707f)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 981           1698193532360 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193532361 2023.10.24 20:25:32)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 8586d48b89d3d99280d190dfd183d080d38387838c)
	(_ent
		(_time 1698193532358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193532378 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193532379 2023.10.24 20:25:32)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 9597cf9a91c292839794d3cfc59391939193909297)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193532382 2023.10.24 20:25:32)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code a4a7f2f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193532395 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193532396 2023.10.24 20:25:32)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code b4b6e0e1b5e3b3a2e1b1f2eee4b2b0b2b0b2b1b3b6)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193532399 2023.10.24 20:25:32)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code b4b7e2e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193532415 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193532416 2023.10.24 20:25:32)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code c4c79591c99298d3c297d19e90c291c192c2c6c2cd)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193532429 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193532430 2023.10.24 20:25:32)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code d3d08281d9858fc4d580c68987d586d685d5d1d5da)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193532433 2023.10.24 20:25:32)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code d3d08581d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698193739328 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193739329 2023.10.24 20:28:59)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fefffcaefea9aeeba8ace9a4aef9faf8fbf8fff8ab)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193739334 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193739335 2023.10.24 20:28:59)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fefef5aefda8a8eba8abe9a4aef9faf8fbf9f6f8a8)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193739340 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193739341 2023.10.24 20:28:59)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 0e0f02085a5909180a5d48545e080a080a080b090c)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193739352 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193739353 2023.10.24 20:28:59)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 1d1c1f1b4c4a1a0b4c495b474d1b191b191b181a1f)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193739367 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193739368 2023.10.24 20:28:59)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 2d2d2a29707b713a2b7a3877792b78287b2b2f2b24)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193739381 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193739382 2023.10.24 20:28:59)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 3c3c3b39666a602b3c3a2966683a69396a3a3e3a35)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 981           1698193739402 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193739403 2023.10.24 20:28:59)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 4c4c4b4e161a105b49185916184a19491a4a4e4a45)
	(_ent
		(_time 1698193532357)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193739417 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193739418 2023.10.24 20:28:59)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5c5d505f0e0b5b4a5e5d1a060c5a585a585a595b5e)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193739421 2023.10.24 20:28:59)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5c5c5c5f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193739431 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193739432 2023.10.24 20:28:59)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6b6a696a3c3c6c7d3e6e2d313b6d6f6d6f6d6e6c69)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193739435 2023.10.24 20:28:59)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6b6b6b6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193739447 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193739448 2023.10.24 20:28:59)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 7b7b7c7a202d276c7d286e212f7d2e7e2d7d797d72)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193739463 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193739464 2023.10.24 20:28:59)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8b8b8c85d0ddd79c8dd89ed1df8dde8edd8d898d82)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193739467 2023.10.24 20:28:59)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8b8b8b85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698193768908 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193768909 2023.10.24 20:29:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 88db8e86d5dfd89ddeda9fd2d88f8c8e8d8e898edd)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193768914 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193768915 2023.10.24 20:29:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 98ca9797c6cece8dcecd8fc2c89f9c9e9d9f909ece)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193768920 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193768921 2023.10.24 20:29:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 98cb979791cf9f8e9ccbdec2c89e9c9e9c9e9d9f9a)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193768935 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193768936 2023.10.24 20:29:28)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code a7f4a6f1a5f0a0b1f6f3e1fdf7a1a3a1a3a1a2a0a5)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193768949 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193768950 2023.10.24 20:29:28)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code b7e5b3e3b9e1eba0b1e0a2ede3b1e2b2e1b1b5b1be)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193768964 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193768965 2023.10.24 20:29:28)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code c795c392c9919bd0c7c1d29d93c192c291c1c5c1ce)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698193768980 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193768981 2023.10.24 20:29:28)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code d684d284d9808ac1d382c38c82d083d380d0d4d0df)
	(_ent
		(_time 1698193768978)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193768996 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193768997 2023.10.24 20:29:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code e6b5e9b5e1b1e1f0e4e7a0bcb6e0e2e0e2e0e3e1e4)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193769000 2023.10.24 20:29:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code e6b4e5b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193769011 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193769012 2023.10.24 20:29:29)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f5a6f4a4f5a2f2e3a0f0b3afa5f3f1f3f1f3f0f2f7)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193769015 2023.10.24 20:29:29)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f5a7f6a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193769027 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193769028 2023.10.24 20:29:29)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 05570e03095359120356105f51035000530307030c)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193769041 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193769042 2023.10.24 20:29:29)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 15471e12194349021346004f41134010431317131c)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193769045 2023.10.24 20:29:29)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 15471912154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698193769057 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193769058 2023.10.24 20:29:29)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 24762f20297278332322317e70227121722226222d)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193769061 2023.10.24 20:29:29)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 24762820257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193770513 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193770514 2023.10.24 20:29:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d1828483858681c48783c68b81d6d5d7d4d7d0d784)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193770519 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193770520 2023.10.24 20:29:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d1838d83868787c48784c68b81d6d5d7d4d6d9d787)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193770525 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193770526 2023.10.24 20:29:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d1828d83d186d6c7d582978b81d7d5d7d5d7d4d6d3)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193770539 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193770540 2023.10.24 20:29:30)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code f1a2a3a0f5a6f6e7a0a5b7aba1f7f5f7f5f7f4f6f3)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193770554 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193770555 2023.10.24 20:29:30)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 0052560609565c170657155a540655055606020609)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193770580 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193770581 2023.10.24 20:29:30)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 1042461719464c071016054a441645154616121619)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698193770598 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193770599 2023.10.24 20:29:30)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 2072762429767c372574357a742675257626222629)
	(_ent
		(_time 1698193768977)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193770613 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193770614 2023.10.24 20:29:30)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 2f7c722b787828392d2e69757f292b292b292a282d)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193770617 2023.10.24 20:29:30)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 3f6d6e3a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193770628 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193770629 2023.10.24 20:29:30)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 3f6c6c3b6c6838296a3a79656f393b393b393a383d)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193770634 2023.10.24 20:29:30)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 4e1c1f4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193770650 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193770651 2023.10.24 20:29:30)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 5e0c085d02080249580d4b040a580b5b08585c5857)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193770664 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193770665 2023.10.24 20:29:30)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 6e3c386e32383279683d7b343a683b6b38686c6867)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193770668 2023.10.24 20:29:30)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 6e3c3f6e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698193770679 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193770680 2023.10.24 20:29:30)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 7d2f2b7c202b216a7a7b6827297b28782b7b7f7b74)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193770683 2023.10.24 20:29:30)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 7d2f2c7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 951           1698193782072 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193782073 2023.10.24 20:29:42)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code fcfaaeaca6aaa0ebf9a8e9a6a8faa9f9aafafefaf5)
	(_ent
		(_time 1698193768977)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 605           1698193824499 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193824500 2023.10.24 20:30:24)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b2e7b3e6e5e5e2a7e4e0a5e8e2b5b6b4b7b4b3b4e7)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193824505 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193824506 2023.10.24 20:30:24)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b2e6bae6e6e4e4a7e4e7a5e8e2b5b6b4b7b5bab4e4)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193824511 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193824512 2023.10.24 20:30:24)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c194c994c196c6d7c592879b91c7c5c7c5c7c4c6c3)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193824532 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193824533 2023.10.24 20:30:24)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code d184d782d586d6c78085978b81d7d5d7d5d7d4d6d3)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193824546 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193824547 2023.10.24 20:30:24)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code e1b5e2b2e9b7bdf6e7b6f4bbb5e7b4e4b7e7e3e7e8)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193824568 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193824569 2023.10.24 20:30:24)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 0054020609565c170006155a540655055606020609)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698193824584 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698193824585 2023.10.24 20:30:24)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 1044121719464c071513054a441645154616121619)
	(_ent
		(_time 1698193768977)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698193824611 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193824612 2023.10.24 20:30:24)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1f4a1618484818091d1e59454f191b191b191a181d)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193824615 2023.10.24 20:30:24)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1f4b1a184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193824628 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193824629 2023.10.24 20:30:24)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2f7a282a7c7828397a2a69757f292b292b292a282d)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193824632 2023.10.24 20:30:24)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 3e6a3b3b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193824644 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193824645 2023.10.24 20:30:24)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 3e6a3c3b62686229386d2b646a386b3b68383c3837)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193824658 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193824659 2023.10.24 20:30:24)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4e1a4c4c12181259481d5b141a481b4b18484c4847)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193824662 2023.10.24 20:30:24)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4e1a4b4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698193824673 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193824674 2023.10.24 20:30:24)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 5e0a5c5d0208024959584b040a580b5b08585c5857)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193824677 2023.10.24 20:30:24)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 5e0a5b5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193895252 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193895253 2023.10.24 20:31:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 10421417454740054642074a401714161516111645)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193895258 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193895259 2023.10.24 20:31:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 1f4c12181f49490a494a08454f181b191a18171949)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193895264 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193895265 2023.10.24 20:31:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 1f4d1218484818091b4c59454f191b191b191a181d)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193895278 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193895279 2023.10.24 20:31:35)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 2f7d2c2a7c7828397e7b69757f292b292b292a282d)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193895292 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193895293 2023.10.24 20:31:35)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 3f6c393a6069632839682a656b396a3a69393d3936)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193895314 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193895315 2023.10.24 20:31:35)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 4e1d484c121812594e485b141a481b4b18484c4847)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698193895361 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193895362 2023.10.24 20:31:35)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 7d2f707c282a7a6b7f7c3b272d7b797b797b787a7f)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193895368 2023.10.24 20:31:35)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 8dde8c83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193895392 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193895393 2023.10.24 20:31:35)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 9cce9f92cacb9b8ac999dac6cc9a989a989a999b9e)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193895400 2023.10.24 20:31:35)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code acffadfbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193895426 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193895427 2023.10.24 20:31:35)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code cb98cd9e909d97dccd98de919fcd9ece9dcdc9cdc2)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193895451 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193895452 2023.10.24 20:31:35)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code db88dd89808d87ccdd88ce818fdd8ede8dddd9ddd2)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193895458 2023.10.24 20:31:35)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code ebb8eab8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698193928929 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193928930 2023.10.24 20:32:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a7a4aef0f5f0f7b2f1f5b0fdf7a0a3a1a2a1a6a1f2)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193928935 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193928936 2023.10.24 20:32:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a7a5a7f0f6f1f1b2f1f2b0fdf7a0a3a1a2a0afa1f1)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193928941 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193928942 2023.10.24 20:32:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a7a4a7f0a1f0a0b1a3f4e1fdf7a1a3a1a3a1a2a0a5)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193928953 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193928954 2023.10.24 20:32:08)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code b7b4b9e2b5e0b0a1e6e3f1ede7b1b3b1b3b1b2b0b5)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193928971 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193928972 2023.10.24 20:32:08)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code c7c5cc92c9919bd0c190d29d93c192c291c1c5c1ce)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193928993 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193928994 2023.10.24 20:32:08)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code e6e4edb5e9b0baf1e6e0f3bcb2e0b3e3b0e0e4e0ef)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698193929039 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193929040 2023.10.24 20:32:09)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 15161412114212031714534f451311131113101217)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193929047 2023.10.24 20:32:09)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 15171812154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193929070 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193929071 2023.10.24 20:32:09)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 34373b30356333226131726e643230323032313336)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193929078 2023.10.24 20:32:09)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 34363931356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193929101 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193929102 2023.10.24 20:32:09)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 5351595059050f445500460907550656055551555a)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193929128 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193929129 2023.10.24 20:32:09)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 7270787379242e657421672826742777247470747b)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193929135 2023.10.24 20:32:09)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 72707f7375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698193929161 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193929162 2023.10.24 20:32:09)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 9290989d99c4ce85959487c8c694c797c49490949b)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193929168 2023.10.24 20:32:09)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 92909f9d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698193988420 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698193988421 2023.10.24 20:33:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 04060402555354115256135e540300020102050251)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698193988426 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698193988427 2023.10.24 20:33:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 04070d02565252115251135e5403000201030c0252)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698193988432 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698193988433 2023.10.24 20:33:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 04060d02015303120057425e540200020002010306)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698193988444 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698193988445 2023.10.24 20:33:08)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 232124262574243572776579732527252725262421)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698193988457 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698193988458 2023.10.24 20:33:08)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 2320212729757f342574367977257626752521252a)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698193988477 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698193988478 2023.10.24 20:33:08)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 4241404049141e554244571816441747144440444b)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698193988523 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193988524 2023.10.24 20:33:08)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 71737870712676677370372b217775777577747673)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698193988530 2023.10.24 20:33:08)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 71727470752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698193988554 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698193988555 2023.10.24 20:33:08)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 9092979e95c79786c595d6cac09694969496959792)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698193988561 2023.10.24 20:33:08)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 9093959f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698193988585 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698193988586 2023.10.24 20:33:08)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code b0b3b2e4b9e6eca7b6e3a5eae4b6e5b5e6b6b2b6b9)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698193988611 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698193988612 2023.10.24 20:33:08)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code bfbcbdebe0e9e3a8b9ecaae5ebb9eabae9b9bdb9b6)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698193988619 2023.10.24 20:33:08)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code cfccca9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698193988640 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698193988641 2023.10.24 20:33:08)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code dedddc8c828882c9d9d8cb848ad88bdb88d8dcd8d7)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698193988647 2023.10.24 20:33:08)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code eeedebbdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698194018178 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194018179 2023.10.24 20:33:38)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 491d4d4b151e195c1f1b5e13194e4d4f4c4f484f1c)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194018184 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194018185 2023.10.24 20:33:38)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 491c444b161f1f5c1f1c5e13194e4d4f4c4e414f1f)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194018190 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194018191 2023.10.24 20:33:38)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 491d444b411e4e5f4d1a0f13194f4d4f4d4f4c4e4b)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194018203 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194018204 2023.10.24 20:33:38)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 590d5a5b550e5e4f080d1f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194018218 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194018219 2023.10.24 20:33:38)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 693c6f69693f357e6f3e7c333d6f3c6c3f6f6b6f60)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194018243 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194018244 2023.10.24 20:33:38)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 88dd8e8689ded49f888e9dd2dc8edd8dde8e8a8e81)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698194018295 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194018296 2023.10.24 20:33:38)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b7e3bae3b1e0b0a1b5b6f1ede7b1b3b1b3b1b2b0b5)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194018303 2023.10.24 20:33:38)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code c693c793c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194018326 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194018327 2023.10.24 20:33:38)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code d682d585d581d1c083d3908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194018334 2023.10.24 20:33:38)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code e6b3e7b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194018359 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194018360 2023.10.24 20:33:38)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code f5a0f3a5f9a3a9e2f3a6e0afa1f3a0f0a3f3f7f3fc)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194018383 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194018384 2023.10.24 20:33:38)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 14411113194248031247014e40124111421216121d)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194018391 2023.10.24 20:33:38)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 14411613154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698194018414 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194018415 2023.10.24 20:33:38)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 34613131396268233332216e60326131623236323d)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194018422 2023.10.24 20:33:38)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 34613631356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698194040035 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194040036 2023.10.24 20:34:00)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code adabfdfaacfafdb8fbffbaf7fdaaa9aba8abacabf8)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194040041 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194040042 2023.10.24 20:34:00)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code adaaf4faaffbfbb8fbf8baf7fdaaa9aba8aaa5abfb)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194040047 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194040048 2023.10.24 20:34:00)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code adabf4faf8faaabba9feebf7fdaba9aba9aba8aaaf)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194040060 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194040061 2023.10.24 20:34:00)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code bcbaebe9eaebbbaaede8fae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194040076 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194040077 2023.10.24 20:34:00)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code cccb9e99969a90dbca9bd99698ca99c99acacecac5)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194040097 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194040098 2023.10.24 20:34:00)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code dcdb8e8e868a80cbdcdac98688da89d98adadedad5)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698194040113 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698194040114 2023.10.24 20:34:00)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code ebecb9b8b0bdb7fceee8feb1bfedbeeebdede9ede2)
	(_ent
		(_time 1698193929005)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698194040129 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194040130 2023.10.24 20:34:00)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code fbfda2aba8acfcedf9fabda1abfdfffdfffdfefcf9)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194040133 2023.10.24 20:34:00)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0a0d5c0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194040145 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194040146 2023.10.24 20:34:00)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 0a0c5e0d5e5d0d1c5f0f4c505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194040149 2023.10.24 20:34:00)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1a1d4c1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194040161 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194040162 2023.10.24 20:34:00)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2a2d7b2e727c763d2c793f707e2c7f2f7c2c282c23)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194040177 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194040178 2023.10.24 20:34:00)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 393e683c396f652e3f6a2c636d3f6c3c6f3f3b3f30)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194040181 2023.10.24 20:34:00)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 393e6f3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698194040193 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194040194 2023.10.24 20:34:00)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 494e184b491f155e4e4f5c131d4f1c4c1f4f4b4f40)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194040197 2023.10.24 20:34:00)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 494e1f4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698194042554 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194042555 2023.10.24 20:34:02)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8087858ed5d7d095d6d297dad087848685868186d5)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194042560 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194042561 2023.10.24 20:34:02)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 80868c8ed6d6d695d6d597dad087848685878886d6)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194042566 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194042567 2023.10.24 20:34:02)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 80878c8e81d7879684d3c6dad08684868486858782)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194042580 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194042581 2023.10.24 20:34:02)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9097929e95c79786c1c4d6cac09694969496959792)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194042595 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194042596 2023.10.24 20:34:02)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code a0a6a7f7a9f6fcb7a6f7b5faf4a6f5a5f6a6a2a6a9)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194042615 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194042616 2023.10.24 20:34:02)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code bfb9b8ebe0e9e3a8bfb9aae5ebb9eabae9b9bdb9b6)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698194042630 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698194042631 2023.10.24 20:34:02)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code cec8c99b929892d9cbcddb949ac89bcb98c8ccc8c7)
	(_ent
		(_time 1698193929005)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698194042645 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194042646 2023.10.24 20:34:02)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code ded9d28c8a89d9c8dcdf98848ed8dad8dad8dbd9dc)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194042649 2023.10.24 20:34:02)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code ded8de8c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194042660 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194042661 2023.10.24 20:34:02)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code ded9dc8d8e89d9c88bdb98848ed8dad8dad8dbd9dc)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194042664 2023.10.24 20:34:02)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code eee8eebdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194042676 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194042677 2023.10.24 20:34:02)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code eee8e9bdb2b8b2f9e8bdfbb4bae8bbebb8e8ece8e7)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194042690 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194042691 2023.10.24 20:34:02)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code fdfbfaada0aba1eafbaee8a7a9fba8f8abfbfffbf4)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194042694 2023.10.24 20:34:02)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code fdfbfdadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698194042704 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194042705 2023.10.24 20:34:02)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 0d0b0b0b505b511a0a0b1857590b58085b0b0f0b04)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194042708 2023.10.24 20:34:02)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 0d0b0c0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698194057897 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194057898 2023.10.24 20:34:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 70737171252720652622672a207774767576717625)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194057903 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194057904 2023.10.24 20:34:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 70727871262626652625672a207774767577787626)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194057909 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194057910 2023.10.24 20:34:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 70737871712777667423362a207674767476757772)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194057923 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194057924 2023.10.24 20:34:17)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 8083868f85d78796d1d4c6dad08684868486858782)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194057937 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194057938 2023.10.24 20:34:17)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 8f8d8c81d0d9d39889d89ad5db89da8ad9898d8986)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194057957 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194057958 2023.10.24 20:34:17)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 9f9d9c90c0c9c3889f998ac5cb99ca9ac9999d9996)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698194057973 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698194057974 2023.10.24 20:34:17)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code afadacf8f0f9f3b8aaacbaf5fba9faaaf9a9ada9a6)
	(_ent
		(_time 1698193929005)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698194057987 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194057988 2023.10.24 20:34:17)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code bebdb6eaeae9b9a8bcbff8e4eeb8bab8bab8bbb9bc)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194057991 2023.10.24 20:34:17)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code ceccca9b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194058003 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194058004 2023.10.24 20:34:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code cecdc89a9e99c9d89bcb88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194058007 2023.10.24 20:34:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code dddfd98f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194058019 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194058020 2023.10.24 20:34:18)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code dddfde8f808b81cadb8ec88789db88d88bdbdfdbd4)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194058033 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194058034 2023.10.24 20:34:18)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code edefeebeb0bbb1faebbef8b7b9ebb8e8bbebefebe4)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194058037 2023.10.24 20:34:18)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code edefe9bebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698194058048 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194058049 2023.10.24 20:34:18)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code fdfffeada0aba1eafafbe8a7a9fba8f8abfbfffbf4)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194058052 2023.10.24 20:34:18)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code fdfff9adacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698194120996 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194120997 2023.10.24 20:35:20)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code e6e4e1b5b5b1b6f3b0b4f1bcb6e1e2e0e3e0e7e0b3)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194121002 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194121003 2023.10.24 20:35:20)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code e6e5e8b5b6b0b0f3b0b3f1bcb6e1e2e0e3e1eee0b0)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194121008 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194121009 2023.10.24 20:35:21)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code e6e4e8b5e1b1e1f0e2b5a0bcb6e0e2e0e2e0e3e1e4)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194121027 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194121028 2023.10.24 20:35:21)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 05070402055202135451435f550301030103000207)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194121044 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194121045 2023.10.24 20:35:21)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 15161112194349021342004f41134010431317131c)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194121074 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194121075 2023.10.24 20:35:21)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 34373031396268233432216e60326131623236323d)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698194121092 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 16))
	(_version ve8)
	(_time 1698194121093 2023.10.24 20:35:21)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 44474046491218534147511e10421141124246424d)
	(_ent
		(_time 1698193929005)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 19(_prcs 0((_others(i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698194121108 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194121109 2023.10.24 20:35:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 53515c505104544551521509035557555755565451)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194121112 2023.10.24 20:35:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5350505055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194121125 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194121126 2023.10.24 20:35:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 636162626534647536662539336567656765666461)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194121129 2023.10.24 20:35:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6360606365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194121143 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194121144 2023.10.24 20:35:21)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 7271767379242e657421672826742777247470747b)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194121159 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194121160 2023.10.24 20:35:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8281868c89d4de9584d197d8d684d787d48480848b)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194121163 2023.10.24 20:35:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 9291919d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698194121178 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194121179 2023.10.24 20:35:21)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code a1a2a5f6a9f7fdb6a6a7b4fbf5a7f4a4f7a7a3a7a8)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194121188 2023.10.24 20:35:21)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code a1a2a2f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698194168089 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194168090 2023.10.24 20:36:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dc8c888eda8b8cc98a8ecb868cdbd8dad9daddda89)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194168095 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194168096 2023.10.24 20:36:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dc8d818ed98a8ac98a89cb868cdbd8dad9dbd4da8a)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194168101 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194168102 2023.10.24 20:36:08)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dc8c818e8e8bdbcad88f9a868cdad8dad8dad9dbde)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194168120 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194168121 2023.10.24 20:36:08)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code fbaba8aaacacfcedaaafbda1abfdfffdfffdfefcf9)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194168134 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194168135 2023.10.24 20:36:08)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 0a5b5f0c525c561d0c5d1f505e0c5f0f5c0c080c03)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194168148 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194168149 2023.10.24 20:36:08)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 1a4b4f1d424c460d1a1c0f404e1c4f1f4c1c181c13)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698194168169 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 18))
	(_version ve8)
	(_time 1698194168170 2023.10.24 20:36:08)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 2a7b7f2e727c763d2f293f707e2c7f2f7c2c282c23)
	(_ent
		(_time 1698193929005)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 21(_prcs 0((_others(i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698194168218 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194168219 2023.10.24 20:36:08)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5909075a510e5e4f5b581f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194168225 2023.10.24 20:36:08)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 68393a68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194168250 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194168251 2023.10.24 20:36:08)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 78282878752f7f6e2d7d3e22287e7c7e7c7e7d7f7a)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194168258 2023.10.24 20:36:08)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 87d6d58985d1d090838695ddd381d28184818f82d1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194168283 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194168284 2023.10.24 20:36:08)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 97c6c29899c1cb8091c482cdc391c292c19195919e)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194168309 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194168310 2023.10.24 20:36:08)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code b6e7e3e2b9e0eaa1b0e5a3ece2b0e3b3e0b0b4b0bf)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194168317 2023.10.24 20:36:08)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code c6979493c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698194168341 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194168342 2023.10.24 20:36:08)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code d6878384d9808ac1d1d0c38c82d083d380d0d4d0df)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194168348 2023.10.24 20:36:08)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code e5b4b7b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698194209682 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194209683 2023.10.24 20:36:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 55025556050205400307420f055251535053545300)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194209688 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194209689 2023.10.24 20:36:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 55035c56060303400300420f0552515350525d5303)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194209694 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194209695 2023.10.24 20:36:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 55025c56510252435106130f055351535153505257)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194209714 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194209715 2023.10.24 20:36:49)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 75227275752272632421332f257371737173707277)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194209728 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194209729 2023.10.24 20:36:49)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 84d2868a89d2d89382d391ded082d181d28286828d)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194209743 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194209744 2023.10.24 20:36:49)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 94c2969b99c2c883949281cec092c191c29296929d)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 951           1698194209759 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 9(behavioral 0 18))
	(_version ve8)
	(_time 1698194209760 2023.10.24 20:36:49)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code a3f5a1f4a9f5ffb4a6a0b6f9f7a5f6a6f5a5a1a5aa)
	(_ent
		(_time 1698193929005)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 21(_prcs 0((_others(i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698194209775 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194209776 2023.10.24 20:36:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b3e4bae7b1e4b4a5b1b2f5e9e3b5b7b5b7b5b6b4b1)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194209779 2023.10.24 20:36:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b3e5b6e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194209792 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194209793 2023.10.24 20:36:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c394c497c594c4d596c6859993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194209796 2023.10.24 20:36:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c395c696c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194209809 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194209810 2023.10.24 20:36:49)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code d284d080d9848ec5d481c78886d487d784d4d0d4db)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194209823 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194209824 2023.10.24 20:36:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e2b4e0b1e9b4bef5e4b1f7b8b6e4b7e7b4e4e0e4eb)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194209827 2023.10.24 20:36:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e2b4e7b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1409          1698194209839 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194209840 2023.10.24 20:36:49)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code f2a4f0a2f9a4aee5f5f4e7a8a6f4a7f7a4f4f0f4fb)
	(_ent
		(_time 1698193013857)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 21(_arch(_uni))))
		(_sig(_int B 2 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 24(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 488 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 51 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194209843 2023.10.24 20:36:49)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code f2a4f7a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1698194221935 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194221936 2023.10.24 20:37:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2f7d2f2b2c787f3a797d38757f282b292a292e297a)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194221941 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194221942 2023.10.24 20:37:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2f7c262b2f79793a797a38757f282b292a28272979)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194221947 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194221948 2023.10.24 20:37:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2f7d262b787828392b7c69757f292b292b292a282d)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194221966 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194221967 2023.10.24 20:37:01)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 4f1d484c1c1848591e1b09151f494b494b494a484d)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194221980 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194221981 2023.10.24 20:37:01)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 5e0d5c5d0208024958094b040a580b5b08585c5857)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194221994 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194221995 2023.10.24 20:37:01)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 6e3d6c6e323832796e687b343a683b6b38686c6867)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 921           1698194222009 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 15))
	(_version ve8)
	(_time 1698194222010 2023.10.24 20:37:02)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 7d2e7f7c202b216a787f6827297b28782b7b7f7b74)
	(_ent
		(_time 1698194222007)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698194222038 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194222039 2023.10.24 20:37:02)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 9dcf9492c8ca9a8b9f9cdbc7cd9b999b999b989a9f)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194222042 2023.10.24 20:37:02)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 9dce9892cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194222054 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194222055 2023.10.24 20:37:02)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code acfeabfafafbabbaf9a9eaf6fcaaa8aaa8aaa9abae)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194222058 2023.10.24 20:37:02)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code acffa9fbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194222070 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194222071 2023.10.24 20:37:02)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code bcefbee8e6eae0abbaefa9e6e8bae9b9eababebab5)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194222083 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194222084 2023.10.24 20:37:02)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code cc9fce99969a90dbca9fd99698ca99c99acacecac5)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194222087 2023.10.24 20:37:02)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code cc9fc9999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698194234524 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194234525 2023.10.24 20:37:14)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 61676261353631743733763b316665676467606734)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194234532 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194234533 2023.10.24 20:37:14)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 61666b61363737743734763b316665676466696737)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194234538 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194234539 2023.10.24 20:37:14)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 61676b61613666776532273b316765676567646663)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194234558 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194234559 2023.10.24 20:37:14)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 8086848f85d78796d1d4c6dad08684868486858782)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194234572 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194234573 2023.10.24 20:37:14)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 9097919f99c6cc8796c785cac496c595c696929699)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194234586 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194234587 2023.10.24 20:37:14)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code a0a7a1f7a9f6fcb7a0a6b5faf4a6f5a5f6a6a2a6a9)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 921           1698194234602 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 15))
	(_version ve8)
	(_time 1698194234603 2023.10.24 20:37:14)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code afa8aef8f0f9f3b8aaadbaf5fba9faaaf9a9ada9a6)
	(_ent
		(_time 1698194222006)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698194234623 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194234624 2023.10.24 20:37:14)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code bfb9b5ebe8e8b8a9bdbef9e5efb9bbb9bbb9bab8bd)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194234627 2023.10.24 20:37:14)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code bfb8b9ebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194234643 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194234644 2023.10.24 20:37:14)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code cec8ca9a9e99c9d89bcb88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194234647 2023.10.24 20:37:14)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code cec9c89b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194234658 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194234659 2023.10.24 20:37:14)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code ded9df8c828882c9d88dcb848ad88bdb88d8dcd8d7)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194234671 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194234672 2023.10.24 20:37:14)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code eee9efbdb2b8b2f9e8bdfbb4bae8bbebb8e8ece8e7)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194234675 2023.10.24 20:37:14)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code eee9e8bdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1379          1698194234687 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698194234688 2023.10.24 20:37:14)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code fdfafcada0aba1eafbade8a7a9fba8f8abfbfffbf4)
	(_ent
		(_time 1698194234685)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Result 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 20(_arch(_uni))))
		(_sig(_int B 2 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 458 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 50 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194234694 2023.10.24 20:37:14)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 0d0a0a0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 921           1698194241148 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 15))
	(_version ve8)
	(_time 1698194241149 2023.10.24 20:37:21)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 4244124049141e554740571816441747144440444b)
	(_ent
		(_time 1698194222006)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 921           1698194283747 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 15))
	(_version ve8)
	(_time 1698194283748 2023.10.24 20:38:03)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code a4f0a5f3a9f2f8b3a1a6b1fef0a2f1a1f2a2a6a2ad)
	(_ent
		(_time 1698194222006)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1420          1698194283774 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698194283775 2023.10.24 20:38:03)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code c397c296c9959fd4c590d69997c596c695c5c1c5ca)
	(_ent
		(_time 1698194234684)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Result 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 20(_arch(_uni))))
		(_sig(_int B 2 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33751810)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 458 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 49 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194283785 2023.10.24 20:38:03)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code d387d581d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698194327642 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194327643 2023.10.24 20:38:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 16164211454146034044014c461112101310171043)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194327648 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194327649 2023.10.24 20:38:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 26277b22767070337073317c7621222023212e2070)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194327654 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194327655 2023.10.24 20:38:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 26267b22217121302275607c762022202220232124)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194327676 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194327677 2023.10.24 20:38:47)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 45451646451242531411031f154341434143404247)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194327691 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194327692 2023.10.24 20:38:47)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 45441347491319524312501f11431040134347434c)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194327705 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194327706 2023.10.24 20:38:47)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 55540356590309425553400f01530050035357535c)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698194327751 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194327752 2023.10.24 20:38:47)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 8484d98a81d383928685c2ded48280828082818386)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194327758 2023.10.24 20:38:47)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 9392c29c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194327783 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194327784 2023.10.24 20:38:47)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code a3a3f0f5a5f4a4b5f6a6e5f9f3a5a7a5a7a5a6a4a1)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194327792 2023.10.24 20:38:47)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code b3b2e2e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194327817 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194327818 2023.10.24 20:38:47)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code d2d38480d9848ec5d481c78886d487d784d4d0d4db)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194327848 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194327849 2023.10.24 20:38:47)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code f1f0a7a1f9a7ade6f7a2e4aba5f7a4f4a7f7f3f7f8)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194327855 2023.10.24 20:38:47)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code f1f0a0a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1379          1698194327879 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698194327880 2023.10.24 20:38:47)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 1011451719464c071643054a441645154616121619)
	(_ent
		(_time 1698194234684)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Result 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 20(_arch(_uni))))
		(_sig(_int B 2 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 458 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 49 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194327889 2023.10.24 20:38:47)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 10114217154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698194336130 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194336131 2023.10.24 20:38:56)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 4a441d484e1d1a5f1c185d101a4d4e4c4f4c4b4c1f)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194336139 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194336140 2023.10.24 20:38:56)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 4a4514484d1c1c5f1c1f5d101a4d4e4c4f4d424c1c)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194336145 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194336146 2023.10.24 20:38:56)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 4a4414481a1d4d5c4e190c101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194336167 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194336168 2023.10.24 20:38:56)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 6a643a6b3e3d6d7c3b3e2c303a6c6e6c6e6c6f6d68)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194336181 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194336182 2023.10.24 20:38:56)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 79762c78792f256e7f2e6c232d7f2c7c2f7f7b7f70)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194336195 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194336196 2023.10.24 20:38:56)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 8986dc8789dfd59e898f9cd3dd8fdc8cdf8f8b8f80)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000056 55 1095          1698194336264 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194336265 2023.10.24 20:38:56)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code c7c99992c190c0d1c5c6819d97c1c3c1c3c1c2c0c5)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194336270 2023.10.24 20:38:56)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d7d88585d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194336294 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194336295 2023.10.24 20:38:56)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code e7e9b7b5e5b0e0f1b2e2a1bdb7e1e3e1e3e1e2e0e5)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194336301 2023.10.24 20:38:56)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f6f9a4a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194336326 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194336327 2023.10.24 20:38:56)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 0608050009505a110055135c52005303500004000f)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194336351 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194336352 2023.10.24 20:38:56)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 252b2621297379322376307f71237020732327232c)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194336359 2023.10.24 20:38:56)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 252b2121257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1379          1698194336382 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698194336383 2023.10.24 20:38:56)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 444a4746491218534217511e10421141124246424d)
	(_ent
		(_time 1698194234684)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Result 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 20(_arch(_uni))))
		(_sig(_int B 2 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 458 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 49 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194336390 2023.10.24 20:38:56)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 444a4046451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698194367982 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194367983 2023.10.24 20:39:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code aea8fdf9aef9febbf8fcb9f4fea9aaa8aba8afa8fb)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698194367988 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194367989 2023.10.24 20:39:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code aea9f4f9adf8f8bbf8fbb9f4fea9aaa8aba9a6a8f8)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698194367994 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194367995 2023.10.24 20:39:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code aea8f4f9faf9a9b8aafde8f4fea8aaa8aaa8aba9ac)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698194368012 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194368013 2023.10.24 20:39:28)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code cdcb99999c9acadb9c998b979dcbc9cbc9cbc8cacf)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698194368026 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194368027 2023.10.24 20:39:28)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code ddda8c8f808b81cadb8ac88789db88d88bdbdfdbd4)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1786          1698194368047 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194368048 2023.10.24 20:39:28)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code edeabcbeb0bbb1faedebf8b7b9ebb8e8bbebefebe4)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 921           1698194368062 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 15))
	(_version ve8)
	(_time 1698194368063 2023.10.24 20:39:28)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code fcfbadaca6aaa0ebf9fee9a6a8faa9f9aafafefaf5)
	(_ent
		(_time 1698194222006)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1095          1698194368081 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194368082 2023.10.24 20:39:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0c0a570a5e5b0b1a0e0d4a565c0a080a080a090b0e)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194368085 2023.10.24 20:39:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1c1b4b1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698194368095 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194368096 2023.10.24 20:39:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1c1a491a4a4b1b0a49195a464c1a181a181a191b1e)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194368099 2023.10.24 20:39:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1c1b4b1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1391          1698194368143 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194368144 2023.10.24 20:39:28)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 5a5d0a59020c064d5c094f000e5c0f5f0c5c585c53)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698194368159 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194368160 2023.10.24 20:39:28)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 5a5d0a59020c064d5c094f000e5c0f5f0c5c585c53)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194368163 2023.10.24 20:39:28)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 6a6d3d6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1379          1698194368177 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698194368178 2023.10.24 20:39:28)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 797e2978792f256e7f2a6c232d7f2c7c2f7f7b7f70)
	(_ent
		(_time 1698194234684)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Result 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 20(_arch(_uni))))
		(_sig(_int B 2 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 458 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 49 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194368181 2023.10.24 20:39:28)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code 797e2e78752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000051 55 605           1698194370143 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698194370144 2023.10.24 20:39:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 1a1d1f1d1e4d4a0f4c480d404a1d1e1c1f1c1b1c4f)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1698194370149 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698194370150 2023.10.24 20:39:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2a2c262e2d7c7c3f7c7f3d707a2d2e2c2f2d222c7c)
	(_ent
		(_time 1698191648351)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1698194370155 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698194370156 2023.10.24 20:39:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2a2d262e7a7d2d3c2e796c707a2c2e2c2e2c2f2d28)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1698194370174 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698194370175 2023.10.24 20:39:30)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 3a3d383e6e6d3d2c6b6e7c606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2208          1698194370188 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698194370189 2023.10.24 20:39:30)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 494f4e4b491f155e4f1e5c131d4f1c4c1f4f4b4f40)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 1786          1698194370201 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698194370202 2023.10.24 20:39:30)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 595f5e5a590f054e595f4c030d5f0c5c0f5f5b5f50)
	(_ent
		(_time 1698190655775)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int Sum 2 0 51(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 68(_for 3 )
		(_object
			(_cnst(_int i 3 0 68(_arch)))
			(_prcs
				(line__69(_arch 0 0 69(_assignment(_trgt(4(_object 0)))(_sens(0(_object 0))(1(_object 0)))(_read(0(_object 0))(1(_object 0))))))
			)
		)
		(_part (1(_object 0))(0(_object 0))
		)
	)
	(_inst ADDER 0 73(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 55(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 68(_scalar (_to i 0 i 15))))
		(_prcs
			(line__79(_arch 1 0 79(_assignment(_trgt(3))(_sens(5(15))))))
			(line__82(_arch 2 0 82(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
V 000051 55 921           1698194370215 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 15))
	(_version ve8)
	(_time 1698194370216 2023.10.24 20:39:30)
	(_source(\../src/16-bit Multiplier.vhd\))
	(_parameters tan)
	(_code 696f6e69693f357e6c6b7c333d6f3c6c3f6f6b6f60)
	(_ent
		(_time 1698194222006)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_var(_int TempResult 2 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
V 000056 55 1095          1698194370230 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698194370231 2023.10.24 20:39:30)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 787f7479712f7f6e7a793e22287e7c7e7c7e7d7f7a)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698194370234 2023.10.24 20:39:30)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 787e7879752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 1149          1698194370246 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698194370247 2023.10.24 20:39:30)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 888f8a8785df8f9edd8dced2d88e8c8e8c8e8d8f8a)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698194370250 2023.10.24 20:39:30)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 888e888685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1391          1698194370260 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 18(tb_architecture 0 21))
	(_version ve8)
	(_time 1698194370261 2023.10.24 20:39:30)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 9791909899c1cb8091c482cdc391c292c19195919e)
	(_ent
		(_time 1698190309740)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int D 0 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 33(_arch(_uni))))
		(_sig(_int B_tb 1 0 33(_arch(_uni))))
		(_sig(_int D_tb 1 0 34(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686019)
	)
	(_model . TB_architecture 1 -1)
)
V 000056 55 1233          1698194370274 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698194370275 2023.10.24 20:39:30)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code a7a1a0f0a9f1fbb0a1f4b2fdf3a1f2a2f1a1a5a1ae)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698194370278 2023.10.24 20:39:30)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code a7a1a7f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000056 55 1379          1698194370289 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_multiplier_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698194370290 2023.10.24 20:39:30)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code b7b1b0e3b9e1eba0b1e4a2ede3b1e2b2e1b1b5b1be)
	(_ent
		(_time 1698194234684)
	)
	(_comp
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Result 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(Result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 20(_arch(_uni))))
		(_sig(_int B 2 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~134 0 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int Result 3 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000055 55 458 0 testbench_for_sixteen_bit_multiplier
(_configuration VHDL (testbench_for_sixteen_bit_multiplier 0 49 (sixteen_bit_multiplier_tb))
	(_version ve8)
	(_time 1698194370293 2023.10.24 20:39:30)
	(_source(\../src/TestBench/sixteen_bit_multiplier_TB.vhd\))
	(_parameters tan)
	(_code b7b1b7e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_multiplier behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
