Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 17:55:40 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_10/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 1216        0.009        0.000                      0                 1216        1.975        0.000                       0                  1217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.251}        4.501           222.173         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.000        0.000                      0                 1216        0.009        0.000                      0                 1216        1.975        0.000                       0                  1217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.250ns period=4.501ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.250ns period=4.501ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.501ns  (vclock rise@4.501ns - vclock rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.831ns (40.843%)  route 2.652ns (59.157%))
  Logic Levels:           18  (CARRY8=10 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns = ( 6.660 - 4.501 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.701ns (routing 0.711ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.646ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1216, routed)        1.701     2.647    demux/CLK
    SLICE_X111Y488       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y488       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.726 r  demux/sel_reg[1]/Q
                         net (fo=31, routed)          0.252     2.978    demux/sel[1]
    SLICE_X110Y488       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     3.218 f  demux/sel_reg[8]_i_6/O[5]
                         net (fo=42, routed)          0.151     3.369    demux/p_1_in[5]
    SLICE_X111Y488       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.459 f  demux/sel[8]_i_235/O
                         net (fo=1, routed)           0.231     3.690    demux/sel[8]_i_235_n_0
    SLICE_X108Y487       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     3.783 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     3.809    demux/sel_reg[8]_i_200_n_0
    SLICE_X108Y488       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.886 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=31, routed)          0.221     4.107    demux_n_9
    SLICE_X109Y487       LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     4.250 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.233     4.483    sel[8]_i_136_n_0
    SLICE_X109Y487       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.533 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.008     4.541    demux/sel[8]_i_73_0[5]
    SLICE_X109Y487       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.656 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.682    demux/sel_reg[8]_i_81_n_0
    SLICE_X109Y488       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.758 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.268     5.026    demux_n_89
    SLICE_X106Y488       LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.138     5.164 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.184     5.348    sel[8]_i_32_n_0
    SLICE_X106Y488       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.397 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     5.408    demux/sel[8]_i_25_0[5]
    SLICE_X106Y488       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.563 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.589    demux/sel_reg[8]_i_19_n_0
    SLICE_X106Y489       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.645 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.312     5.957    demux_n_104
    SLICE_X106Y490       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     6.089 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.174     6.263    sel_reg[8]_i_18_n_13
    SLICE_X107Y490       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     6.300 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.022     6.322    demux/sel_reg[0]_9[4]
    SLICE_X107Y490       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.481 r  demux/sel_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.507    demux/sel_reg[8]_i_3_n_0
    SLICE_X107Y491       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.563 r  demux/sel_reg[8]_i_4/O[0]
                         net (fo=6, routed)           0.331     6.894    demux/sel_reg[8]_i_4_n_15
    SLICE_X111Y490       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.944 r  demux/sel[4]_i_3/O
                         net (fo=4, routed)           0.101     7.045    demux/sel[4]_i_3_n_0
    SLICE_X111Y488       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     7.081 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.049     7.130    demux/sel20_in[1]
    SLICE_X111Y488       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.501     4.501 r  
    AP13                                              0.000     4.501 r  clk (IN)
                         net (fo=0)                   0.000     4.501    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.846 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.846    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.846 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.133    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.157 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1216, routed)        1.503     6.660    demux/CLK
    SLICE_X111Y488       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.481     7.140    
                         clock uncertainty           -0.035     7.105    
    SLICE_X111Y488       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.130    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.130    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 demux/genblk1[54].z_reg[54][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.250ns period=4.501ns})
  Destination:            genblk1[54].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.250ns period=4.501ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Net Delay (Source):      1.516ns (routing 0.646ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.711ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1216, routed)        1.516     2.172    demux/CLK
    SLICE_X108Y485       FDRE                                         r  demux/genblk1[54].z_reg[54][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y485       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.230 r  demux/genblk1[54].z_reg[54][1]/Q
                         net (fo=1, routed)           0.119     2.349    genblk1[54].reg_in/D[1]
    SLICE_X110Y484       FDRE                                         r  genblk1[54].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1216, routed)        1.736     2.682    genblk1[54].reg_in/CLK
    SLICE_X110Y484       FDRE                                         r  genblk1[54].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.403     2.280    
    SLICE_X110Y484       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.340    genblk1[54].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.250 }
Period(ns):         4.501
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.501       3.211      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.250       1.975      SLICE_X107Y481  demux/genblk1[43].z_reg[43][2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.250       1.975      SLICE_X116Y476  demux/genblk1[109].z_reg[109][1]/C



