###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        72290   # Number of WRITE/WRITEP commands
num_reads_done                 =       473103   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       370563   # Number of read row buffer hits
num_read_cmds                  =       473103   # Number of READ/READP commands
num_writes_done                =        72296   # Number of read requests issued
num_write_row_hits             =        51196   # Number of write row buffer hits
num_act_cmds                   =       123974   # Number of ACT commands
num_pre_cmds                   =       123946   # Number of PRE commands
num_ondemand_pres              =       102385   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9272464   # Cyles of rank active rank.0
rank_active_cycles.1           =      8961327   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       727536   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1038673   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       505222   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5537   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2841   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5672   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4179   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          401   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          199   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          298   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          468   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          786   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19814   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =          135   # Write cmd latency (cycles)
write_latency[40-59]           =          154   # Write cmd latency (cycles)
write_latency[60-79]           =          340   # Write cmd latency (cycles)
write_latency[80-99]           =          754   # Write cmd latency (cycles)
write_latency[100-119]         =         1277   # Write cmd latency (cycles)
write_latency[120-139]         =         2556   # Write cmd latency (cycles)
write_latency[140-159]         =         3624   # Write cmd latency (cycles)
write_latency[160-179]         =         4323   # Write cmd latency (cycles)
write_latency[180-199]         =         4686   # Write cmd latency (cycles)
write_latency[200-]            =        54438   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       217424   # Read request latency (cycles)
read_latency[40-59]            =        67159   # Read request latency (cycles)
read_latency[60-79]            =        68692   # Read request latency (cycles)
read_latency[80-99]            =        25910   # Read request latency (cycles)
read_latency[100-119]          =        18842   # Read request latency (cycles)
read_latency[120-139]          =        13905   # Read request latency (cycles)
read_latency[140-159]          =         7987   # Read request latency (cycles)
read_latency[160-179]          =         5771   # Read request latency (cycles)
read_latency[180-199]          =         4491   # Read request latency (cycles)
read_latency[200-]             =        42922   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.60872e+08   # Write energy
read_energy                    =  1.90755e+09   # Read energy
act_energy                     =  3.39193e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.49217e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.98563e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78602e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59187e+09   # Active standby energy rank.1
average_read_latency           =      88.1838   # Average read request latency (cycles)
average_interarrival           =      18.3346   # Average request interarrival latency (cycles)
total_energy                   =  1.55379e+10   # Total energy (pJ)
average_power                  =      1553.79   # Average power (mW)
average_bandwidth              =      4.65407   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        83254   # Number of WRITE/WRITEP commands
num_reads_done                 =       507744   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       384275   # Number of read row buffer hits
num_read_cmds                  =       507749   # Number of READ/READP commands
num_writes_done                =        83275   # Number of read requests issued
num_write_row_hits             =        57599   # Number of write row buffer hits
num_act_cmds                   =       149688   # Number of ACT commands
num_pre_cmds                   =       149657   # Number of PRE commands
num_ondemand_pres              =       127778   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9068089   # Cyles of rank active rank.0
rank_active_cycles.1           =      9070263   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       931911   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       929737   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       552596   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3932   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2789   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5674   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4102   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          404   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          203   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          295   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          460   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          815   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19764   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =          120   # Write cmd latency (cycles)
write_latency[40-59]           =          114   # Write cmd latency (cycles)
write_latency[60-79]           =          222   # Write cmd latency (cycles)
write_latency[80-99]           =          522   # Write cmd latency (cycles)
write_latency[100-119]         =          966   # Write cmd latency (cycles)
write_latency[120-139]         =         2022   # Write cmd latency (cycles)
write_latency[140-159]         =         3080   # Write cmd latency (cycles)
write_latency[160-179]         =         4065   # Write cmd latency (cycles)
write_latency[180-199]         =         4448   # Write cmd latency (cycles)
write_latency[200-]            =        67693   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       210816   # Read request latency (cycles)
read_latency[40-59]            =        66119   # Read request latency (cycles)
read_latency[60-79]            =        75495   # Read request latency (cycles)
read_latency[80-99]            =        30338   # Read request latency (cycles)
read_latency[100-119]          =        22648   # Read request latency (cycles)
read_latency[120-139]          =        17445   # Read request latency (cycles)
read_latency[140-159]          =        10544   # Read request latency (cycles)
read_latency[160-179]          =         7561   # Read request latency (cycles)
read_latency[180-199]          =         5932   # Read request latency (cycles)
read_latency[200-]             =        60846   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.15604e+08   # Write energy
read_energy                    =  2.04724e+09   # Read energy
act_energy                     =  4.09546e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.47317e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.46274e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.65849e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65984e+09   # Active standby energy rank.1
average_read_latency           =      108.072   # Average read request latency (cycles)
average_interarrival           =      16.9195   # Average request interarrival latency (cycles)
total_energy                   =   1.5789e+10   # Total energy (pJ)
average_power                  =       1578.9   # Average power (mW)
average_bandwidth              =      5.04336   # Average bandwidth
