{"Source Block": ["hdl/library/common/up_gt.v@332:342@HdlIdDef", "  wire            drp_wr_s;\n  wire    [11:0]  drp_addr_s;\n  wire    [15:0]  drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_status_s;\n  wire    [ 7:0]  up_drp_rx_rate_s;\n  wire            up_es_dmaerr_s;\n  wire            up_es_status_s;\n\n  // decode block select\n\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@330:340", "  wire            tx_sysref_s;\n  wire            drp_sel_s;\n  wire            drp_wr_s;\n  wire    [11:0]  drp_addr_s;\n  wire    [15:0]  drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_status_s;\n  wire    [ 7:0]  up_drp_rx_rate_s;\n  wire            up_es_dmaerr_s;\n  wire            up_es_status_s;\n\n"], ["hdl/library/common/up_gt.v@329:339", "  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n  wire            drp_sel_s;\n  wire            drp_wr_s;\n  wire    [11:0]  drp_addr_s;\n  wire    [15:0]  drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_status_s;\n  wire    [ 7:0]  up_drp_rx_rate_s;\n  wire            up_es_dmaerr_s;\n  wire            up_es_status_s;\n"], ["hdl/library/common/up_gt.v@333:343", "  wire    [11:0]  drp_addr_s;\n  wire    [15:0]  drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_status_s;\n  wire    [ 7:0]  up_drp_rx_rate_s;\n  wire            up_es_dmaerr_s;\n  wire            up_es_status_s;\n\n  // decode block select\n\n  assign up_sel_s = (up_addr[13:8] == 6'h00) ? up_sel : 1'b0;\n"], ["hdl/library/common/up_gt.v@331:341", "  wire            drp_sel_s;\n  wire            drp_wr_s;\n  wire    [11:0]  drp_addr_s;\n  wire    [15:0]  drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_status_s;\n  wire    [ 7:0]  up_drp_rx_rate_s;\n  wire            up_es_dmaerr_s;\n  wire            up_es_status_s;\n\n  // decode block select\n"], ["hdl/library/common/up_gt.v@328:338", "  wire            up_tx_preset_s;\n  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n  wire            drp_sel_s;\n  wire            drp_wr_s;\n  wire    [11:0]  drp_addr_s;\n  wire    [15:0]  drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_status_s;\n  wire    [ 7:0]  up_drp_rx_rate_s;\n  wire            up_es_dmaerr_s;\n"]], "Diff Content": {"Delete": [], "Add": [[337, "  wire            es_start_s;\n"], [337, "  wire            es_stop_s;\n"]]}}