

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Fri Nov 11 15:26:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        CORDIC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    281|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      12|      3|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      90|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    365|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |angles_V_U  |cordiccart2pol_Pipeline_VITIS_LOOP_29_1_angles_V_ROM_AUTO_1R  |        0|  12|   3|    0|    16|   12|     1|          192|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  12|   3|    0|    16|   12|     1|          192|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln712_fu_227_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln885_fu_130_p2      |         +|   0|  0|  13|           5|           1|
    |x_V_1_fu_175_p2          |         +|   0|  0|  23|          16|          16|
    |y_V_3_fu_193_p2          |         +|   0|  0|  23|          16|          16|
    |sub_ln712_fu_233_p2      |         -|   0|  0|  23|          16|          16|
    |x_V_2_fu_187_p2          |         -|   0|  0|  23|          16|          16|
    |y_V_2_fu_181_p2          |         -|   0|  0|  23|          16|          16|
    |r_V_1_fu_161_p2          |      ashr|   0|  0|  35|          16|          16|
    |r_V_fu_155_p2            |      ashr|   0|  0|  35|          16|          16|
    |icmp_ln1072_fu_124_p2    |      icmp|   0|  0|  10|           5|           6|
    |select_ln1549_fu_239_p3  |    select|   0|  0|  16|           1|          16|
    |x_V_3_fu_199_p3          |    select|   0|  0|  16|           1|          16|
    |y_V_4_fu_207_p3          |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 281|         142|         185|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_V_load_1  |   9|          2|   16|         32|
    |ap_sig_allocacmp_y_V_load    |   9|          2|   16|         32|
    |empty_fu_58                  |   9|          2|   16|         32|
    |j_V_fu_54                    |   9|          2|    5|         10|
    |x_V_fu_46                    |   9|          2|   16|         32|
    |y_V_fu_50                    |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  81|         18|   88|        176|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_fu_58              |  16|   0|   16|          0|
    |j_V_fu_54                |   5|   0|    5|          0|
    |tmp_reg_300              |   1|   0|    1|          0|
    |x_V_3_reg_310            |  16|   0|   16|          0|
    |x_V_fu_46                |  16|   0|   16|          0|
    |y_V_4_reg_315            |  16|   0|   16|          0|
    |y_V_fu_50                |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  90|   0|   90|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_29_1|  return value|
|y_V_1             |   in|   16|     ap_none|                                    y_V_1|        scalar|
|temp_V            |   in|   16|     ap_none|                                   temp_V|        scalar|
|p_out             |  out|   16|      ap_vld|                                    p_out|       pointer|
|p_out_ap_vld      |  out|    1|      ap_vld|                                    p_out|       pointer|
|x_V_2_out         |  out|   16|      ap_vld|                                x_V_2_out|       pointer|
|x_V_2_out_ap_vld  |  out|    1|      ap_vld|                                x_V_2_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------------+--------------+

