{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400671266220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400671266220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 14:21:05 2014 " "Processing started: Wed May 21 14:21:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400671266220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400671266220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock_240_tx -c Clock_240_tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock_240_tx -c Clock_240_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400671266220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1400671266612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soqpsk_lu7.v 1 1 " "Found 1 design units, including 1 entities, in source file soqpsk_lu7.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOQPSK_LU7 " "Found entity 1: SOQPSK_LU7" {  } { { "SOQPSK_LU7.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soqpsk_lu6.v 1 1 " "Found 1 design units, including 1 entities, in source file soqpsk_lu6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOQPSK_LU6 " "Found entity 1: SOQPSK_LU6" {  } { { "SOQPSK_LU6.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soqpsk_lu5.v 1 1 " "Found 1 design units, including 1 entities, in source file soqpsk_lu5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOQPSK_LU5 " "Found entity 1: SOQPSK_LU5" {  } { { "SOQPSK_LU5.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soqpsk_lu4.v 1 1 " "Found 1 design units, including 1 entities, in source file soqpsk_lu4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOQPSK_LU4 " "Found entity 1: SOQPSK_LU4" {  } { { "SOQPSK_LU4.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soqpsk_lu3.v 1 1 " "Found 1 design units, including 1 entities, in source file soqpsk_lu3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOQPSK_LU3 " "Found entity 1: SOQPSK_LU3" {  } { { "SOQPSK_LU3.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soqpsk_lu2.v 1 1 " "Found 1 design units, including 1 entities, in source file soqpsk_lu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOQPSK_LU2 " "Found entity 1: SOQPSK_LU2" {  } { { "SOQPSK_LU2.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soqpsk_lu1.v 1 1 " "Found 1 design units, including 1 entities, in source file soqpsk_lu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOQPSK_LU1 " "Found entity 1: SOQPSK_LU1" {  } { { "SOQPSK_LU1.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soqpsk_lu0.v 1 1 " "Found 1 design units, including 1 entities, in source file soqpsk_lu0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOQPSK_LU0 " "Found entity 1: SOQPSK_LU0" {  } { { "SOQPSK_LU0.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_rom_2_cy.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_rom_2_cy.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIN_ROM_2_cy " "Found entity 1: SIN_ROM_2_cy" {  } { { "SIN_ROM_2_cy.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SIN_ROM_2_cy.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_rom_1_cy.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_rom_1_cy.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIN_ROM_1_cy " "Found entity 1: SIN_ROM_1_cy" {  } { { "SIN_ROM_1_cy.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SIN_ROM_1_cy.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_ifc.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_ifc.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_IFC " "Found entity 1: serial_IFC" {  } { { "serial_IFC.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/serial_IFC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnrz_l.v 1 1 " "Found 1 design units, including 1 entities, in source file rnrz_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 RNRZ_L " "Found entity 1: RNRZ_L" {  } { { "RNRZ_L.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/RNRZ_L.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_10_240.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_10_240.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_10_240 " "Found entity 1: PLL_10_240" {  } { { "PLL_10_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/PLL_10_240.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_lu.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_lu.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_lu " "Found entity 1: phase_lu" {  } { { "phase_lu.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/phase_lu.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_32 " "Found entity 1: NCO_32" {  } { { "NCO_32.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/NCO_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_14_12.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_14_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_14_12 " "Found entity 1: multiplier_14_12" {  } { { "multiplier_14_12.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_14_12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_1_st.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_1_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_1_st " "Found entity 1: multiplier_1_st" {  } { { "multiplier_1_st.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_1_st.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multioplier_14_12.v 1 1 " "Found 1 design units, including 1 entities, in source file multioplier_14_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 multioplier_14_12 " "Found entity 1: multioplier_14_12" {  } { { "multioplier_14_12.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multioplier_14_12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_24_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_24_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_24_8 " "Found entity 1: mult_24_8" {  } { { "mult_24_8.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/mult_24_8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file internal_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Internal_Data_Gen " "Found entity 1: Internal_Data_Gen" {  } { { "Internal_Data_Gen.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Internal_Data_Gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_translate_cyclone_2.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_translate_cyclone_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_translate_cyclone_2 " "Found entity 1: frequency_translate_cyclone_2" {  } { { "frequency_translate_cyclone_2.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/frequency_translate_cyclone_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_est_240.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_est_240.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_est_240 " "Found entity 1: frequency_est_240" {  } { { "frequency_est_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/frequency_est_240.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671266985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671266985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_control_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_control_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_control_gen " "Found entity 1: frequency_control_gen" {  } { { "frequency_control_gen.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/frequency_control_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671267003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671267003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm.v 1 1 " "Found 1 design units, including 1 entities, in source file fm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FM " "Found entity 1: FM" {  } { { "FM.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/FM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671267026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671267026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_transition_pll_240.v 1 1 " "Found 1 design units, including 1 entities, in source file data_transition_pll_240.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_transition_pll_240 " "Found entity 1: data_transition_pll_240" {  } { { "data_transition_pll_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671267039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671267039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_rom_2_cy.v 1 1 " "Found 1 design units, including 1 entities, in source file cos_rom_2_cy.v" { { "Info" "ISGN_ENTITY_NAME" "1 COS_ROM_2_cy " "Found entity 1: COS_ROM_2_cy" {  } { { "COS_ROM_2_cy.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/COS_ROM_2_cy.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671267055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671267055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_rom_1_cy.v 1 1 " "Found 1 design units, including 1 entities, in source file cos_rom_1_cy.v" { { "Info" "ISGN_ENTITY_NAME" "1 COS_ROM_1_cy " "Found entity 1: COS_ROM_1_cy" {  } { { "COS_ROM_1_cy.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/COS_ROM_1_cy.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671267071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671267071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Clock_240_tx.v(223) " "Verilog HDL information at Clock_240_tx.v(223): always construct contains both blocking and non-blocking assignments" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 223 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1400671267073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_240_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_240_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_240_tx " "Found entity 1: Clock_240_tx" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671267073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671267073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "artm_tx_240.v 1 1 " "Found 1 design units, including 1 entities, in source file artm_tx_240.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARTM_tx_240 " "Found entity 1: ARTM_tx_240" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671267092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671267092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_32 " "Found entity 1: Add_32" {  } { { "Add_32.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Add_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671267094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671267094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum_32.v 1 1 " "Found 1 design units, including 1 entities, in source file accum_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACCUM_32 " "Found entity 1: ACCUM_32" {  } { { "ACCUM_32.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ACCUM_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671267111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671267111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_0 Clock_240_tx.v(173) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(173): created implicit net for \"phase_0\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_1 Clock_240_tx.v(174) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(174): created implicit net for \"phase_1\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_2 Clock_240_tx.v(175) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(175): created implicit net for \"phase_2\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_3 Clock_240_tx.v(176) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(176): created implicit net for \"phase_3\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_4 Clock_240_tx.v(177) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(177): created implicit net for \"phase_4\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_5 Clock_240_tx.v(178) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(178): created implicit net for \"phase_5\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_6 Clock_240_tx.v(179) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(179): created implicit net for \"phase_6\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_7 Clock_240_tx.v(180) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(180): created implicit net for \"phase_7\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_fm_rr Clock_240_tx.v(189) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(189): created implicit net for \"phase_fm_rr\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_fm_r Clock_240_tx.v(190) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(190): created implicit net for \"phase_fm_r\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lookup_rslt_4 Clock_240_tx.v(191) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(191): created implicit net for \"lookup_rslt_4\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SOQPSK_lookup_4 Clock_240_tx.v(192) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(192): created implicit net for \"SOQPSK_lookup_4\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sym_phase_of_dd Clock_240_tx.v(195) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(195): created implicit net for \"sym_phase_of_dd\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_total_d1 Clock_240_tx.v(196) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(196): created implicit net for \"phase_total_d1\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_total_d2 Clock_240_tx.v(197) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(197): created implicit net for \"phase_total_d2\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flip_ddd Clock_240_tx.v(198) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(198): created implicit net for \"flip_ddd\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_fm_0 Clock_240_tx.v(199) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(199): created implicit net for \"phase_fm_0\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_fm_1 Clock_240_tx.v(200) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(200): created implicit net for \"phase_fm_1\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fm_phase_of Clock_240_tx.v(201) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(201): created implicit net for \"fm_phase_of\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fm_phase_lu_0 Clock_240_tx.v(202) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(202): created implicit net for \"fm_phase_lu_0\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alpha_fm_0_dd Clock_240_tx.v(203) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(203): created implicit net for \"alpha_fm_0_dd\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FM_lookup_addr_0 Clock_240_tx.v(204) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(204): created implicit net for \"FM_lookup_addr_0\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FM_lookup_addr_1 Clock_240_tx.v(205) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(205): created implicit net for \"FM_lookup_addr_1\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phase_err Clock_240_tx.v(210) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(210): created implicit net for \"phase_err\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_cnt_wr Clock_240_tx.v(255) " "Verilog HDL Implicit Net warning at Clock_240_tx.v(255): created implicit net for \"bit_cnt_wr\"" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock_240_tx " "Elaborating entity \"Clock_240_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400671267164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARTM_tx_240 ARTM_tx_240:transmitter " "Elaborating entity \"ARTM_tx_240\" for hierarchy \"ARTM_tx_240:transmitter\"" {  } { { "Clock_240_tx.v" "transmitter" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sym_count_ddd ARTM_tx_240.v(118) " "Verilog HDL or VHDL warning at ARTM_tx_240.v(118): object \"sym_count_ddd\" assigned a value but never read" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400671267200 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sym_phase_of_ddddd ARTM_tx_240.v(132) " "Verilog HDL or VHDL warning at ARTM_tx_240.v(132): object \"sym_phase_of_ddddd\" assigned a value but never read" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400671267200 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alpha_d ARTM_tx_240.v(137) " "Verilog HDL or VHDL warning at ARTM_tx_240.v(137): object \"alpha_d\" assigned a value but never read" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400671267201 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "simulation ARTM_tx_240.v(180) " "Verilog HDL or VHDL warning at ARTM_tx_240.v(180): object \"simulation\" assigned a value but never read" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400671267203 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_rate_rs ARTM_tx_240.v(186) " "Verilog HDL or VHDL warning at ARTM_tx_240.v(186): object \"bit_rate_rs\" assigned a value but never read" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400671267203 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_ddd ARTM_tx_240.v(187) " "Verilog HDL or VHDL warning at ARTM_tx_240.v(187): object \"rst_ddd\" assigned a value but never read" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400671267204 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_samp ARTM_tx_240.v(313) " "Verilog HDL Always Construct warning at ARTM_tx_240.v(313): variable \"data_samp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400671267208 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_samp ARTM_tx_240.v(315) " "Verilog HDL Always Construct warning at ARTM_tx_240.v(315): variable \"data_samp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400671267208 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "three_cnt_a ARTM_tx_240.v(87) " "Output port \"three_cnt_a\" at ARTM_tx_240.v(87) has no driver" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1400671267240 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bit_0_a_ddd ARTM_tx_240.v(85) " "Output port \"bit_0_a_ddd\" at ARTM_tx_240.v(85) has no driver" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1400671267240 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bit_0_b_ddd ARTM_tx_240.v(85) " "Output port \"bit_0_b_ddd\" at ARTM_tx_240.v(85) has no driver" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1400671267240 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "odd_ev ARTM_tx_240.v(88) " "Output port \"odd_ev\" at ARTM_tx_240.v(88) has no driver" {  } { { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1400671267240 "|Clock_240_tx|ARTM_tx_240:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_transition_pll_240 ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate " "Elaborating entity \"data_transition_pll_240\" for hierarchy \"ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\"" {  } { { "ARTM_tx_240.v" "detect_bit_rate" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transition_ddddddddd data_transition_pll_240.v(109) " "Verilog HDL or VHDL warning at data_transition_pll_240.v(109): object \"transition_ddddddddd\" assigned a value but never read" {  } { { "data_transition_pll_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400671267452 "|Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transition_data_ddddd data_transition_pll_240.v(136) " "Verilog HDL or VHDL warning at data_transition_pll_240.v(136): object \"transition_data_ddddd\" assigned a value but never read" {  } { { "data_transition_pll_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400671267452 "|Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dividend data_transition_pll_240.v(71) " "Output port \"dividend\" at data_transition_pll_240.v(71) has no driver" {  } { { "data_transition_pll_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1400671267464 "|Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "divisor data_transition_pll_240.v(71) " "Output port \"divisor\" at data_transition_pll_240.v(71) has no driver" {  } { { "data_transition_pll_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1400671267464 "|Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bit_cnt data_transition_pll_240.v(79) " "Output port \"bit_cnt\" at data_transition_pll_240.v(79) has no driver" {  } { { "data_transition_pll_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1400671267464 "|Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "quotient_1 data_transition_pll_240.v(72) " "Output port \"quotient_1\" at data_transition_pll_240.v(72) has no driver" {  } { { "data_transition_pll_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1400671267465 "|Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_32 ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|NCO_32:osc " "Elaborating entity \"NCO_32\" for hierarchy \"ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|NCO_32:osc\"" {  } { { "data_transition_pll_240.v" "osc" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_24_8 ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|mult_24_8:SCALER " "Elaborating entity \"mult_24_8\" for hierarchy \"ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|mult_24_8:SCALER\"" {  } { { "data_transition_pll_240.v" "SCALER" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|mult_24_8:SCALER\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|mult_24_8:SCALER\|lpm_mult:lpm_mult_component\"" {  } { { "mult_24_8.v" "lpm_mult_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/mult_24_8.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|mult_24_8:SCALER\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|mult_24_8:SCALER\|lpm_mult:lpm_mult_component\"" {  } { { "mult_24_8.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/mult_24_8.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671267764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|mult_24_8:SCALER\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|mult_24_8:SCALER\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 4 " "Parameter \"lpm_pipeline\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 40 " "Parameter \"lpm_widthp\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267765 ""}  } { { "mult_24_8.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/mult_24_8.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671267765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u4p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u4p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u4p " "Found entity 1: mult_u4p" {  } { { "db/mult_u4p.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/mult_u4p.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671267873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671267873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_u4p ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|mult_24_8:SCALER\|lpm_mult:lpm_mult_component\|mult_u4p:auto_generated " "Elaborating entity \"mult_u4p\" for hierarchy \"ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|mult_24_8:SCALER\|lpm_mult:lpm_mult_component\|mult_u4p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_32 ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|Add_32:add_a " "Elaborating entity \"Add_32\" for hierarchy \"ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|Add_32:add_a\"" {  } { { "data_transition_pll_240.v" "add_a" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671267992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_est_240 ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|frequency_est_240:freq_est2 " "Elaborating entity \"frequency_est_240\" for hierarchy \"ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|frequency_est_240:freq_est2\"" {  } { { "data_transition_pll_240.v" "freq_est2" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268005 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "divide_cnt_32 frequency_est_240.v(50) " "Verilog HDL or VHDL warning at frequency_est_240.v(50): object \"divide_cnt_32\" assigned a value but never read" {  } { { "frequency_est_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/frequency_est_240.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400671268006 "|Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACCUM_32 ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|ACCUM_32:accum " "Elaborating entity \"ACCUM_32\" for hierarchy \"ARTM_tx_240:transmitter\|data_transition_pll_240:detect_bit_rate\|ACCUM_32:accum\"" {  } { { "data_transition_pll_240.v" "accum" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/data_transition_pll_240.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNRZ_L ARTM_tx_240:transmitter\|RNRZ_L:scrambler " "Elaborating entity \"RNRZ_L\" for hierarchy \"ARTM_tx_240:transmitter\|RNRZ_L:scrambler\"" {  } { { "ARTM_tx_240.v" "scrambler" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_10_240 ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop " "Elaborating entity \"PLL_10_240\" for hierarchy \"ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\"" {  } { { "ARTM_tx_240.v" "phase_locked_loop" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\"" {  } { { "PLL_10_240.v" "altpll_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/PLL_10_240.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\"" {  } { { "PLL_10_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/PLL_10_240.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 24 " "Parameter \"clk0_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 24 " "Parameter \"clk1_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 260 " "Parameter \"clk1_phase_shift\" = \"260\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 24 " "Parameter \"clk2_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 2344 " "Parameter \"clk2_phase_shift\" = \"2344\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_10_240 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_10_240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268428 ""}  } { { "PLL_10_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/PLL_10_240.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671268428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_10_240_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_10_240_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_10_240_altpll " "Found entity 1: PLL_10_240_altpll" {  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671268584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671268584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_10_240_altpll ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated " "Elaborating entity \"PLL_10_240_altpll\" for hierarchy \"ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM ARTM_tx_240:transmitter\|FM:FM_PCM_phase_0 " "Elaborating entity \"FM\" for hierarchy \"ARTM_tx_240:transmitter\|FM:FM_PCM_phase_0\"" {  } { { "ARTM_tx_240.v" "FM_PCM_phase_0" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ARTM_tx_240:transmitter\|FM:FM_PCM_phase_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ARTM_tx_240:transmitter\|FM:FM_PCM_phase_0\|altsyncram:altsyncram_component\"" {  } { { "FM.v" "altsyncram_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/FM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|FM:FM_PCM_phase_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|FM:FM_PCM_phase_0\|altsyncram:altsyncram_component\"" {  } { { "FM.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/FM.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|FM:FM_PCM_phase_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|FM:FM_PCM_phase_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FM.mif " "Parameter \"init_file\" = \"FM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268890 ""}  } { { "FM.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/FM.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671268890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i531 " "Found entity 1: altsyncram_i531" {  } { { "db/altsyncram_i531.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_i531.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671268980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671268980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i531 ARTM_tx_240:transmitter\|FM:FM_PCM_phase_0\|altsyncram:altsyncram_component\|altsyncram_i531:auto_generated " "Elaborating entity \"altsyncram_i531\" for hierarchy \"ARTM_tx_240:transmitter\|FM:FM_PCM_phase_0\|altsyncram:altsyncram_component\|altsyncram_i531:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671268981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOQPSK_LU0 ARTM_tx_240:transmitter\|SOQPSK_LU0:soqpsk_lu0 " "Elaborating entity \"SOQPSK_LU0\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU0:soqpsk_lu0\"" {  } { { "ARTM_tx_240.v" "soqpsk_lu0" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ARTM_tx_240:transmitter\|SOQPSK_LU0:soqpsk_lu0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU0:soqpsk_lu0\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU0.v" "altsyncram_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU0.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|SOQPSK_LU0:soqpsk_lu0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|SOQPSK_LU0:soqpsk_lu0\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU0.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU0.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|SOQPSK_LU0:soqpsk_lu0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|SOQPSK_LU0:soqpsk_lu0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOQPSK_0.mif " "Parameter \"init_file\" = \"SOQPSK_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269255 ""}  } { { "SOQPSK_LU0.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU0.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671269255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gl31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gl31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gl31 " "Found entity 1: altsyncram_gl31" {  } { { "db/altsyncram_gl31.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_gl31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671269344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671269344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gl31 ARTM_tx_240:transmitter\|SOQPSK_LU0:soqpsk_lu0\|altsyncram:altsyncram_component\|altsyncram_gl31:auto_generated " "Elaborating entity \"altsyncram_gl31\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU0:soqpsk_lu0\|altsyncram:altsyncram_component\|altsyncram_gl31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOQPSK_LU1 ARTM_tx_240:transmitter\|SOQPSK_LU1:soqpsk_lu1 " "Elaborating entity \"SOQPSK_LU1\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU1:soqpsk_lu1\"" {  } { { "ARTM_tx_240.v" "soqpsk_lu1" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ARTM_tx_240:transmitter\|SOQPSK_LU1:soqpsk_lu1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU1:soqpsk_lu1\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU1.v" "altsyncram_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU1.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|SOQPSK_LU1:soqpsk_lu1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|SOQPSK_LU1:soqpsk_lu1\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU1.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU1.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|SOQPSK_LU1:soqpsk_lu1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|SOQPSK_LU1:soqpsk_lu1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOQPSK_1.mif " "Parameter \"init_file\" = \"SOQPSK_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269497 ""}  } { { "SOQPSK_LU1.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU1.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671269497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qe91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qe91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qe91 " "Found entity 1: altsyncram_qe91" {  } { { "db/altsyncram_qe91.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_qe91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671269583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671269583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qe91 ARTM_tx_240:transmitter\|SOQPSK_LU1:soqpsk_lu1\|altsyncram:altsyncram_component\|altsyncram_qe91:auto_generated " "Elaborating entity \"altsyncram_qe91\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU1:soqpsk_lu1\|altsyncram:altsyncram_component\|altsyncram_qe91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOQPSK_LU2 ARTM_tx_240:transmitter\|SOQPSK_LU2:soqpsk_lu2 " "Elaborating entity \"SOQPSK_LU2\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU2:soqpsk_lu2\"" {  } { { "ARTM_tx_240.v" "soqpsk_lu2" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ARTM_tx_240:transmitter\|SOQPSK_LU2:soqpsk_lu2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU2:soqpsk_lu2\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU2.v" "altsyncram_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU2.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|SOQPSK_LU2:soqpsk_lu2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|SOQPSK_LU2:soqpsk_lu2\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU2.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU2.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671269738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|SOQPSK_LU2:soqpsk_lu2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|SOQPSK_LU2:soqpsk_lu2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOQPSK_2.mif " "Parameter \"init_file\" = \"SOQPSK_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269739 ""}  } { { "SOQPSK_LU2.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU2.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671269739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_re91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_re91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_re91 " "Found entity 1: altsyncram_re91" {  } { { "db/altsyncram_re91.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_re91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671269824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671269824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_re91 ARTM_tx_240:transmitter\|SOQPSK_LU2:soqpsk_lu2\|altsyncram:altsyncram_component\|altsyncram_re91:auto_generated " "Elaborating entity \"altsyncram_re91\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU2:soqpsk_lu2\|altsyncram:altsyncram_component\|altsyncram_re91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOQPSK_LU3 ARTM_tx_240:transmitter\|SOQPSK_LU3:soqpsk_lu3 " "Elaborating entity \"SOQPSK_LU3\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU3:soqpsk_lu3\"" {  } { { "ARTM_tx_240.v" "soqpsk_lu3" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ARTM_tx_240:transmitter\|SOQPSK_LU3:soqpsk_lu3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU3:soqpsk_lu3\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU3.v" "altsyncram_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU3.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|SOQPSK_LU3:soqpsk_lu3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|SOQPSK_LU3:soqpsk_lu3\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU3.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU3.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|SOQPSK_LU3:soqpsk_lu3\|altsyncram:altsyncram_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|SOQPSK_LU3:soqpsk_lu3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOQPSK_3.mif " "Parameter \"init_file\" = \"SOQPSK_3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671269946 ""}  } { { "SOQPSK_LU3.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU3.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671269946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_se91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_se91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_se91 " "Found entity 1: altsyncram_se91" {  } { { "db/altsyncram_se91.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_se91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671270034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671270034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_se91 ARTM_tx_240:transmitter\|SOQPSK_LU3:soqpsk_lu3\|altsyncram:altsyncram_component\|altsyncram_se91:auto_generated " "Elaborating entity \"altsyncram_se91\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU3:soqpsk_lu3\|altsyncram:altsyncram_component\|altsyncram_se91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOQPSK_LU4 ARTM_tx_240:transmitter\|SOQPSK_LU4:soqpsk_lu4 " "Elaborating entity \"SOQPSK_LU4\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU4:soqpsk_lu4\"" {  } { { "ARTM_tx_240.v" "soqpsk_lu4" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ARTM_tx_240:transmitter\|SOQPSK_LU4:soqpsk_lu4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU4:soqpsk_lu4\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU4.v" "altsyncram_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|SOQPSK_LU4:soqpsk_lu4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|SOQPSK_LU4:soqpsk_lu4\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU4.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU4.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671270163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|SOQPSK_LU4:soqpsk_lu4\|altsyncram:altsyncram_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|SOQPSK_LU4:soqpsk_lu4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOQPSK_4.mif " "Parameter \"init_file\" = \"SOQPSK_4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270164 ""}  } { { "SOQPSK_LU4.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU4.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671270164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_te91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_te91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_te91 " "Found entity 1: altsyncram_te91" {  } { { "db/altsyncram_te91.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_te91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671270284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671270284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_te91 ARTM_tx_240:transmitter\|SOQPSK_LU4:soqpsk_lu4\|altsyncram:altsyncram_component\|altsyncram_te91:auto_generated " "Elaborating entity \"altsyncram_te91\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU4:soqpsk_lu4\|altsyncram:altsyncram_component\|altsyncram_te91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOQPSK_LU5 ARTM_tx_240:transmitter\|SOQPSK_LU5:soqpsk_lu5 " "Elaborating entity \"SOQPSK_LU5\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU5:soqpsk_lu5\"" {  } { { "ARTM_tx_240.v" "soqpsk_lu5" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ARTM_tx_240:transmitter\|SOQPSK_LU5:soqpsk_lu5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU5:soqpsk_lu5\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU5.v" "altsyncram_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU5.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|SOQPSK_LU5:soqpsk_lu5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|SOQPSK_LU5:soqpsk_lu5\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU5.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU5.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|SOQPSK_LU5:soqpsk_lu5\|altsyncram:altsyncram_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|SOQPSK_LU5:soqpsk_lu5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOQPSK_5.mif " "Parameter \"init_file\" = \"SOQPSK_5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270440 ""}  } { { "SOQPSK_LU5.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU5.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671270440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ue91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ue91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ue91 " "Found entity 1: altsyncram_ue91" {  } { { "db/altsyncram_ue91.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_ue91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671270543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671270543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ue91 ARTM_tx_240:transmitter\|SOQPSK_LU5:soqpsk_lu5\|altsyncram:altsyncram_component\|altsyncram_ue91:auto_generated " "Elaborating entity \"altsyncram_ue91\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU5:soqpsk_lu5\|altsyncram:altsyncram_component\|altsyncram_ue91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOQPSK_LU6 ARTM_tx_240:transmitter\|SOQPSK_LU6:soqpsk_lu6 " "Elaborating entity \"SOQPSK_LU6\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU6:soqpsk_lu6\"" {  } { { "ARTM_tx_240.v" "soqpsk_lu6" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ARTM_tx_240:transmitter\|SOQPSK_LU6:soqpsk_lu6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU6:soqpsk_lu6\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU6.v" "altsyncram_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU6.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|SOQPSK_LU6:soqpsk_lu6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|SOQPSK_LU6:soqpsk_lu6\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU6.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU6.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671270704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|SOQPSK_LU6:soqpsk_lu6\|altsyncram:altsyncram_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|SOQPSK_LU6:soqpsk_lu6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOQPSK_6.mif " "Parameter \"init_file\" = \"SOQPSK_6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270705 ""}  } { { "SOQPSK_LU6.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU6.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671270705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ve91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ve91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ve91 " "Found entity 1: altsyncram_ve91" {  } { { "db/altsyncram_ve91.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_ve91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671270834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671270834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ve91 ARTM_tx_240:transmitter\|SOQPSK_LU6:soqpsk_lu6\|altsyncram:altsyncram_component\|altsyncram_ve91:auto_generated " "Elaborating entity \"altsyncram_ve91\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU6:soqpsk_lu6\|altsyncram:altsyncram_component\|altsyncram_ve91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOQPSK_LU7 ARTM_tx_240:transmitter\|SOQPSK_LU7:soqpsk_lu7 " "Elaborating entity \"SOQPSK_LU7\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU7:soqpsk_lu7\"" {  } { { "ARTM_tx_240.v" "soqpsk_lu7" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ARTM_tx_240:transmitter\|SOQPSK_LU7:soqpsk_lu7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU7:soqpsk_lu7\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU7.v" "altsyncram_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU7.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671270995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|SOQPSK_LU7:soqpsk_lu7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|SOQPSK_LU7:soqpsk_lu7\|altsyncram:altsyncram_component\"" {  } { { "SOQPSK_LU7.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU7.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671271021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|SOQPSK_LU7:soqpsk_lu7\|altsyncram:altsyncram_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|SOQPSK_LU7:soqpsk_lu7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOQPSK_7.mif " "Parameter \"init_file\" = \"SOQPSK_7.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271022 ""}  } { { "SOQPSK_LU7.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SOQPSK_LU7.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671271022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0f91 " "Found entity 1: altsyncram_0f91" {  } { { "db/altsyncram_0f91.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_0f91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671271163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671271163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0f91 ARTM_tx_240:transmitter\|SOQPSK_LU7:soqpsk_lu7\|altsyncram:altsyncram_component\|altsyncram_0f91:auto_generated " "Elaborating entity \"altsyncram_0f91\" for hierarchy \"ARTM_tx_240:transmitter\|SOQPSK_LU7:soqpsk_lu7\|altsyncram:altsyncram_component\|altsyncram_0f91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_translate_cyclone_2 ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier " "Elaborating entity \"frequency_translate_cyclone_2\" for hierarchy \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\"" {  } { { "ARTM_tx_240.v" "produce_carrier" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COS_ROM_2_cy ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|COS_ROM_2_cy:cos_rom " "Elaborating entity \"COS_ROM_2_cy\" for hierarchy \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|COS_ROM_2_cy:cos_rom\"" {  } { { "frequency_translate_cyclone_2.v" "cos_rom" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/frequency_translate_cyclone_2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|COS_ROM_2_cy:cos_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|COS_ROM_2_cy:cos_rom\|altsyncram:altsyncram_component\"" {  } { { "COS_ROM_2_cy.v" "altsyncram_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/COS_ROM_2_cy.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|COS_ROM_2_cy:cos_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|COS_ROM_2_cy:cos_rom\|altsyncram:altsyncram_component\"" {  } { { "COS_ROM_2_cy.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/COS_ROM_2_cy.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671271345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|COS_ROM_2_cy:cos_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|COS_ROM_2_cy:cos_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file COS_rom_2.mif " "Parameter \"init_file\" = \"COS_rom_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271346 ""}  } { { "COS_ROM_2_cy.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/COS_ROM_2_cy.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671271346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gk91 " "Found entity 1: altsyncram_gk91" {  } { { "db/altsyncram_gk91.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_gk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671271480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671271480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gk91 ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|COS_ROM_2_cy:cos_rom\|altsyncram:altsyncram_component\|altsyncram_gk91:auto_generated " "Elaborating entity \"altsyncram_gk91\" for hierarchy \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|COS_ROM_2_cy:cos_rom\|altsyncram:altsyncram_component\|altsyncram_gk91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIN_ROM_2_cy ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|SIN_ROM_2_cy:sin_rom " "Elaborating entity \"SIN_ROM_2_cy\" for hierarchy \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|SIN_ROM_2_cy:sin_rom\"" {  } { { "frequency_translate_cyclone_2.v" "sin_rom" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/frequency_translate_cyclone_2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|SIN_ROM_2_cy:sin_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|SIN_ROM_2_cy:sin_rom\|altsyncram:altsyncram_component\"" {  } { { "SIN_ROM_2_cy.v" "altsyncram_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SIN_ROM_2_cy.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|SIN_ROM_2_cy:sin_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|SIN_ROM_2_cy:sin_rom\|altsyncram:altsyncram_component\"" {  } { { "SIN_ROM_2_cy.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SIN_ROM_2_cy.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671271709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|SIN_ROM_2_cy:sin_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|SIN_ROM_2_cy:sin_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SIN_rom_2.mif " "Parameter \"init_file\" = \"SIN_rom_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271710 ""}  } { { "SIN_ROM_2_cy.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/SIN_ROM_2_cy.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671271710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lk91 " "Found entity 1: altsyncram_lk91" {  } { { "db/altsyncram_lk91.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_lk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671271809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671271809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lk91 ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|SIN_ROM_2_cy:sin_rom\|altsyncram:altsyncram_component\|altsyncram_lk91:auto_generated " "Elaborating entity \"altsyncram_lk91\" for hierarchy \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|SIN_ROM_2_cy:sin_rom\|altsyncram:altsyncram_component\|altsyncram_lk91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_1_st ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult " "Elaborating entity \"multiplier_1_st\" for hierarchy \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\"" {  } { { "frequency_translate_cyclone_2.v" "cos_mult" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/frequency_translate_cyclone_2.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier_1_st.v" "lpm_mult_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_1_st.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier_1_st.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_1_st.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671271991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 14 " "Parameter \"lpm_widthb\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671271991 ""}  } { { "multiplier_1_st.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_1_st.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671271991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_96p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_96p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_96p " "Found entity 1: mult_96p" {  } { { "db/mult_96p.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/mult_96p.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671272079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671272079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_96p ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component\|mult_96p:auto_generated " "Elaborating entity \"mult_96p\" for hierarchy \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component\|mult_96p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_14_12 ARTM_tx_240:transmitter\|multiplier_14_12:scale " "Elaborating entity \"multiplier_14_12\" for hierarchy \"ARTM_tx_240:transmitter\|multiplier_14_12:scale\"" {  } { { "ARTM_tx_240.v" "scale" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ARTM_tx_240:transmitter\|multiplier_14_12:scale\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ARTM_tx_240:transmitter\|multiplier_14_12:scale\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier_14_12.v" "lpm_mult_component" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_14_12.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|multiplier_14_12:scale\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|multiplier_14_12:scale\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier_14_12.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_14_12.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671272151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|multiplier_14_12:scale\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ARTM_tx_240:transmitter\|multiplier_14_12:scale\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 14 " "Parameter \"lpm_widtha\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 26 " "Parameter \"lpm_widthp\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272152 ""}  } { { "multiplier_14_12.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_14_12.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671272152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b6p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b6p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b6p " "Found entity 1: mult_b6p" {  } { { "db/mult_b6p.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/mult_b6p.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671272238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671272238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_b6p ARTM_tx_240:transmitter\|multiplier_14_12:scale\|lpm_mult:lpm_mult_component\|mult_b6p:auto_generated " "Elaborating entity \"mult_b6p\" for hierarchy \"ARTM_tx_240:transmitter\|multiplier_14_12:scale\|lpm_mult:lpm_mult_component\|mult_b6p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Internal_Data_Gen Internal_Data_Gen:internal " "Elaborating entity \"Internal_Data_Gen\" for hierarchy \"Internal_Data_Gen:internal\"" {  } { { "Clock_240_tx.v" "internal" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_IFC serial_IFC:SPI " "Elaborating entity \"serial_IFC\" for hierarchy \"serial_IFC:SPI\"" {  } { { "Clock_240_tx.v" "SPI" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671272257 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "restart serial_IFC.v(85) " "Verilog HDL or VHDL warning at serial_IFC.v(85): object \"restart\" assigned a value but never read" {  } { { "serial_IFC.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/serial_IFC.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400671272258 "|Clock_240_tx|serial_IFC:SPI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_b serial_IFC.v(91) " "Verilog HDL or VHDL warning at serial_IFC.v(91): object \"rst_b\" assigned a value but never read" {  } { { "serial_IFC.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/serial_IFC.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400671272258 "|Clock_240_tx|serial_IFC:SPI"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "serial_IFC.v(307) " "Verilog HDL Case Statement warning at serial_IFC.v(307): case item expression covers a value already covered by a previous case item" {  } { { "serial_IFC.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/serial_IFC.v" 307 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1400671272268 "|Clock_240_tx|serial_IFC:SPI"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:sin_mult\|lpm_mult:lpm_mult_component\|mult_96p:auto_generated\|mac_mult1 " "Synthesized away node \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:sin_mult\|lpm_mult:lpm_mult_component\|mult_96p:auto_generated\|mac_mult1\"" {  } { { "db/mult_96p.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/mult_96p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_1_st.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_1_st.v" 60 0 0 } } { "frequency_translate_cyclone_2.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/frequency_translate_cyclone_2.v" 126 0 0 } } { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 1054 0 0 } } { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671272889 "|Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:sin_mult|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:sin_mult\|lpm_mult:lpm_mult_component\|mult_96p:auto_generated\|mac_out2 " "Synthesized away node \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:sin_mult\|lpm_mult:lpm_mult_component\|mult_96p:auto_generated\|mac_out2\"" {  } { { "db/mult_96p.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/mult_96p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_1_st.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_1_st.v" 60 0 0 } } { "frequency_translate_cyclone_2.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/frequency_translate_cyclone_2.v" 126 0 0 } } { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 1054 0 0 } } { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671272889 "|Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:sin_mult|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component\|mult_96p:auto_generated\|mac_mult1 " "Synthesized away node \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component\|mult_96p:auto_generated\|mac_mult1\"" {  } { { "db/mult_96p.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/mult_96p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_1_st.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_1_st.v" 60 0 0 } } { "frequency_translate_cyclone_2.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/frequency_translate_cyclone_2.v" 118 0 0 } } { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 1054 0 0 } } { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671272889 "|Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component\|mult_96p:auto_generated\|mac_out2 " "Synthesized away node \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|multiplier_1_st:cos_mult\|lpm_mult:lpm_mult_component\|mult_96p:auto_generated\|mac_out2\"" {  } { { "db/mult_96p.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/mult_96p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_1_st.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/multiplier_1_st.v" 60 0 0 } } { "frequency_translate_cyclone_2.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/frequency_translate_cyclone_2.v" 118 0 0 } } { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 1054 0 0 } } { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671272889 "|Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_out2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1400671272889 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1400671272889 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "97 " "Ignored 97 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "97 " "Ignored 97 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1400671273245 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1400671273245 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ARTM_tx_240:transmitter\|sine_O_d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ARTM_tx_240:transmitter\|sine_O_d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400671275458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400671275458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400671275458 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671275458 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|cosine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|cosine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400671275458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400671275458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 17 " "Parameter WIDTH set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400671275458 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671275458 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1400671275458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|altshift_taps:sine_O_d_rtl_0 " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|altshift_taps:sine_O_d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671275580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|altshift_taps:sine_O_d_rtl_0 " "Instantiated megafunction \"ARTM_tx_240:transmitter\|altshift_taps:sine_O_d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671275580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671275580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671275580 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671275580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d6m " "Found entity 1: shift_taps_d6m" {  } { { "db/shift_taps_d6m.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/shift_taps_d6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671275689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671275689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ud81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ud81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ud81 " "Found entity 1: altsyncram_ud81" {  } { { "db/altsyncram_ud81.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_ud81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671275839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671275839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671275968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671275968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|altshift_taps:cosine_rtl_0 " "Elaborated megafunction instantiation \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|altshift_taps:cosine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671276039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|altshift_taps:cosine_rtl_0 " "Instantiated megafunction \"ARTM_tx_240:transmitter\|frequency_translate_cyclone_2:produce_carrier\|altshift_taps:cosine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671276039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671276039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 17 " "Parameter \"WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400671276039 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400671276039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e6m " "Found entity 1: shift_taps_e6m" {  } { { "db/shift_taps_e6m.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/shift_taps_e6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671276120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671276120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5l31 " "Found entity 1: altsyncram_5l31" {  } { { "db/altsyncram_5l31.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/altsyncram_5l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671276256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671276256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671276379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671276379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671276469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671276469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400671276553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400671276553 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1400671277110 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TP3 GND " "Pin \"TP3\" is stuck at GND" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400671278125 "|Clock_240_tx|TP3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TP4 GND " "Pin \"TP4\" is stuck at GND" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400671278125 "|Clock_240_tx|TP4"} { "Warning" "WMLS_MLS_STUCK_PIN" "TP5 GND " "Pin \"TP5\" is stuck at GND" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400671278125 "|Clock_240_tx|TP5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1400671278125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1400671278548 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1400671280807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.map.smsg " "Generated suppressed messages file D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1400671281038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400671281638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400671281638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2702 " "Implemented 2702 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400671282232 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400671282232 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1400671282232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2450 " "Implemented 2450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400671282232 ""} { "Info" "ICUT_CUT_TM_RAMS" "199 " "Implemented 199 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1400671282232 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1400671282232 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1400671282232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400671282232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400671282325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 14:21:22 2014 " "Processing ended: Wed May 21 14:21:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400671282325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400671282325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400671282325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400671282325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400671284559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400671284560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 14:21:23 2014 " "Processing started: Wed May 21 14:21:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400671284560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1400671284560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Clock_240_tx -c Clock_240_tx " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Clock_240_tx -c Clock_240_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1400671284560 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1400671284713 ""}
{ "Info" "0" "" "Project  = Clock_240_tx" {  } {  } 0 0 "Project  = Clock_240_tx" 0 0 "Fitter" 0 0 1400671284713 ""}
{ "Info" "0" "" "Revision = Clock_240_tx" {  } {  } 0 0 "Revision = Clock_240_tx" 0 0 "Fitter" 0 0 1400671284713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1400671284911 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Clock_240_tx EP4CE6E22I7 " "Selected device EP4CE6E22I7 for design \"Clock_240_tx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1400671284977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400671285061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400671285061 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[0\] 24 1 0 0 " "Implementing clock multiplication of 24, clock division of 1, and phase shift of 0 degrees (0 ps) for ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 814 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400671285440 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[1\] 24 1 22 260 " "Implementing clock multiplication of 24, clock division of 1, and phase shift of 22 degrees (260 ps) for ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 815 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400671285440 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[2\] 24 1 203 2344 " "Implementing clock multiplication of 24, clock division of 1, and phase shift of 203 degrees (2344 ps) for ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 816 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400671285440 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[3\] 12 1 0 0 " "Implementing clock multiplication of 12, clock division of 1, and phase shift of 0 degrees (0 ps) for ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 817 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400671285440 ""}  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 814 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1400671285440 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1400671285855 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400671286324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400671286324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400671286324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22A7 " "Device EP4CE6E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400671286324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400671286324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400671286324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400671286324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400671286324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400671286324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400671286324 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1400671286324 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 8416 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400671286392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 8418 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400671286392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 8420 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400671286392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 8422 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400671286392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 8424 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400671286392 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1400671286392 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1400671286396 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1400671286440 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "DAC_clk_p ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|pll1 2.5 V 8mA 0 240 MHz 223 MHz " "Output pin \"DAC_clk_p\" (external output clock of PLL \"ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of 240 MHz, but target device can support only maximum output clock frequency of 223 MHz for this combination of I/O standard, current strength and load" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 211 0 0 } } { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 80 -1 0 } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component|PLL_10_240_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 814 9662 10382 0} { 0 { 0 ""} 0 111 9662 10382 0}  }  } } { "d:/cad/altera/ver_13p1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cad/altera/ver_13p1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_clk_p" } } } } { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 49 0 0 } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_clk_p } "NODE_NAME" } } { "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" { DAC_clk_p } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1400671287489 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "DAC_clk_m ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|pll1 2.5 V 8mA 0 240 MHz 223 MHz " "Output pin \"DAC_clk_m\" (external output clock of PLL \"ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of 240 MHz, but target device can support only maximum output clock frequency of 223 MHz for this combination of I/O standard, current strength and load" {  } { { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 211 0 0 } } { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 80 -1 0 } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component|PLL_10_240_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 814 9662 10382 0} { 0 { 0 ""} 0 112 9662 10382 0}  }  } } { "d:/cad/altera/ver_13p1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cad/altera/ver_13p1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_clk_m" } } } } { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 49 0 0 } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_clk_m } "NODE_NAME" } } { "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/cad/altera/ver_13p1/quartus/bin64/pin_planner.ppl" { DAC_clk_m } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1400671287489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400671287556 ""}  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 80 -1 0 } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component|PLL_10_240_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 814 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400671287556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400671287556 ""}  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 80 -1 0 } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component|PLL_10_240_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 814 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400671287556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400671287556 ""}  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 80 -1 0 } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component|PLL_10_240_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 814 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400671287556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400671287557 ""}  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 80 -1 0 } } { "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cad/altera/ver_13p1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component|PLL_10_240_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 0 { 0 ""} 0 814 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400671287557 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Clock_240_tx.sdc " "Synopsys Design Constraints File file not found: 'Clock_240_tx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1400671288706 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1400671288707 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1400671288727 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1400671288729 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1400671288758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1400671288759 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1400671288760 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1400671288760 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400671288761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400671288761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000       inclk0 " " 100.000       inclk0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400671288761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.166 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   4.166 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400671288761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.166 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   4.166 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400671288761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.166 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   4.166 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400671288761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   8.333 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400671288761 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1400671288761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1400671288842 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400671288850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400671288850 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400671288859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400671288869 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1400671288876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1400671289087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1400671289095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1400671289095 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|pll1 clk\[1\] DAC_clk_p~output " "PLL \"ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DAC_clk_p~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_10_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/PLL_10_240.v" 106 0 0 } } { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 350 0 0 } } { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 211 0 0 } } { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 49 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1400671289193 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|pll1 clk\[2\] DAC_clk_m~output " "PLL \"ARTM_tx_240:transmitter\|PLL_10_240:phase_locked_loop\|altpll:altpll_component\|PLL_10_240_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"DAC_clk_m~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_10_240_altpll.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/db/pll_10_240_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_10_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/PLL_10_240.v" 106 0 0 } } { "ARTM_tx_240.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/ARTM_tx_240.v" 350 0 0 } } { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 211 0 0 } } { "Clock_240_tx.v" "" { Text "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.v" 49 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1400671289193 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400671289326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1400671290656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400671291832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1400671291905 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1400671296417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400671296418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1400671297438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1400671299726 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1400671299726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400671302653 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.63 " "Total time spent on timing analysis during the Fitter is 3.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1400671302779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400671302909 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400671303584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400671303658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400671304661 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400671305786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.fit.smsg " "Generated suppressed messages file D:/Projects/BA_MicroWave/FPGA1/Quartus/Quartus/Clock_240_tx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1400671306792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1165 " "Peak virtual memory: 1165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400671308210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 14:21:48 2014 " "Processing ended: Wed May 21 14:21:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400671308210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400671308210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400671308210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1400671308210 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1400671311013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400671311013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 14:21:50 2014 " "Processing started: Wed May 21 14:21:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400671311013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1400671311013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Clock_240_tx -c Clock_240_tx " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Clock_240_tx -c Clock_240_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1400671311014 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1400671312949 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1400671312996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400671313489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 14:21:53 2014 " "Processing ended: Wed May 21 14:21:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400671313489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400671313489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400671313489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1400671313489 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1400671314372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1400671315813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400671315814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 14:21:55 2014 " "Processing started: Wed May 21 14:21:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400671315814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400671315814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Clock_240_tx -c Clock_240_tx " "Command: quartus_sta Clock_240_tx -c Clock_240_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400671315814 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1400671315923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1400671316201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1400671316265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1400671316265 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Clock_240_tx.sdc " "Synopsys Design Constraints File file not found: 'Clock_240_tx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1400671316817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1400671316818 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 100.000 -waveform \{0.000 50.000\} -name inclk0 inclk0 " "create_clock -period 100.000 -waveform \{0.000 50.000\} -name inclk0 inclk0" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1400671316835 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 24 -duty_cycle 50.00 -name \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 24 -duty_cycle 50.00 -name \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1400671316835 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 24 -phase 22.50 -duty_cycle 50.00 -name \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 24 -phase 22.50 -duty_cycle 50.00 -name \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1400671316835 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 24 -phase 202.50 -duty_cycle 50.00 -name \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 24 -phase 202.50 -duty_cycle 50.00 -name \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1400671316835 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 12 -duty_cycle 50.00 -name \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 12 -duty_cycle 50.00 -name \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1400671316835 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1400671316835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1400671316836 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1400671316838 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1400671316984 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1400671316984 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1400671316986 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1400671317007 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1400671317100 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1400671317100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.307 " "Worst-case setup slack is -0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -1.266 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.307              -1.266 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.136 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.088              -0.136 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400671317102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.292               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.415               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400671317119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400671317121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400671317124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.166 " "Worst-case minimum pulse width slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.166               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.907               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.907               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.879               0.000 inclk0  " "   49.879               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671317127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400671317127 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1400671317395 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1400671317450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1400671318525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.172 " "Worst-case setup slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.172               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.360               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400671318818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.295               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.343               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400671318835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400671318840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400671318844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.166 " "Worst-case minimum pulse width slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.166               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.870               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.870               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.889               0.000 inclk0  " "   49.889               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671318850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400671318850 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1400671319013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.991 " "Worst-case setup slack is 1.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.991               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.991               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.190               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.190               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400671319390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.101               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.179               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400671319411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400671319418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400671319425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.809 " "Worst-case minimum pulse width slack is 1.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.809               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.809               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.938               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.938               0.000 transmitter\|phase_locked_loop\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.629               0.000 inclk0  " "   49.629               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400671319433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400671319433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1400671320178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1400671320178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400671320396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 14:22:00 2014 " "Processing ended: Wed May 21 14:22:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400671320396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400671320396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400671320396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400671320396 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400671321176 ""}
