;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Rx_1__0__MASK EQU 0x04
Rx_1__0__PC EQU CYREG_PRT3_PC2
Rx_1__0__PORT EQU 3
Rx_1__0__SHIFT EQU 2
Rx_1__AG EQU CYREG_PRT3_AG
Rx_1__AMUX EQU CYREG_PRT3_AMUX
Rx_1__BIE EQU CYREG_PRT3_BIE
Rx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_1__BYP EQU CYREG_PRT3_BYP
Rx_1__CTL EQU CYREG_PRT3_CTL
Rx_1__DM0 EQU CYREG_PRT3_DM0
Rx_1__DM1 EQU CYREG_PRT3_DM1
Rx_1__DM2 EQU CYREG_PRT3_DM2
Rx_1__DR EQU CYREG_PRT3_DR
Rx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_1__MASK EQU 0x04
Rx_1__PORT EQU 3
Rx_1__PRT EQU CYREG_PRT3_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_1__PS EQU CYREG_PRT3_PS
Rx_1__SHIFT EQU 2
Rx_1__SLW EQU CYREG_PRT3_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Tx_1__0__MASK EQU 0x08
Tx_1__0__PC EQU CYREG_PRT3_PC3
Tx_1__0__PORT EQU 3
Tx_1__0__SHIFT EQU 3
Tx_1__AG EQU CYREG_PRT3_AG
Tx_1__AMUX EQU CYREG_PRT3_AMUX
Tx_1__BIE EQU CYREG_PRT3_BIE
Tx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_1__BYP EQU CYREG_PRT3_BYP
Tx_1__CTL EQU CYREG_PRT3_CTL
Tx_1__DM0 EQU CYREG_PRT3_DM0
Tx_1__DM1 EQU CYREG_PRT3_DM1
Tx_1__DM2 EQU CYREG_PRT3_DM2
Tx_1__DR EQU CYREG_PRT3_DR
Tx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_1__MASK EQU 0x08
Tx_1__PORT EQU 3
Tx_1__PRT EQU CYREG_PRT3_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_1__PS EQU CYREG_PRT3_PS
Tx_1__SHIFT EQU 3
Tx_1__SLW EQU CYREG_PRT3_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x00
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x01
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x01

; Range_1
Range_1_sts_sts_reg__0__MASK EQU 0x01
Range_1_sts_sts_reg__0__POS EQU 0
Range_1_sts_sts_reg__1__MASK EQU 0x02
Range_1_sts_sts_reg__1__POS EQU 1
Range_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Range_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Range_1_sts_sts_reg__2__MASK EQU 0x04
Range_1_sts_sts_reg__2__POS EQU 2
Range_1_sts_sts_reg__3__MASK EQU 0x08
Range_1_sts_sts_reg__3__POS EQU 3
Range_1_sts_sts_reg__4__MASK EQU 0x10
Range_1_sts_sts_reg__4__POS EQU 4
Range_1_sts_sts_reg__5__MASK EQU 0x20
Range_1_sts_sts_reg__5__POS EQU 5
Range_1_sts_sts_reg__6__MASK EQU 0x40
Range_1_sts_sts_reg__6__POS EQU 6
Range_1_sts_sts_reg__7__MASK EQU 0x80
Range_1_sts_sts_reg__7__POS EQU 7
Range_1_sts_sts_reg__MASK EQU 0xFF
Range_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB03_MSK
Range_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Range_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Range_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Range_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
Range_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
Range_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB03_ST

; Range_2
Range_2_sts_sts_reg__0__MASK EQU 0x01
Range_2_sts_sts_reg__0__POS EQU 0
Range_2_sts_sts_reg__1__MASK EQU 0x02
Range_2_sts_sts_reg__1__POS EQU 1
Range_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Range_2_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Range_2_sts_sts_reg__2__MASK EQU 0x04
Range_2_sts_sts_reg__2__POS EQU 2
Range_2_sts_sts_reg__3__MASK EQU 0x08
Range_2_sts_sts_reg__3__POS EQU 3
Range_2_sts_sts_reg__4__MASK EQU 0x10
Range_2_sts_sts_reg__4__POS EQU 4
Range_2_sts_sts_reg__5__MASK EQU 0x20
Range_2_sts_sts_reg__5__POS EQU 5
Range_2_sts_sts_reg__6__MASK EQU 0x40
Range_2_sts_sts_reg__6__POS EQU 6
Range_2_sts_sts_reg__7__MASK EQU 0x80
Range_2_sts_sts_reg__7__POS EQU 7
Range_2_sts_sts_reg__MASK EQU 0xFF
Range_2_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
Range_2_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Range_2_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST

; User_LED
User_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
User_LED__0__MASK EQU 0x02
User_LED__0__PC EQU CYREG_PRT2_PC1
User_LED__0__PORT EQU 2
User_LED__0__SHIFT EQU 1
User_LED__AG EQU CYREG_PRT2_AG
User_LED__AMUX EQU CYREG_PRT2_AMUX
User_LED__BIE EQU CYREG_PRT2_BIE
User_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
User_LED__BYP EQU CYREG_PRT2_BYP
User_LED__CTL EQU CYREG_PRT2_CTL
User_LED__DM0 EQU CYREG_PRT2_DM0
User_LED__DM1 EQU CYREG_PRT2_DM1
User_LED__DM2 EQU CYREG_PRT2_DM2
User_LED__DR EQU CYREG_PRT2_DR
User_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
User_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
User_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
User_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
User_LED__MASK EQU 0x02
User_LED__PORT EQU 2
User_LED__PRT EQU CYREG_PRT2_PRT
User_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
User_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
User_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
User_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
User_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
User_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
User_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
User_LED__PS EQU CYREG_PRT2_PS
User_LED__SHIFT EQU 1
User_LED__SLW EQU CYREG_PRT2_SLW

; CNT_RESET
CNT_RESET_Sync_ctrl_reg__0__MASK EQU 0x01
CNT_RESET_Sync_ctrl_reg__0__POS EQU 0
CNT_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
CNT_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
CNT_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
CNT_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
CNT_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
CNT_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
CNT_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
CNT_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
CNT_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
CNT_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
CNT_RESET_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
CNT_RESET_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
CNT_RESET_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
CNT_RESET_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
CNT_RESET_Sync_ctrl_reg__MASK EQU 0x01
CNT_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
CNT_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
CNT_RESET_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

; Range_CLK
Range_CLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Range_CLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Range_CLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Range_CLK__CFG2_SRC_SEL_MASK EQU 0x07
Range_CLK__INDEX EQU 0x01
Range_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Range_CLK__PM_ACT_MSK EQU 0x02
Range_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Range_CLK__PM_STBY_MSK EQU 0x02

; UART_Connect
UART_Connect__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
UART_Connect__0__MASK EQU 0x02
UART_Connect__0__PC EQU CYREG_PRT3_PC1
UART_Connect__0__PORT EQU 3
UART_Connect__0__SHIFT EQU 1
UART_Connect__AG EQU CYREG_PRT3_AG
UART_Connect__AMUX EQU CYREG_PRT3_AMUX
UART_Connect__BIE EQU CYREG_PRT3_BIE
UART_Connect__BIT_MASK EQU CYREG_PRT3_BIT_MASK
UART_Connect__BYP EQU CYREG_PRT3_BYP
UART_Connect__CTL EQU CYREG_PRT3_CTL
UART_Connect__DM0 EQU CYREG_PRT3_DM0
UART_Connect__DM1 EQU CYREG_PRT3_DM1
UART_Connect__DM2 EQU CYREG_PRT3_DM2
UART_Connect__DR EQU CYREG_PRT3_DR
UART_Connect__INP_DIS EQU CYREG_PRT3_INP_DIS
UART_Connect__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
UART_Connect__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
UART_Connect__LCD_EN EQU CYREG_PRT3_LCD_EN
UART_Connect__MASK EQU 0x02
UART_Connect__PORT EQU 3
UART_Connect__PRT EQU CYREG_PRT3_PRT
UART_Connect__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
UART_Connect__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
UART_Connect__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
UART_Connect__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
UART_Connect__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
UART_Connect__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
UART_Connect__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
UART_Connect__PS EQU CYREG_PRT3_PS
UART_Connect__SHIFT EQU 1
UART_Connect__SLW EQU CYREG_PRT3_SLW

; SRHC04_1_Echo
SRHC04_1_Echo__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
SRHC04_1_Echo__0__MASK EQU 0x01
SRHC04_1_Echo__0__PC EQU CYREG_PRT0_PC0
SRHC04_1_Echo__0__PORT EQU 0
SRHC04_1_Echo__0__SHIFT EQU 0
SRHC04_1_Echo__AG EQU CYREG_PRT0_AG
SRHC04_1_Echo__AMUX EQU CYREG_PRT0_AMUX
SRHC04_1_Echo__BIE EQU CYREG_PRT0_BIE
SRHC04_1_Echo__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SRHC04_1_Echo__BYP EQU CYREG_PRT0_BYP
SRHC04_1_Echo__CTL EQU CYREG_PRT0_CTL
SRHC04_1_Echo__DM0 EQU CYREG_PRT0_DM0
SRHC04_1_Echo__DM1 EQU CYREG_PRT0_DM1
SRHC04_1_Echo__DM2 EQU CYREG_PRT0_DM2
SRHC04_1_Echo__DR EQU CYREG_PRT0_DR
SRHC04_1_Echo__INP_DIS EQU CYREG_PRT0_INP_DIS
SRHC04_1_Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SRHC04_1_Echo__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SRHC04_1_Echo__LCD_EN EQU CYREG_PRT0_LCD_EN
SRHC04_1_Echo__MASK EQU 0x01
SRHC04_1_Echo__PORT EQU 0
SRHC04_1_Echo__PRT EQU CYREG_PRT0_PRT
SRHC04_1_Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SRHC04_1_Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SRHC04_1_Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SRHC04_1_Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SRHC04_1_Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SRHC04_1_Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SRHC04_1_Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SRHC04_1_Echo__PS EQU CYREG_PRT0_PS
SRHC04_1_Echo__SHIFT EQU 0
SRHC04_1_Echo__SLW EQU CYREG_PRT0_SLW

; SRHC04_2_Echo
SRHC04_2_Echo__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
SRHC04_2_Echo__0__MASK EQU 0x04
SRHC04_2_Echo__0__PC EQU CYREG_PRT0_PC2
SRHC04_2_Echo__0__PORT EQU 0
SRHC04_2_Echo__0__SHIFT EQU 2
SRHC04_2_Echo__AG EQU CYREG_PRT0_AG
SRHC04_2_Echo__AMUX EQU CYREG_PRT0_AMUX
SRHC04_2_Echo__BIE EQU CYREG_PRT0_BIE
SRHC04_2_Echo__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SRHC04_2_Echo__BYP EQU CYREG_PRT0_BYP
SRHC04_2_Echo__CTL EQU CYREG_PRT0_CTL
SRHC04_2_Echo__DM0 EQU CYREG_PRT0_DM0
SRHC04_2_Echo__DM1 EQU CYREG_PRT0_DM1
SRHC04_2_Echo__DM2 EQU CYREG_PRT0_DM2
SRHC04_2_Echo__DR EQU CYREG_PRT0_DR
SRHC04_2_Echo__INP_DIS EQU CYREG_PRT0_INP_DIS
SRHC04_2_Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SRHC04_2_Echo__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SRHC04_2_Echo__LCD_EN EQU CYREG_PRT0_LCD_EN
SRHC04_2_Echo__MASK EQU 0x04
SRHC04_2_Echo__PORT EQU 0
SRHC04_2_Echo__PRT EQU CYREG_PRT0_PRT
SRHC04_2_Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SRHC04_2_Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SRHC04_2_Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SRHC04_2_Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SRHC04_2_Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SRHC04_2_Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SRHC04_2_Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SRHC04_2_Echo__PS EQU CYREG_PRT0_PS
SRHC04_2_Echo__SHIFT EQU 2
SRHC04_2_Echo__SLW EQU CYREG_PRT0_SLW

; DMA_MEM_TO_UART
DMA_MEM_TO_UART__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_MEM_TO_UART__DRQ_NUMBER EQU 0
DMA_MEM_TO_UART__NUMBEROF_TDS EQU 0
DMA_MEM_TO_UART__PRIORITY EQU 2
DMA_MEM_TO_UART__TERMIN_EN EQU 0
DMA_MEM_TO_UART__TERMIN_SEL EQU 0
DMA_MEM_TO_UART__TERMOUT0_EN EQU 0
DMA_MEM_TO_UART__TERMOUT0_SEL EQU 0
DMA_MEM_TO_UART__TERMOUT1_EN EQU 0
DMA_MEM_TO_UART__TERMOUT1_SEL EQU 0

; HC_SR04_1_Trigger
HC_SR04_1_Trigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
HC_SR04_1_Trigger__0__MASK EQU 0x02
HC_SR04_1_Trigger__0__PC EQU CYREG_PRT0_PC1
HC_SR04_1_Trigger__0__PORT EQU 0
HC_SR04_1_Trigger__0__SHIFT EQU 1
HC_SR04_1_Trigger__AG EQU CYREG_PRT0_AG
HC_SR04_1_Trigger__AMUX EQU CYREG_PRT0_AMUX
HC_SR04_1_Trigger__BIE EQU CYREG_PRT0_BIE
HC_SR04_1_Trigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HC_SR04_1_Trigger__BYP EQU CYREG_PRT0_BYP
HC_SR04_1_Trigger__CTL EQU CYREG_PRT0_CTL
HC_SR04_1_Trigger__DM0 EQU CYREG_PRT0_DM0
HC_SR04_1_Trigger__DM1 EQU CYREG_PRT0_DM1
HC_SR04_1_Trigger__DM2 EQU CYREG_PRT0_DM2
HC_SR04_1_Trigger__DR EQU CYREG_PRT0_DR
HC_SR04_1_Trigger__INP_DIS EQU CYREG_PRT0_INP_DIS
HC_SR04_1_Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
HC_SR04_1_Trigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HC_SR04_1_Trigger__LCD_EN EQU CYREG_PRT0_LCD_EN
HC_SR04_1_Trigger__MASK EQU 0x02
HC_SR04_1_Trigger__PORT EQU 0
HC_SR04_1_Trigger__PRT EQU CYREG_PRT0_PRT
HC_SR04_1_Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HC_SR04_1_Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HC_SR04_1_Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HC_SR04_1_Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HC_SR04_1_Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HC_SR04_1_Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HC_SR04_1_Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HC_SR04_1_Trigger__PS EQU CYREG_PRT0_PS
HC_SR04_1_Trigger__SHIFT EQU 1
HC_SR04_1_Trigger__SLW EQU CYREG_PRT0_SLW

; HC_SR04_2_Trigger
HC_SR04_2_Trigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
HC_SR04_2_Trigger__0__MASK EQU 0x08
HC_SR04_2_Trigger__0__PC EQU CYREG_PRT0_PC3
HC_SR04_2_Trigger__0__PORT EQU 0
HC_SR04_2_Trigger__0__SHIFT EQU 3
HC_SR04_2_Trigger__AG EQU CYREG_PRT0_AG
HC_SR04_2_Trigger__AMUX EQU CYREG_PRT0_AMUX
HC_SR04_2_Trigger__BIE EQU CYREG_PRT0_BIE
HC_SR04_2_Trigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HC_SR04_2_Trigger__BYP EQU CYREG_PRT0_BYP
HC_SR04_2_Trigger__CTL EQU CYREG_PRT0_CTL
HC_SR04_2_Trigger__DM0 EQU CYREG_PRT0_DM0
HC_SR04_2_Trigger__DM1 EQU CYREG_PRT0_DM1
HC_SR04_2_Trigger__DM2 EQU CYREG_PRT0_DM2
HC_SR04_2_Trigger__DR EQU CYREG_PRT0_DR
HC_SR04_2_Trigger__INP_DIS EQU CYREG_PRT0_INP_DIS
HC_SR04_2_Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
HC_SR04_2_Trigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HC_SR04_2_Trigger__LCD_EN EQU CYREG_PRT0_LCD_EN
HC_SR04_2_Trigger__MASK EQU 0x08
HC_SR04_2_Trigger__PORT EQU 0
HC_SR04_2_Trigger__PRT EQU CYREG_PRT0_PRT
HC_SR04_2_Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HC_SR04_2_Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HC_SR04_2_Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HC_SR04_2_Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HC_SR04_2_Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HC_SR04_2_Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HC_SR04_2_Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HC_SR04_2_Trigger__PS EQU CYREG_PRT0_PS
HC_SR04_2_Trigger__SHIFT EQU 3
HC_SR04_2_Trigger__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
