Restore Archived Project report for lab3ParPortAndTimers
Wed Oct 11 15:12:58 2017
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Wed Oct 11 15:12:58 2017 ;
; Revision Name                   ; lab3ParPortAndTimers                  ;
; Top-level Entity Name           ; topLevelEntity                        ;
; Family                          ; Cyclone IV E                          ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface_tmp_archive.qar' into the 'D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface' directory
Info: Generated report 'lab3ParPortAndTimers.restore.rpt'


+-------------------------------------------------------------------------------------------------------+
; Files Restored                                                                                        ;
+-------------------------------------------------------------------------------------------------------+
; File Name                                                                                             ;
+-------------------------------------------------------------------------------------------------------+
; qar_info.json                                                                                         ;
; assignment_defaults.qdf                                                                               ;
; lab1GetStarted.qsf                                                                                    ;
; lab3ParPortAndTimers.qsf                                                                              ;
; lab4LcdInterface.qpf                                                                                  ;
; myPIO_hw.tcl                                                                                          ;
; parPort.vhdl                                                                                          ;
; pins_all.tcl                                                                                          ;
; reader.vhdl                                                                                           ;
; systemFile.qsys                                                                                       ;
; systemFile.sopcinfo                                                                                   ;
; systemFile/synthesis/submodules/altera_avalon_sc_fifo.v                                               ;
; systemFile/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ;
; systemFile/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc                          ;
; systemFile/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                            ;
; systemFile/synthesis/submodules/altera_avalon_st_pipeline_base.v                                      ;
; systemFile/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                    ;
; systemFile/synthesis/submodules/altera_default_burst_converter.sv                                     ;
; systemFile/synthesis/submodules/altera_incr_burst_converter.sv                                        ;
; systemFile/synthesis/submodules/altera_merlin_address_alignment.sv                                    ;
; systemFile/synthesis/submodules/altera_merlin_arbitrator.sv                                           ;
; systemFile/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ;
; systemFile/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ;
; systemFile/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                    ;
; systemFile/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ;
; systemFile/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ;
; systemFile/synthesis/submodules/altera_merlin_master_agent.sv                                         ;
; systemFile/synthesis/submodules/altera_merlin_master_translator.sv                                    ;
; systemFile/synthesis/submodules/altera_merlin_reorder_memory.sv                                       ;
; systemFile/synthesis/submodules/altera_merlin_slave_agent.sv                                          ;
; systemFile/synthesis/submodules/altera_merlin_slave_translator.sv                                     ;
; systemFile/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ;
; systemFile/synthesis/submodules/altera_merlin_width_adapter.sv                                        ;
; systemFile/synthesis/submodules/altera_reset_controller.sdc                                           ;
; systemFile/synthesis/submodules/altera_reset_controller.v                                             ;
; systemFile/synthesis/submodules/altera_reset_synchronizer.v                                           ;
; systemFile/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ;
; systemFile/synthesis/submodules/altera_wrap_burst_converter.sv                                        ;
; systemFile/synthesis/submodules/dFlipFlop.vhdl                                                        ;
; systemFile/synthesis/submodules/parPort.vhdl                                                          ;
; systemFile/synthesis/submodules/reader.vhdl                                                           ;
; systemFile/synthesis/submodules/systemFile_CPU.v                                                      ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu.ocp                                                ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu.sdc                                                ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu.v                                                  ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu_bht_ram.mif                                        ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu_dc_tag_ram.mif                                     ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu_debug_slave_sysclk.v                               ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu_debug_slave_tck.v                                  ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu_debug_slave_wrapper.v                              ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu_ic_tag_ram.mif                                     ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu_mult_cell.v                                        ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu_ociram_default_contents.mif                        ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu_rf_ram_a.mif                                       ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu_rf_ram_b.mif                                       ;
; systemFile/synthesis/submodules/systemFile_CPU_cpu_test_bench.v                                       ;
; systemFile/synthesis/submodules/systemFile_LEDs.v                                                     ;
; systemFile/synthesis/submodules/systemFile_SDRAM_ctrl.v                                               ;
; systemFile/synthesis/submodules/systemFile_TCDM.hex                                                   ;
; systemFile/synthesis/submodules/systemFile_TCDM.v                                                     ;
; systemFile/synthesis/submodules/systemFile_TCIM.hex                                                   ;
; systemFile/synthesis/submodules/systemFile_TCIM.v                                                     ;
; systemFile/synthesis/submodules/systemFile_altpll_0.v                                                 ;
; systemFile/synthesis/submodules/systemFile_irq_mapper.sv                                              ;
; systemFile/synthesis/submodules/systemFile_jtag_uart.v                                                ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0.v                                        ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter.v                      ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_001.v                  ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_004.v                  ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_005.v                  ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_006.v                  ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_cmd_demux.sv                             ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_cmd_demux_001.sv                         ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_cmd_mux.sv                               ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_cmd_mux_001.sv                           ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router.sv                                ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_001.sv                            ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_002.sv                            ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_003.sv                            ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_004.sv                            ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_006.sv                            ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_007.sv                            ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_008.sv                            ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_009.sv                            ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_router_010.sv                            ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_rsp_demux.sv                             ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_rsp_demux_001.sv                         ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_rsp_mux.sv                               ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_0_rsp_mux_001.sv                           ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_1.v                                        ;
; systemFile/synthesis/submodules/systemFile_mm_interconnect_2.v                                        ;
; systemFile/synthesis/submodules/systemFile_onchip_data_memory.hex                                     ;
; systemFile/synthesis/submodules/systemFile_onchip_data_memory.v                                       ;
; systemFile/synthesis/submodules/systemFile_onchip_instruction_memory.hex                              ;
; systemFile/synthesis/submodules/systemFile_onchip_instruction_memory.v                                ;
; systemFile/synthesis/submodules/systemFile_onchip_memory2_0.hex                                       ;
; systemFile/synthesis/submodules/systemFile_onchip_memory2_0.v                                         ;
; systemFile/synthesis/submodules/systemFile_performance_counter_0.v                                    ;
; systemFile/synthesis/submodules/systemFile_sysid.v                                                    ;
; systemFile/synthesis/submodules/systemFile_timer_0.v                                                  ;
; systemFile/synthesis/submodules/writer.vhdl                                                           ;
; systemFile/synthesis/systemFile.debuginfo                                                             ;
; systemFile/synthesis/systemFile.qip                                                                   ;
; systemFile/synthesis/systemFile.regmap                                                                ;
; systemFile/synthesis/systemFile.vhd                                                                   ;
; systemFile/synthesis/systemfile_rst_controller.vhd                                                    ;
; systemFile/synthesis/systemfile_rst_controller_001.vhd                                                ;
; systemFile/synthesis/systemfile_rst_controller_002.vhd                                                ;
; systemFile/systemFile.bsf                                                                             ;
; systemFile/systemFile.cmp                                                                             ;
; systemFile/systemFile.html                                                                            ;
; systemFile/systemFile.xml                                                                             ;
; systemFile/systemFile_bb.v                                                                            ;
; systemFile/systemFile_generation.rpt                                                                  ;
; systemFile/systemFile_generation_previous.rpt                                                         ;
; systemFile/systemFile_inst.v                                                                          ;
; systemFile/systemFile_inst.vhd                                                                        ;
; testbench.vhdl                                                                                        ;
; topLevelEntity.bdf                                                                                    ;
; writer.vhdl                                                                                           ;
+-------------------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


