============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Jan 21 2019  10:19:31 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1           7    16.425    gscl45nm 
AOI22X1          2     6.570    gscl45nm 
BUFX2          132   309.738    gscl45nm 
DFFSR          107  1104.732    gscl45nm 
FAX1            56   499.335    gscl45nm 
HAX1            41   192.413    gscl45nm 
INVX1          118   166.132    gscl45nm 
LATCH            4    20.649    gscl45nm 
MUX2X1          75   281.580    gscl45nm 
NAND2X1         18    33.790    gscl45nm 
NAND3X1          4     9.386    gscl45nm 
NOR2X1           2     4.693    gscl45nm 
NOR3X1           2     5.632    gscl45nm 
OAI21X1         21    59.132    gscl45nm 
OR2X1           20    46.930    gscl45nm 
XNOR2X1         32   150.176    gscl45nm 
XOR2X1           1     4.693    gscl45nm 
-----------------------------------------
total          642  2912.006             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential       111 1125.381   38.6 
inverter         118  166.132    5.7 
buffer           132  309.738   10.6 
logic            281 1310.755   45.0 
-------------------------------------
total            642 2912.007  100.0 

