#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 29 14:56:26 2024
# Process ID: 13732
# Current directory: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/synth_1
# Command line: vivado.exe -log gen_heartbeat_wrapper_zedboard.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gen_heartbeat_wrapper_zedboard.tcl
# Log file: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/synth_1/gen_heartbeat_wrapper_zedboard.vds
# Journal file: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/synth_1\vivado.jou
# Running On: WORKSTATION, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16794 MB
#-----------------------------------------------------------
source gen_heartbeat_wrapper_zedboard.tcl -notrace
Command: synth_design -top gen_heartbeat_wrapper_zedboard -part xc7z020clg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2596
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Applications/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1242.145 ; gain = 406.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gen_heartbeat_wrapper_zedboard' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/sources/design/gen_heartbeat_wrapper_zedboard.vhd:68]
INFO: [Synth 8-3491] module 'ip_mmcm' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/synth_1/.Xil/Vivado-13732-WORKSTATION/realtime/ip_mmcm_stub.vhdl:5' bound to instance 'inst_ip_mmcm' of component 'ip_mmcm' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/sources/design/gen_heartbeat_wrapper_zedboard.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ip_mmcm' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/synth_1/.Xil/Vivado-13732-WORKSTATION/realtime/ip_mmcm_stub.vhdl:15]
	Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Parameter g_clk_o_freq bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_heartbeat' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/sources/design/gen_heartbeat.vhd:53' bound to instance 'inst_dut_gen_heartbeat' of component 'gen_heartbeat' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/sources/design/gen_heartbeat_wrapper_zedboard.vhd:157]
INFO: [Synth 8-638] synthesizing module 'gen_heartbeat' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/sources/design/gen_heartbeat.vhd:70]
	Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Parameter g_clk_o_freq bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_heartbeat' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/sources/design/gen_heartbeat.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'gen_heartbeat_wrapper_zedboard' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/sources/design/gen_heartbeat_wrapper_zedboard.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1333.852 ; gain = 498.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1333.852 ; gain = 498.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1333.852 ; gain = 498.703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1333.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc] for cell 'inst_ip_mmcm'
Finished Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc] for cell 'inst_ip_mmcm'
Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/constraints/pinout_zedboard.xdc]
Finished Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/constraints/pinout_zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/constraints/pinout_zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gen_heartbeat_wrapper_zedboard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gen_heartbeat_wrapper_zedboard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1361.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1361.059 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Applications/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1361.059 ; gain = 525.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1361.059 ; gain = 525.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for OSC_100M. (constraint file  {c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for OSC_100M. (constraint file  {c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for inst_ip_mmcm. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1361.059 ; gain = 525.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1361.059 ; gain = 525.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1361.059 ; gain = 525.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1361.059 ; gain = 525.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1361.059 ; gain = 525.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1361.059 ; gain = 525.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1365.180 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1365.180 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1365.180 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1365.180 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1365.180 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1365.180 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ip_mmcm       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ip_mmcm_bbox |     1|
|2     |CARRY4       |     7|
|3     |LUT1         |     2|
|4     |LUT2         |    26|
|5     |LUT4         |     5|
|6     |LUT6         |     2|
|7     |FDCE         |    27|
|8     |IBUF         |     1|
|9     |OBUF         |     3|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1365.180 ; gain = 530.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1365.180 ; gain = 502.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1365.180 ; gain = 530.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1377.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1384.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bcd882f5
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1384.914 ; gain = 954.281
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/synth_1/gen_heartbeat_wrapper_zedboard.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gen_heartbeat_wrapper_zedboard_utilization_synth.rpt -pb gen_heartbeat_wrapper_zedboard_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 14:57:06 2024...
