#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue May 09 10:48:53 2017
# Process ID: 3220
# Current directory: C:/Users/Haroldo/Documents/Vivado project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9992 C:\Users\Haroldo\Documents\Vivado project\project_I7.xpr
# Log file: C:/Users/Haroldo/Documents/Vivado project/vivado.log
# Journal file: C:/Users/Haroldo/Documents/Vivado project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Haroldo/Documents/Vivado project/project_I7.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 792.293 ; gain = 137.547
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/Haroldo/Downloads/new/Input.sv C:/Users/Haroldo/Downloads/new/Output.sv}
update_compile_order -fileset sources_1
set_property top Bloco_de_Controle [current_fileset]
update_compile_order -fileset sources_1
set_property top super_top_level [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: super_top_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:02 ; elapsed = 00:57:44 . Memory (MB): peak = 816.379 ; gain = 609.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/memdata.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:126]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:127]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:132]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:137]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
WARNING: [Synth 8-350] instance 'Bloco_de_Controle' of module 'Bloco_de_Controle' requires 24 connections, but only 22 given [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:37]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:38]
INFO: [Synth 8-638] synthesizing module 'Output_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg[15]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[14]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[13]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[12]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[11]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[10]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[9]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[8]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[7]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[6]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[5]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[4]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[3]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[2]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[1]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[0]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Output_register' (6#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
ERROR: [Synth 8-659] type mismatch in port association: bit A[15:0] vs. bit B [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:38]
ERROR: [Synth 8-285] failed synthesizing module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
ERROR: [Synth 8-285] failed synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:04 ; elapsed = 00:57:46 . Memory (MB): peak = 846.535 ; gain = 639.457
---------------------------------------------------------------------------------
RTL Elaboration failed
15 Infos, 40 Warnings, 1 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: super_top_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:58 ; elapsed = 12:42:52 . Memory (MB): peak = 853.184 ; gain = 646.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/memdata.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:126]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:127]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:132]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:137]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
WARNING: [Synth 8-3848] Net OutRed_ld in module/entity Unidade_controladora does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:22]
INFO: [Synth 8-256] done synthesizing module 'Unidade_controladora' (6#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'sw' does not match port width (16) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'D_addr' does not match port width (8) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (8) of port connection 'D_wr' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_W_data' does not match port width (8) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_s0' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_W_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_W_wr' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_Rp_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_Rp_rd' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_Rq_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_Rq_rd' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_s' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'shift' does not match port width (3) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'InReg_ld' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-350] instance 'Unidade_controladora' of module 'Unidade_controladora' requires 19 connections, but only 18 given [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'banco_registradores' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'banco_registradores' (7#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux3' (8#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
ERROR: [Synth 8-439] module 'Output' not found [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:33]
ERROR: [Synth 8-285] failed synthesizing module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
ERROR: [Synth 8-285] failed synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:59 ; elapsed = 12:42:54 . Memory (MB): peak = 853.184 ; gain = 646.105
---------------------------------------------------------------------------------
RTL Elaboration failed
19 Infos, 38 Warnings, 1 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: super_top_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:11 ; elapsed = 12:44:14 . Memory (MB): peak = 853.184 ; gain = 646.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/memdata.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:126]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:127]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:132]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:137]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
WARNING: [Synth 8-3848] Net OutRed_ld in module/entity Unidade_controladora does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:22]
INFO: [Synth 8-256] done synthesizing module 'Unidade_controladora' (6#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'sw' does not match port width (16) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'D_addr' does not match port width (8) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (8) of port connection 'D_wr' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_W_data' does not match port width (8) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_s0' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_W_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_W_wr' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_Rp_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_Rp_rd' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_Rq_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_Rq_rd' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_s' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'shift' does not match port width (3) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'InReg_ld' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-350] instance 'Unidade_controladora' of module 'Unidade_controladora' requires 19 connections, but only 18 given [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'banco_registradores' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'banco_registradores' (7#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux3' (8#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-638] synthesizing module 'Output_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg[15]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[14]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[13]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[12]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[11]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[10]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[9]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[8]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[7]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[6]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[5]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[4]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[3]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[2]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[1]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[0]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Output_register' (9#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
ERROR: [Synth 8-659] type mismatch in port association: bit A[15:0] vs. bit B [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:33]
ERROR: [Synth 8-285] failed synthesizing module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
ERROR: [Synth 8-285] failed synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:13 ; elapsed = 12:44:15 . Memory (MB): peak = 855.043 ; gain = 647.965
---------------------------------------------------------------------------------
RTL Elaboration failed
21 Infos, 54 Warnings, 1 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: super_top_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:32 ; elapsed = 12:47:02 . Memory (MB): peak = 859.852 ; gain = 652.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/memdata.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:126]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:127]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:132]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:137]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
WARNING: [Synth 8-3848] Net OutRed_ld in module/entity Unidade_controladora does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:22]
INFO: [Synth 8-256] done synthesizing module 'Unidade_controladora' (6#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'sw' does not match port width (16) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'D_addr' does not match port width (8) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (8) of port connection 'D_wr' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_W_data' does not match port width (8) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_s0' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_W_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_W_wr' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_Rp_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_Rp_rd' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_Rq_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_Rq_rd' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_s' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'shift' does not match port width (3) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'InReg_ld' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-350] instance 'Unidade_controladora' of module 'Unidade_controladora' requires 19 connections, but only 18 given [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'banco_registradores' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'banco_registradores' (7#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux3' (8#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-638] synthesizing module 'Output_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg[15]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[14]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[13]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[12]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[11]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[10]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[9]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[8]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[7]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[6]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[5]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[4]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[3]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[2]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[1]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-87] always_comb on 'out_reg[0]' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Output_register' (9#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
ERROR: [Synth 8-659] type mismatch in port association: bit A[15:0] vs. bit [15:0]B [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:33]
ERROR: [Synth 8-285] failed synthesizing module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
ERROR: [Synth 8-285] failed synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:34 ; elapsed = 12:47:03 . Memory (MB): peak = 859.852 ; gain = 652.773
---------------------------------------------------------------------------------
RTL Elaboration failed
21 Infos, 54 Warnings, 1 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: super_top_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:50 ; elapsed = 12:48:54 . Memory (MB): peak = 859.852 ; gain = 652.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/memdata.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:126]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:127]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:132]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:137]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
WARNING: [Synth 8-3848] Net OutRed_ld in module/entity Unidade_controladora does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:22]
INFO: [Synth 8-256] done synthesizing module 'Unidade_controladora' (6#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'sw' does not match port width (16) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'D_addr' does not match port width (8) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (8) of port connection 'D_wr' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_W_data' does not match port width (8) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_s0' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_W_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_W_wr' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_Rp_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_Rp_rd' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_Rq_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_Rq_rd' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_s' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'shift' does not match port width (3) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'InReg_ld' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-350] instance 'Unidade_controladora' of module 'Unidade_controladora' requires 19 connections, but only 18 given [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'banco_registradores' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'banco_registradores' (7#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux3' (8#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-638] synthesizing module 'Output_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Output_register' (9#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (16) of module 'Output_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:33]
INFO: [Synth 8-638] synthesizing module 'Input_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Input_register' (10#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:23]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
WARNING: [Synth 8-3848] Net leds in module/entity memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:10]
INFO: [Synth 8-256] done synthesizing module 'memory' (11#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-638] synthesizing module 'zero' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'zero' (13#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
WARNING: [Synth 8-3848] Net InReg_ld in module/entity datapath does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:34]
WARNING: [Synth 8-3848] Net OutRed_ld in module/entity datapath does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:33]
INFO: [Synth 8-256] done synthesizing module 'datapath' (14#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'decoder_7seg' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:51]
INFO: [Synth 8-256] done synthesizing module 'decoder_7seg' (15#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
WARNING: [Synth 8-3848] Net s_leds in module/entity super_top_level does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:9]
WARNING: [Synth 8-3848] Net D_addr in module/entity super_top_level does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:10]
INFO: [Synth 8-256] done synthesizing module 'super_top_level' (16#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
WARNING: [Synth 8-3331] design memory has unconnected port leds[15]
WARNING: [Synth 8-3331] design memory has unconnected port leds[14]
WARNING: [Synth 8-3331] design memory has unconnected port leds[13]
WARNING: [Synth 8-3331] design memory has unconnected port leds[12]
WARNING: [Synth 8-3331] design memory has unconnected port leds[11]
WARNING: [Synth 8-3331] design memory has unconnected port leds[10]
WARNING: [Synth 8-3331] design memory has unconnected port leds[9]
WARNING: [Synth 8-3331] design memory has unconnected port leds[8]
WARNING: [Synth 8-3331] design memory has unconnected port leds[7]
WARNING: [Synth 8-3331] design memory has unconnected port leds[6]
WARNING: [Synth 8-3331] design memory has unconnected port leds[5]
WARNING: [Synth 8-3331] design memory has unconnected port leds[4]
WARNING: [Synth 8-3331] design memory has unconnected port leds[3]
WARNING: [Synth 8-3331] design memory has unconnected port leds[2]
WARNING: [Synth 8-3331] design memory has unconnected port leds[1]
WARNING: [Synth 8-3331] design memory has unconnected port leds[0]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[2]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[1]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[0]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[15]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[14]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[13]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[12]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[11]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[10]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[9]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[8]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[7]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[6]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[5]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[4]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port OutRed_ld
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[15]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[14]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[13]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[12]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[11]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[10]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[9]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[8]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[7]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[6]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[5]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[4]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[3]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[2]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[1]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:52 ; elapsed = 12:48:56 . Memory (MB): peak = 859.852 ; gain = 652.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Output_register:OutRed_ld to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:33]
WARNING: [Synth 8-3295] tying undriven pin Input_register:InReg_ld to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:34]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[7] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[6] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[5] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[4] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[3] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[2] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[1] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[0] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:52 ; elapsed = 12:48:56 . Memory (MB): peak = 859.852 ; gain = 652.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_m_IBUF'. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:05:35 ; elapsed = 12:50:07 . Memory (MB): peak = 1173.031 ; gain = 965.953
39 Infos, 105 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:20 . Memory (MB): peak = 1173.031 ; gain = 313.180
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.957 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: super_top_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:18 ; elapsed = 12:59:51 . Memory (MB): peak = 1178.957 ; gain = 971.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/memdata.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:126]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:127]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:132]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:137]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
WARNING: [Synth 8-3848] Net OutRed_ld in module/entity Unidade_controladora does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:22]
INFO: [Synth 8-256] done synthesizing module 'Unidade_controladora' (6#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'sw' does not match port width (16) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'D_addr' does not match port width (8) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (8) of port connection 'D_wr' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_W_data' does not match port width (8) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_s0' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_W_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_W_wr' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_Rp_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_Rp_rd' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'RF_Rq_addr' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'RF_Rq_rd' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_s' does not match port width (4) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'shift' does not match port width (3) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'InReg_ld' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-350] instance 'Unidade_controladora' of module 'Unidade_controladora' requires 19 connections, but only 18 given [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'banco_registradores' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'banco_registradores' (7#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux3' (8#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-638] synthesizing module 'Output_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Output_register' (9#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
INFO: [Synth 8-638] synthesizing module 'Input_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Input_register' (10#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:23]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-256] done synthesizing module 'memory' (11#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-638] synthesizing module 'zero' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'zero' (13#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
WARNING: [Synth 8-3848] Net OutRed_ld in module/entity datapath does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:33]
WARNING: [Synth 8-3848] Net InReg_ld in module/entity datapath does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:34]
INFO: [Synth 8-256] done synthesizing module 'datapath' (14#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'decoder_7seg' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:51]
INFO: [Synth 8-256] done synthesizing module 'decoder_7seg' (15#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
WARNING: [Synth 8-3848] Net s_leds in module/entity super_top_level does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:9]
WARNING: [Synth 8-3848] Net D_addr in module/entity super_top_level does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:10]
INFO: [Synth 8-256] done synthesizing module 'super_top_level' (16#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[2]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[1]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[0]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[15]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[14]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[13]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[12]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[11]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[10]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[9]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[8]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[7]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[6]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[5]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[4]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port OutRed_ld
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[15]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[14]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[13]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[12]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[11]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[10]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[9]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[8]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[7]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[6]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[5]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[4]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[3]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[2]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[1]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:20 ; elapsed = 12:59:53 . Memory (MB): peak = 1178.957 ; gain = 971.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Output_register:OutRed_ld to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:33]
WARNING: [Synth 8-3295] tying undriven pin Input_register:InReg_ld to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:34]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[7] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[6] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[5] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[4] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[3] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[2] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[1] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3295] tying undriven pin datapath:D_addr[0] to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:20 ; elapsed = 12:59:53 . Memory (MB): peak = 1178.957 ; gain = 971.879
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_m_IBUF'. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:06:37 ; elapsed = 13:00:04 . Memory (MB): peak = 1234.465 ; gain = 1027.387
37 Infos, 87 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1234.465 ; gain = 55.508
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:55 ; elapsed = 13:02:07 . Memory (MB): peak = 1234.465 ; gain = 1027.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/memdata.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:126]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:127]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:132]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:137]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
WARNING: [Synth 8-3848] Net OutRed_ld in module/entity Unidade_controladora does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:22]
INFO: [Synth 8-256] done synthesizing module 'Unidade_controladora' (6#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
WARNING: [Synth 8-689] width (16) of port connection 'InReg_ld' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'OutRed_ld' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'banco_registradores' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'banco_registradores' (7#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux3' (8#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-638] synthesizing module 'Output_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Output_register' (9#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
INFO: [Synth 8-638] synthesizing module 'Input_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Input_register' (10#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:23]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-256] done synthesizing module 'memory' (11#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-638] synthesizing module 'zero' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'zero' (13#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
WARNING: [Synth 8-3848] Net OutRed_ld in module/entity datapath does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:33]
WARNING: [Synth 8-3848] Net InReg_ld in module/entity datapath does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:34]
INFO: [Synth 8-256] done synthesizing module 'datapath' (14#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'decoder_7seg' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:51]
INFO: [Synth 8-256] done synthesizing module 'decoder_7seg' (15#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
WARNING: [Synth 8-3848] Net s_leds in module/entity super_top_level does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:9]
INFO: [Synth 8-256] done synthesizing module 'super_top_level' (16#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[2]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[1]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[0]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[15]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[14]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[13]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[12]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[11]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[10]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[9]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[8]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[7]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[6]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[5]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[4]
WARNING: [Synth 8-3331] design Unidade_controladora has unconnected port OutRed_ld
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:57 ; elapsed = 13:02:09 . Memory (MB): peak = 1234.465 ; gain = 1027.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Output_register:OutRed_ld to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:33]
WARNING: [Synth 8-3295] tying undriven pin Input_register:InReg_ld to constant 0 [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:57 ; elapsed = 13:02:09 . Memory (MB): peak = 1234.465 ; gain = 1027.387
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_m_IBUF'. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1247.262 ; gain = 12.797
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:53 ; elapsed = 13:06:47 . Memory (MB): peak = 1247.262 ; gain = 1040.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/memdata.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
WARNING: [Synth 8-3848] Net mem in module/entity ex_memory does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:8]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:126]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:127]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:132]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:137]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-256] done synthesizing module 'Unidade_controladora' (6#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
WARNING: [Synth 8-689] width (16) of port connection 'InReg_ld' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'OutReg_ld' does not match port width (1) of module 'Unidade_controladora' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'banco_registradores' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'banco_registradores' (7#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux3' (8#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-638] synthesizing module 'Output_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Output_register' (9#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
INFO: [Synth 8-638] synthesizing module 'Input_register' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Input_register' (10#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:23]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-256] done synthesizing module 'memory' (11#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-638] synthesizing module 'zero' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'zero' (13#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'datapath' (14#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
WARNING: [Synth 8-689] width (16) of port connection 'InReg_ld' does not match port width (1) of module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-689] width (16) of port connection 'OutReg_ld' does not match port width (1) of module 'datapath' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
INFO: [Synth 8-638] synthesizing module 'decoder_7seg' [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:51]
INFO: [Synth 8-256] done synthesizing module 'decoder_7seg' (15#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
WARNING: [Synth 8-3848] Net s_leds in module/entity super_top_level does not have driver. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:9]
INFO: [Synth 8-256] done synthesizing module 'super_top_level' (16#1) [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[2]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[1]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[0]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[15]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[14]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[13]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[12]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[11]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[10]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[9]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[8]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[7]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[6]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[5]
WARNING: [Synth 8-3331] design ex_memory has unconnected port adr[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:55 ; elapsed = 13:06:49 . Memory (MB): peak = 1247.262 ; gain = 1040.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:55 ; elapsed = 13:06:49 . Memory (MB): peak = 1247.262 ; gain = 1040.184
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_m_IBUF'. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Haroldo/Documents/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1266.051 ; gain = 18.789
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 09 23:56:56 2017...
