Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov  5 21:54:03 2025
| Host         : Solstice running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file CSA_timing_summary_routed.rpt -pb CSA_timing_summary_routed.pb -rpx CSA_timing_summary_routed.rpx -warn_on_violation
| Design       : CSA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.754ns  (logic 5.353ns (38.923%)  route 8.401ns (61.077%))
  Logic Levels:           9  (IBUF=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.970     2.906    A_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.058 r  S_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.469     3.528    S_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.326     3.854 f  S_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.948     4.802    S_OBUF[13]_inst_i_6_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.124     4.926 r  S_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.590     5.516    S_OBUF[13]_inst_i_4_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.640 r  S_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.606     6.246    S_OBUF[13]_inst_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.150     6.396 r  S_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.582     6.978    S_OBUF[13]_inst_i_2_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.358     7.336 r  S_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.967     8.303    S_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.360     8.663 r  S_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.268    10.931    S_OBUF[15]
    D19                  OBUF (Prop_obuf_I_O)         2.823    13.754 r  S_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.754    S[15]
    D19                                                               r  S[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.495ns  (logic 5.119ns (37.930%)  route 8.377ns (62.070%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=4 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.970     2.906    A_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.058 r  S_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.469     3.528    S_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.326     3.854 f  S_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.948     4.802    S_OBUF[13]_inst_i_6_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.124     4.926 r  S_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.590     5.516    S_OBUF[13]_inst_i_4_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.640 r  S_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.606     6.246    S_OBUF[13]_inst_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.150     6.396 r  S_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.582     6.978    S_OBUF[13]_inst_i_2_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.358     7.336 r  S_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.967     8.303    S_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.332     8.635 r  S_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.244    10.879    S_OBUF[14]
    G18                  OBUF (Prop_obuf_I_O)         2.616    13.495 r  S_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.495    S[14]
    G18                                                               r  S[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.365ns  (logic 5.459ns (40.845%)  route 7.906ns (59.155%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.970     2.906    A_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.058 r  S_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.880     3.939    S_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.354     4.293 r  S_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.734     5.027    S_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.358     5.385 r  S_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.835     6.220    S_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.332     6.552 r  S_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.717     7.269    S_OBUF[10]_inst_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.150     7.419 r  S_OBUF[12]_inst_i_2/O
                         net (fo=2, routed)           0.650     8.069    S_OBUF[12]_inst_i_2_n_0
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.352     8.421 r  S_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.120    10.541    S_OBUF[11]
    E19                  OBUF (Prop_obuf_I_O)         2.825    13.365 r  S_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.365    S[11]
    E19                                                               r  S[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.266ns  (logic 5.237ns (39.473%)  route 8.030ns (60.527%))
  Logic Levels:           8  (IBUF=1 LUT5=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.970     2.906    A_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.058 r  S_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.880     3.939    S_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.354     4.293 r  S_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.734     5.027    S_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.358     5.385 r  S_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.835     6.220    S_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.332     6.552 r  S_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.717     7.269    S_OBUF[10]_inst_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.150     7.419 r  S_OBUF[12]_inst_i_2/O
                         net (fo=2, routed)           0.650     8.069    S_OBUF[12]_inst_i_2_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.326     8.395 r  S_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.243    10.638    S_OBUF[12]
    E18                  OBUF (Prop_obuf_I_O)         2.628    13.266 r  S_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.266    S[12]
    E18                                                               r  S[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.569ns  (logic 4.894ns (38.934%)  route 7.676ns (61.066%))
  Logic Levels:           9  (IBUF=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.970     2.906    A_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.058 f  S_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.469     3.528    S_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.326     3.854 r  S_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.948     4.802    S_OBUF[13]_inst_i_6_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.124     4.926 f  S_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.311     5.237    S_OBUF[13]_inst_i_4_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.361 r  S_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.472     5.833    S_OBUF[16]_inst_i_5_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     5.957 f  S_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.303     6.260    S_OBUF[16]_inst_i_3_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.384 f  S_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           0.781     7.165    S_OBUF[16]_inst_i_2_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I0_O)        0.152     7.317 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.421     9.738    Cout_OBUF
    D17                  OBUF (Prop_obuf_I_O)         2.831    12.569 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    12.569    Cout
    D17                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.439ns  (logic 4.873ns (39.175%)  route 7.566ns (60.825%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.970     2.906    A_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.058 r  S_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.880     3.939    S_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.354     4.293 r  S_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.734     5.027    S_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.358     5.385 r  S_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.835     6.220    S_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.332     6.552 r  S_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.881     7.433    S_OBUF[10]_inst_i_2_n_0
    SLICE_X0Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.557 r  S_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.266     9.822    S_OBUF[9]
    G19                  OBUF (Prop_obuf_I_O)         2.617    12.439 r  S_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.439    S[9]
    G19                                                               r  S[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.249ns  (logic 4.869ns (39.748%)  route 7.380ns (60.252%))
  Logic Levels:           7  (IBUF=1 LUT5=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.970     2.906    A_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.058 r  S_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.880     3.939    S_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.354     4.293 r  S_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.734     5.027    S_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.358     5.385 r  S_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.835     6.220    S_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.332     6.552 r  S_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.717     7.269    S_OBUF[10]_inst_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.393 r  S_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.244     9.637    S_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         2.612    12.249 r  S_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.249    S[10]
    H19                                                               r  S[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.184ns  (logic 4.759ns (39.060%)  route 7.425ns (60.940%))
  Logic Levels:           8  (IBUF=1 LUT5=4 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.970     2.906    A_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.058 r  S_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.469     3.528    S_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.326     3.854 f  S_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.948     4.802    S_OBUF[13]_inst_i_6_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.124     4.926 r  S_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.590     5.516    S_OBUF[13]_inst_i_4_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.640 r  S_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.606     6.246    S_OBUF[13]_inst_i_3_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.150     6.396 r  S_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.582     6.978    S_OBUF[13]_inst_i_2_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.332     7.310 r  S_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.259     9.570    S_OBUF[13]
    F18                  OBUF (Prop_obuf_I_O)         2.615    12.184 r  S_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.184    S[13]
    F18                                                               r  S[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.171ns  (logic 4.657ns (38.263%)  route 7.514ns (61.737%))
  Logic Levels:           9  (IBUF=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.970     2.906    A_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.058 r  S_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.469     3.528    S_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.326     3.854 f  S_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.948     4.802    S_OBUF[13]_inst_i_6_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.124     4.926 r  S_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.311     5.237    S_OBUF[13]_inst_i_4_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.361 f  S_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.472     5.833    S_OBUF[16]_inst_i_5_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     5.957 r  S_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.303     6.260    S_OBUF[16]_inst_i_3_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.384 r  S_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           0.781     7.165    S_OBUF[16]_inst_i_2_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.289 r  S_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.259     9.548    S_OBUF[16]
    D18                  OBUF (Prop_obuf_I_O)         2.622    12.171 r  S_OBUF[16]_inst/O
                         net (fo=0)                   0.000    12.171    S[16]
    D18                                                               r  S[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.530ns  (logic 4.961ns (43.026%)  route 6.569ns (56.974%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.970     2.906    A_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.058 r  S_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.880     3.939    S_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.354     4.293 r  S_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.734     5.027    S_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.358     5.385 r  S_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.835     6.220    S_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.360     6.580 r  S_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.149     8.729    S_OBUF[8]
    H17                  OBUF (Prop_obuf_I_O)         2.800    11.530 r  S_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.530    S[8]
    H17                                                               r  S[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            S[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.344ns (59.340%)  route 0.921ns (40.660%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  B_IBUF[3]_inst/O
                         net (fo=4, routed)           0.361     0.529    B_IBUF[3]
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.045     0.574 r  S_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.560     1.134    S_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.131     2.264 r  S_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.264    S[4]
    J17                                                               r  S[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            S[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.325ns (58.146%)  route 0.954ns (41.854%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.409     0.568    B_IBUF[6]
    SLICE_X0Y21          LUT5 (Prop_lut5_I1_O)        0.045     0.613 r  S_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.545     1.158    S_OBUF[6]
    K19                  OBUF (Prop_obuf_I_O)         1.120     2.278 r  S_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.278    S[6]
    K19                                                               r  S[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.324ns (57.726%)  route 0.969ns (42.274%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  B_IBUF[2]_inst/O
                         net (fo=2, routed)           0.423     0.588    B_IBUF[2]
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.045     0.633 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.546     1.180    S_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         1.114     2.293 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.293    S[2]
    L18                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[8]
                            (input port)
  Destination:            S[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.382ns (59.995%)  route 0.921ns (40.005%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B[8] (IN)
                         net (fo=0)                   0.000     0.000    B[8]
    P17                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  B_IBUF[8]_inst/O
                         net (fo=4, routed)           0.360     0.516    B_IBUF[8]
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.048     0.564 r  S_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.561     1.125    S_OBUF[8]
    H17                  OBUF (Prop_obuf_I_O)         1.178     2.303 r  S_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.303    S[8]
    H17                                                               r  S[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            S[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.370ns (59.473%)  route 0.934ns (40.527%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    K17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  B_IBUF[10]_inst/O
                         net (fo=5, routed)           0.360     0.556    B_IBUF[10]
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.045     0.601 r  S_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.574     1.175    S_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         1.129     2.304 r  S_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.304    S[10]
    H19                                                               r  S[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[11]
                            (input port)
  Destination:            S[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.380ns (59.521%)  route 0.938ns (40.479%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  B[11] (IN)
                         net (fo=0)                   0.000     0.000    B[11]
    L17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  B_IBUF[11]_inst/O
                         net (fo=4, routed)           0.361     0.551    B_IBUF[11]
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.045     0.596 r  S_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.577     1.173    S_OBUF[12]
    E18                  OBUF (Prop_obuf_I_O)         1.145     2.318 r  S_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.318    S[12]
    E18                                                               r  S[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[11]
                            (input port)
  Destination:            S[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.440ns (61.715%)  route 0.893ns (38.285%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  B[11] (IN)
                         net (fo=0)                   0.000     0.000    B[11]
    L17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  B_IBUF[11]_inst/O
                         net (fo=4, routed)           0.361     0.551    B_IBUF[11]
    SLICE_X0Y26          LUT3 (Prop_lut3_I1_O)        0.048     0.599 r  S_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.131    S_OBUF[11]
    E19                  OBUF (Prop_obuf_I_O)         1.202     2.333 r  S_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.333    S[11]
    E19                                                               r  S[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[14]
                            (input port)
  Destination:            S[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.341ns (57.422%)  route 0.994ns (42.578%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  B[14] (IN)
                         net (fo=0)                   0.000     0.000    B[14]
    R19                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  B_IBUF[14]_inst/O
                         net (fo=3, routed)           0.421     0.583    B_IBUF[14]
    SLICE_X0Y29          LUT3 (Prop_lut3_I1_O)        0.045     0.628 r  S_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.574     1.202    S_OBUF[14]
    G18                  OBUF (Prop_obuf_I_O)         1.133     2.335 r  S_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.335    S[14]
    G18                                                               r  S[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.339ns (56.886%)  route 1.015ns (43.114%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           0.464     0.629    B_IBUF[1]
    SLICE_X1Y18          LUT3 (Prop_lut3_I1_O)        0.045     0.674 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.551     1.225    S_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         1.129     2.354 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.354    S[1]
    K18                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[15]
                            (input port)
  Destination:            S[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.340ns (56.793%)  route 1.020ns (43.207%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  B[15] (IN)
                         net (fo=0)                   0.000     0.000    B[15]
    P19                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  B_IBUF[15]_inst/O
                         net (fo=3, routed)           0.432     0.588    B_IBUF[15]
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.045     0.633 r  S_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.587     1.221    S_OBUF[16]
    D18                  OBUF (Prop_obuf_I_O)         1.139     2.360 r  S_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.360    S[16]
    D18                                                               r  S[16] (OUT)
  -------------------------------------------------------------------    -------------------





