============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:28:40 pm
  Module:                 ripple_carry_adder_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[0]
       Endpoint: (R) S[14]

                   Capture    Launch  
      Path Delay:+    2251         -  
      Drv Adjust:+       0         0  
         Arrival:=    2251            
                                      
   Required Time:=    2251            
       Data Path:-    2251            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2251            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  A[0]                                -       -       F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g2/X                                -       A->X    F     sky130_fd_sc_hd__clkbuf_1      1  5.6    62   325     325    (-,-) 
  F1A/g38/Y                           -       A->Y    R     sky130_fd_sc_hd__inv_2         2  9.3    52    69     394    (-,-) 
  F1A/g34__2398/Y                     -       A->Y    F     sky130_fd_sc_hd__nor2_2        2 11.8    38    53     446    (-,-) 
  full_adder_loop[1].FA/g194__8428/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    54    57     503    (-,-) 
  full_adder_loop[1].FA/g192__6260/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    39    51     554    (-,-) 
  full_adder_loop[2].FA/g124__1705/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    55    57     611    (-,-) 
  full_adder_loop[2].FA/g122__1617/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    51     662    (-,-) 
  full_adder_loop[3].FA/g124__5115/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     718    (-,-) 
  full_adder_loop[3].FA/g122__6131/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50     768    (-,-) 
  full_adder_loop[4].FA/g124__2883/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     826    (-,-) 
  full_adder_loop[4].FA/g122__9315/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     876    (-,-) 
  full_adder_loop[5].FA/g124__2398/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     932    (-,-) 
  full_adder_loop[5].FA/g122__6417/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     983    (-,-) 
  full_adder_loop[6].FA/g124__6783/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1039    (-,-) 
  full_adder_loop[6].FA/g122__8428/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    42    50    1090    (-,-) 
  full_adder_loop[7].FA/g124__5122/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    58    1148    (-,-) 
  full_adder_loop[7].FA/g122__1705/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1198    (-,-) 
  full_adder_loop[8].FA/g124__5115/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1255    (-,-) 
  full_adder_loop[8].FA/g122__1881/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1305    (-,-) 
  full_adder_loop[9].FA/g124__2883/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1361    (-,-) 
  full_adder_loop[9].FA/g122__9315/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1412    (-,-) 
  full_adder_loop[10].FA/g124__5477/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1468    (-,-) 
  full_adder_loop[10].FA/g122__7410/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1518    (-,-) 
  full_adder_loop[11].FA/g124__8428/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1575    (-,-) 
  full_adder_loop[11].FA/g122__6260/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1625    (-,-) 
  full_adder_loop[12].FA/g124__2802/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1682    (-,-) 
  full_adder_loop[12].FA/g122__3680/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1732    (-,-) 
  full_adder_loop[13].FA/g121__1881/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1789    (-,-) 
  full_adder_loop[13].FA/g119__7098/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 12.3    39    51    1840    (-,-) 
  full_adder_loop[14].FA/fopt/X       -       A->X    F     sky130_fd_sc_hd__clkbuf_2      2 10.2    49   119    1959    (-,-) 
  full_adder_loop[14].FA/g121__9315/X -       A2_N->X R     sky130_fd_sc_hd__a2bb2o_4      1 51.3   168   292    2251    (-,-) 
  S[14]                               <<<     -       R     (port)                         -    -     -     0    2251    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------

