LICENSE
MANIFEST.in
README.md
setup.py
pythondata_cpu_cva5/__init__.py
pythondata_cpu_cva5.egg-info/PKG-INFO
pythondata_cpu_cva5.egg-info/SOURCES.txt
pythondata_cpu_cva5.egg-info/dependency_links.txt
pythondata_cpu_cva5.egg-info/not-zip-safe
pythondata_cpu_cva5.egg-info/top_level.txt
pythondata_cpu_cva5/system_verilog/.gitlab-ci.yml
pythondata_cpu_cva5/system_verilog/LICENSE
pythondata_cpu_cva5/system_verilog/README.md
pythondata_cpu_cva5/system_verilog/core/addr_hash.sv
pythondata_cpu_cva5/system_verilog/core/alu_unit.sv
pythondata_cpu_cva5/system_verilog/core/amo_alu.sv
pythondata_cpu_cva5/system_verilog/core/avalon_master.sv
pythondata_cpu_cva5/system_verilog/core/axi_master.sv
pythondata_cpu_cva5/system_verilog/core/axi_to_arb.sv
pythondata_cpu_cva5/system_verilog/core/barrel_shifter.sv
pythondata_cpu_cva5/system_verilog/core/binary_occupancy.sv
pythondata_cpu_cva5/system_verilog/core/branch_comparator.sv
pythondata_cpu_cva5/system_verilog/core/branch_predictor.sv
pythondata_cpu_cva5/system_verilog/core/branch_predictor_ram.sv
pythondata_cpu_cva5/system_verilog/core/branch_unit.sv
pythondata_cpu_cva5/system_verilog/core/byte_en_BRAM.sv
pythondata_cpu_cva5/system_verilog/core/clz.sv
pythondata_cpu_cva5/system_verilog/core/csr_types.sv
pythondata_cpu_cva5/system_verilog/core/csr_unit.sv
pythondata_cpu_cva5/system_verilog/core/cva5.sv
pythondata_cpu_cva5/system_verilog/core/cva5_config.sv
pythondata_cpu_cva5/system_verilog/core/cva5_fifo.sv
pythondata_cpu_cva5/system_verilog/core/cva5_types.sv
pythondata_cpu_cva5/system_verilog/core/cycler.sv
pythondata_cpu_cva5/system_verilog/core/dcache.sv
pythondata_cpu_cva5/system_verilog/core/ddata_bank.sv
pythondata_cpu_cva5/system_verilog/core/decode_and_issue.sv
pythondata_cpu_cva5/system_verilog/core/div_core.sv
pythondata_cpu_cva5/system_verilog/core/div_unit.sv
pythondata_cpu_cva5/system_verilog/core/dtag_banks.sv
pythondata_cpu_cva5/system_verilog/core/external_interfaces.sv
pythondata_cpu_cva5/system_verilog/core/fetch.sv
pythondata_cpu_cva5/system_verilog/core/gc_unit.sv
pythondata_cpu_cva5/system_verilog/core/icache.sv
pythondata_cpu_cva5/system_verilog/core/illegal_instruction_checker.sv
pythondata_cpu_cva5/system_verilog/core/instruction_metadata_and_id_management.sv
pythondata_cpu_cva5/system_verilog/core/interfaces.sv
pythondata_cpu_cva5/system_verilog/core/itag_banks.sv
pythondata_cpu_cva5/system_verilog/core/l1_arbiter.sv
pythondata_cpu_cva5/system_verilog/core/lfsr.sv
pythondata_cpu_cva5/system_verilog/core/load_store_queue.sv
pythondata_cpu_cva5/system_verilog/core/load_store_unit.sv
pythondata_cpu_cva5/system_verilog/core/local_mem_sub_unit.sv
pythondata_cpu_cva5/system_verilog/core/mmu.sv
pythondata_cpu_cva5/system_verilog/core/mul_unit.sv
pythondata_cpu_cva5/system_verilog/core/one_hot_occupancy.sv
pythondata_cpu_cva5/system_verilog/core/one_hot_to_integer.sv
pythondata_cpu_cva5/system_verilog/core/placer_randomizer.sv
pythondata_cpu_cva5/system_verilog/core/priority_encoder.sv
pythondata_cpu_cva5/system_verilog/core/ras.sv
pythondata_cpu_cva5/system_verilog/core/reg_inuse.sv
pythondata_cpu_cva5/system_verilog/core/register_bank.sv
pythondata_cpu_cva5/system_verilog/core/register_file.sv
pythondata_cpu_cva5/system_verilog/core/register_free_list.sv
pythondata_cpu_cva5/system_verilog/core/renamer.sv
pythondata_cpu_cva5/system_verilog/core/riscv_types.sv
pythondata_cpu_cva5/system_verilog/core/set_clr_reg_with_rst.sv
pythondata_cpu_cva5/system_verilog/core/shift_counter.sv
pythondata_cpu_cva5/system_verilog/core/store_queue.sv
pythondata_cpu_cva5/system_verilog/core/tag_bank.sv
pythondata_cpu_cva5/system_verilog/core/tlb_lut_ram.sv
pythondata_cpu_cva5/system_verilog/core/toggle_memory.sv
pythondata_cpu_cva5/system_verilog/core/toggle_memory_set.sv
pythondata_cpu_cva5/system_verilog/core/wishbone_master.sv
pythondata_cpu_cva5/system_verilog/core/writeback.sv
pythondata_cpu_cva5/system_verilog/core/intel/intel_byte_enable_ram.sv
pythondata_cpu_cva5/system_verilog/core/lutrams/lutram_1w_1r.sv
pythondata_cpu_cva5/system_verilog/core/lutrams/lutram_1w_mr.sv
pythondata_cpu_cva5/system_verilog/core/xilinx/cva5_wrapper_xilinx.sv
pythondata_cpu_cva5/system_verilog/core/xilinx/xilinx_byte_enable_ram.sv
pythondata_cpu_cva5/system_verilog/debug_module/.gitkeep
pythondata_cpu_cva5/system_verilog/debug_module/debug_cfg_types.sv
pythondata_cpu_cva5/system_verilog/debug_module/debug_interfaces.sv
pythondata_cpu_cva5/system_verilog/debug_module/debug_module.sv
pythondata_cpu_cva5/system_verilog/debug_module/jtag_module.sv
pythondata_cpu_cva5/system_verilog/debug_module/jtag_register.sv
pythondata_cpu_cva5/system_verilog/debug_module/jtag_registers.sv
pythondata_cpu_cva5/system_verilog/examples/litex/l1_to_wishbone.sv
pythondata_cpu_cva5/system_verilog/examples/litex/litex_wrapper.sv
pythondata_cpu_cva5/system_verilog/examples/zedboard/README.md
pythondata_cpu_cva5/system_verilog/examples/zedboard/arm.tcl
pythondata_cpu_cva5/system_verilog/examples/zedboard/cva5.png
pythondata_cpu_cva5/system_verilog/examples/zedboard/cva5_small.png
pythondata_cpu_cva5/system_verilog/examples/zedboard/cva5_wrapper.sv
pythondata_cpu_cva5/system_verilog/examples/zedboard/dhrystone.riscv.hw_init
pythondata_cpu_cva5/system_verilog/examples/zedboard/dhrystone.riscv.sim_init
pythondata_cpu_cva5/system_verilog/examples/zedboard/simulator_output_example.png
pythondata_cpu_cva5/system_verilog/examples/zedboard/system.png
pythondata_cpu_cva5/system_verilog/examples/zedboard/system_periperhals.tcl
pythondata_cpu_cva5/system_verilog/examples/zedboard/xilinx_wiring_sample.png
pythondata_cpu_cva5/system_verilog/examples/zedboard/zedboard.xdc
pythondata_cpu_cva5/system_verilog/examples/zedboard/scripts/cva5-ip-core-base.tcl
pythondata_cpu_cva5/system_verilog/examples/zedboard/scripts/design_1_wrapper.v
pythondata_cpu_cva5/system_verilog/examples/zedboard/scripts/zedboard_master_XDC_RevC_D_v3.xdc
pythondata_cpu_cva5/system_verilog/formal/interfaces/axi4_basic_props.sv
pythondata_cpu_cva5/system_verilog/formal/models/cva5_fbm.sv
pythondata_cpu_cva5/system_verilog/formal/models/cva5_formal_wrapper.sv
pythondata_cpu_cva5/system_verilog/formal/scripts/cva5_rtl.vfile
pythondata_cpu_cva5/system_verilog/formal/scripts/setup_cva5_dev.tcl
pythondata_cpu_cva5/system_verilog/l2_arbiter/l2_arbiter.sv
pythondata_cpu_cva5/system_verilog/l2_arbiter/l2_config_and_types.sv
pythondata_cpu_cva5/system_verilog/l2_arbiter/l2_external_interfaces.sv
pythondata_cpu_cva5/system_verilog/l2_arbiter/l2_fifo.sv
pythondata_cpu_cva5/system_verilog/l2_arbiter/l2_interfaces.sv
pythondata_cpu_cva5/system_verilog/l2_arbiter/l2_reservation_logic.sv
pythondata_cpu_cva5/system_verilog/l2_arbiter/l2_round_robin.sv
pythondata_cpu_cva5/system_verilog/local_memory/local_mem.sv
pythondata_cpu_cva5/system_verilog/local_memory/local_memory_interface.sv
pythondata_cpu_cva5/system_verilog/scripts/xilinx/cva5_wrapper_IP.tcl
pythondata_cpu_cva5/system_verilog/scripts/xilinx/local_memory_IP.tcl
pythondata_cpu_cva5/system_verilog/test_benches/axi_mem_sim.sv
pythondata_cpu_cva5/system_verilog/test_benches/cva5_tb.sv
pythondata_cpu_cva5/system_verilog/test_benches/cva5_tb.wcfg
pythondata_cpu_cva5/system_verilog/test_benches/sim_mem.sv
pythondata_cpu_cva5/system_verilog/test_benches/unit_test_benches/alu_unit_tb.sv
pythondata_cpu_cva5/system_verilog/test_benches/unit_test_benches/div_unit_tb.sv
pythondata_cpu_cva5/system_verilog/test_benches/unit_test_benches/mul_unit_tb.sv
pythondata_cpu_cva5/system_verilog/test_benches/verilator/CVA5Tracer.cc
pythondata_cpu_cva5/system_verilog/test_benches/verilator/CVA5Tracer.h
pythondata_cpu_cva5/system_verilog/test_benches/verilator/SimMem.cc
pythondata_cpu_cva5/system_verilog/test_benches/verilator/SimMem.h
pythondata_cpu_cva5/system_verilog/test_benches/verilator/cva5_sim.cc
pythondata_cpu_cva5/system_verilog/test_benches/verilator/cva5_sim.sv
pythondata_cpu_cva5/system_verilog/test_benches/verilator/AXI_DDR_simulation/DDR_init.txt
pythondata_cpu_cva5/system_verilog/test_benches/verilator/AXI_DDR_simulation/axi_ddr_sim.cc
pythondata_cpu_cva5/system_verilog/test_benches/verilator/AXI_DDR_simulation/axi_ddr_sim.h
pythondata_cpu_cva5/system_verilog/test_benches/verilator/AXI_DDR_simulation/axi_interface.h
pythondata_cpu_cva5/system_verilog/test_benches/verilator/AXI_DDR_simulation/axi_l2_test.cc
pythondata_cpu_cva5/system_verilog/test_benches/verilator/AXI_DDR_simulation/axi_l2_test.sv
pythondata_cpu_cva5/system_verilog/test_benches/verilator/AXI_DDR_simulation/ddr_page.cc
pythondata_cpu_cva5/system_verilog/test_benches/verilator/AXI_DDR_simulation/ddr_page.h
pythondata_cpu_cva5/system_verilog/test_benches/verilator/AXI_DDR_simulation/main.cc
pythondata_cpu_cva5/system_verilog/tools/.gitignore
pythondata_cpu_cva5/system_verilog/tools/compile_order
pythondata_cpu_cva5/system_verilog/tools/cva5.mak
pythondata_cpu_cva5/system_verilog/tools/elf-to-hw-init.py