INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:28:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.595ns period=7.190ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.595ns period=7.190ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.190ns  (clk rise@7.190ns - clk rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 2.200ns (32.266%)  route 4.618ns (67.734%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.673 - 7.190 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2308, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X38Y123        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=44, routed)          0.436     1.198    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X37Y123        LUT5 (Prop_lut5_I2_O)        0.043     1.241 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.241    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.492 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.492    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.541 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.547    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.596 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.596    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.645 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.645    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.694 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.694    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.743 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.743    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.896 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[1]
                         net (fo=33, routed)          0.535     2.432    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_6
    SLICE_X22Y129        LUT4 (Prop_lut4_I1_O)        0.119     2.551 r  lsq1/handshake_lsq_lsq1_core/dataReg[8]_i_8/O
                         net (fo=1, routed)           0.738     3.289    lsq1/handshake_lsq_lsq1_core/dataReg[8]_i_8_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I4_O)        0.043     3.332 r  lsq1/handshake_lsq_lsq1_core/dataReg[8]_i_5/O
                         net (fo=2, routed)           0.346     3.678    lsq1/handshake_lsq_lsq1_core/dataReg[8]_i_5_n_0
    SLICE_X40Y129        LUT6 (Prop_lut6_I4_O)        0.043     3.721 r  lsq1/handshake_lsq_lsq1_core/level4_c1[11]_i_2/O
                         net (fo=7, routed)           0.398     4.119    lsq1/handshake_lsq_lsq1_core/level4_c1[11]_i_2_n_0
    SLICE_X37Y132        LUT4 (Prop_lut4_I3_O)        0.043     4.162 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7/O
                         net (fo=1, routed)           0.338     4.500    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I0_O)        0.043     4.543 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.182     4.725    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X38Y132        LUT5 (Prop_lut5_I4_O)        0.043     4.768 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.332     5.100    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.043     5.143 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.143    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X36Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.330 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.330    addf0/operator/ltOp_carry__2_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.457 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.423     5.880    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X36Y134        LUT2 (Prop_lut2_I0_O)        0.136     6.016 r  lsq1/handshake_lsq_lsq1_core/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.016    addf0/operator/level4_c1_reg[25][0]
    SLICE_X36Y134        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.264     6.280 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.436     6.715    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X36Y135        LUT5 (Prop_lut5_I2_O)        0.120     6.835 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.182     7.017    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X39Y135        LUT3 (Prop_lut3_I1_O)        0.043     7.060 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.266     7.326    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X40Y134        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.190     7.190 r  
                                                      0.000     7.190 r  clk (IN)
                         net (fo=2308, unset)         0.483     7.673    addf0/operator/RightShifterComponent/clk
    SLICE_X40Y134        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.673    
                         clock uncertainty           -0.035     7.637    
    SLICE_X40Y134        FDRE (Setup_fdre_C_R)       -0.271     7.366    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  0.040    




