# CPU-design-in-Verilog
CPU design in Verilog as a part of ICOA semester project
