INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:58]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/2/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
