$date
	Sat Oct 31 09:53:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testb $end
$var wire 13 ! out [12:0] $end
$var reg 7 " entry [6:0] $end
$scope module Rom_2 $end
$var wire 7 # entry [6:0] $end
$var reg 13 $ out [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000001000 $
bx0 #
bx0 "
b1000000001000 !
$end
#10
b100000001000 !
b100000001000 $
b1x1 "
b1x1 #
#20
b1000000001000 !
b1000000001000 $
b0x1 "
b0x1 #
#30
b11x1 "
b11x1 #
#40
b100000001000 !
b100000001000 $
b10x1 "
b10x1 #
#50
b1001000010 !
b1001000010 $
b10xx1 "
b10xx1 #
#60
b1001001100000 !
b1001001100000 $
b11xx1 "
b11xx1 #
#70
b1000000001000 !
b1000000001000 $
b0x1 "
b0x1 #
#80
b11010000100 !
b11010000100 $
b101xx1 "
b101xx1 #
#90
b1011010100000 !
b1011010100000 $
b110xx1 "
b110xx1 #
#100
b1000000111000 !
b1000000111000 $
b111xx1 "
b111xx1 #
#110
b1000000001000 !
b1000000001000 $
b0x1 "
b0x1 #
#120
b100000001000 !
b100000001000 $
b1000x11 "
b1000x11 #
#130
b1000000001000 !
b1000000001000 $
b0x1 "
b0x1 #
#140
b1000x01 "
b1000x01 #
#150
b1001x11 "
b1001x11 #
#160
b100000001000 !
b100000001000 $
b1001x01 "
b1001x01 #
#170
b11011000010 !
b11011000010 $
b1010xx1 "
b1010xx1 #
#180
b1011011100000 !
b1011011100000 $
b1011xx1 "
b1011xx1 #
#190
b100000001000 !
b100000001000 $
b1100xx1 "
b1100xx1 #
#200
b1001 !
b1001 $
b1101xx1 "
b1101xx1 #
#210
b11100000010 !
b11100000010 $
b1110xx1 "
b1110xx1 #
#220
b1011100100000 !
b1011100100000 $
b1111xx1 "
b1111xx1 #
#230
b1111011 "
b1111011 #
#240
b1000000001000 !
b1000000001000 $
b1111000 "
b1111000 #
#250
b1011100100000 !
b1011100100000 $
b1111111 "
b1111111 #
#260
b1000000001000 !
b1000000001000 $
b1110010 "
b1110010 #
#270
b1001001100000 !
b1001001100000 $
b11011 "
b11011 #
#280
