

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_72_2'
================================================================
* Date:           Sat May 31 09:38:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_2  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     80|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln72_fu_95_p2          |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln72_fu_89_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln75_fu_107_p2        |      icmp|   0|  0|   9|           4|           3|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  35|          14|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_44                  |   9|          2|    4|          8|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_44                  |  4|   0|    4|          0|
    |icmp_ln75_reg_160        |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_72_2|  return value|
|out_stream_TREADY      |   in|    1|        axis|                        out_stream|       pointer|
|out_stream_TDATA       |  out|   96|        axis|                        out_stream|       pointer|
|out_stream_TVALID      |  out|    1|        axis|                        out_stream|       pointer|
|FFT_output_0_address0  |  out|    3|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_ce0       |  out|    1|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_q0        |   in|   32|   ap_memory|                      FFT_output_0|         array|
|FFT_output_1_address0  |  out|    3|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_ce0       |  out|    1|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_q0        |   in|   32|   ap_memory|                      FFT_output_1|         array|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

