$date
	Tue Jun  3 18:20:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MUX_tb $end
$var wire 1 ! OUT $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ SEL $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! OUT $end
$var wire 1 $ SEL $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
0$
1#
#30
1!
1$
#40
0$
0#
1"
#50
0!
1$
#60
1!
0$
1#
#70
1$
#80
