==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FDTD/wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/stencil.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/kernel64x64.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 195.059 ; gain = 102.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 195.059 ; gain = 102.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:96).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:88).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:81).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:74).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:67).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:60).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:53).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:47).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:40).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 195.059 ; gain = 102.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 195.059 ; gain = 102.738
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (FDTD/kernel64x64.cpp:29) in function 'Kernel64x64' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (FDTD/kernel64x64.cpp:32) in function 'Kernel64x64' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (FDTD/kernel64x64.cpp:34) in function 'Kernel64x64' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (FDTD/kernel64x64.cpp:106) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (FDTD/kernel64x64.cpp:109) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_e_buffer' (FDTD/wrapper.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_w_buffer' (FDTD/wrapper.cpp:23) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_n_buffer' (FDTD/wrapper.cpp:21) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_s_buffer' (FDTD/wrapper.cpp:22) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:20) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:20) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:20) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:20) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FDTD/wrapper.cpp:64:4) to (FDTD/wrapper.cpp:63:22) in function 'wrapper'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 195.059 ; gain = 102.738
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FDTD/wrapper.cpp:27:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (FDTD/wrapper.cpp:61:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FDTD/kernel64x64.cpp:27:19) in function 'Kernel64x64'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FDTD/kernel64x64.cpp:25:14) in function 'Kernel64x64' : 

more than one sub loop.
WARNING: [HLS 200-466] Port 'bondary_n'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_s'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_w'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_e'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_e_buffer[0]' (FDTD/wrapper.cpp:43:3)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_w_buffer[0]' (FDTD/wrapper.cpp:42:3)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_n_buffer[0]' (FDTD/wrapper.cpp:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:41:3)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/wrapper.cpp:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:40:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:67:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:81:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:96:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:53:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:74:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:47:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:88:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][.1' (FDTD/kernel64x64.cpp:60:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/kernel64x64.cpp:112:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 195.059 ; gain = 102.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_1_0_l', FDTD/kernel64x64.cpp:47) on array 'array_buffer_1_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_1_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_0_l_6', FDTD/kernel64x64.cpp:81) on array 'array_buffer_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_1_l_10', FDTD/kernel64x64.cpp:81) on array 'array_buffer_0_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.248 seconds; current allocated memory: 129.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 132.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (FDTD/wrapper.cpp:41) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 133.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 134.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_s' to 'Kernel64x64_arraybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_1' to 'Kernel64x64_arraycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_s' to 'Kernel64x64_arraydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_1' to 'Kernel64x64_arrayeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fadd_32ns_32ns_32_5_full_dsp_1' to 'wrapper_fadd_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fmul_32ns_32ns_32_4_max_dsp_1' to 'wrapper_fmul_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'wrapper_fadd_32nsfYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'wrapper_fmul_32nsg8j': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Kernel64x64'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 138.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/initial_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_e' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tij' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_ti' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'initial_array', 'bondary_s', 'bondary_w' and 'bondary_e' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_0' to 'wrapper_array_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_1' to 'wrapper_array_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_0' to 'wrapper_array_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_1' to 'wrapper_array_bufkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_0' to 'wrapper_bondary_nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_1' to 'wrapper_bondary_nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_0' to 'wrapper_bondary_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_1' to 'wrapper_bondary_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_0' to 'wrapper_bondary_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_1' to 'wrapper_bondary_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_0' to 'wrapper_bondary_ercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_1' to 'wrapper_bondary_esc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapper'.
INFO: [HLS 200-111]  Elapsed time: 2.302 seconds; current allocated memory: 142.030 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'Kernel64x64_arraybkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_nlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_wpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 224.566 ; gain = 132.246
INFO: [VHDL 208-304] Generating VHDL RTL for wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapper.
INFO: [HLS 200-112] Total elapsed time: 28.071 seconds; peak allocated memory: 142.030 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FDTD/wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/stencil.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/kernel64x64.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 195.520 ; gain = 103.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 195.520 ; gain = 103.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:97).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:89).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:82).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:75).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:68).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:61).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:54).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:48).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:41).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 195.520 ; gain = 103.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 195.520 ; gain = 103.082
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (FDTD/kernel64x64.cpp:30) in function 'Kernel64x64' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (FDTD/kernel64x64.cpp:33) in function 'Kernel64x64' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (FDTD/kernel64x64.cpp:35) in function 'Kernel64x64' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (FDTD/kernel64x64.cpp:107) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (FDTD/kernel64x64.cpp:110) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_e_buffer' (FDTD/wrapper.cpp:28) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_w_buffer' (FDTD/wrapper.cpp:27) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_n_buffer' (FDTD/wrapper.cpp:25) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_s_buffer' (FDTD/wrapper.cpp:26) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:21) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:24) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:21) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FDTD/wrapper.cpp:63:4) to (FDTD/wrapper.cpp:62:22) in function 'wrapper'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 195.520 ; gain = 103.082
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FDTD/wrapper.cpp:31:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (FDTD/wrapper.cpp:60:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FDTD/kernel64x64.cpp:28:19) in function 'Kernel64x64'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FDTD/kernel64x64.cpp:26:14) in function 'Kernel64x64' : 

more than one sub loop.
WARNING: [HLS 200-466] Port 'bondary_n'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_s'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_w'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_e'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_e_buffer[0]' (FDTD/wrapper.cpp:46:3)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_w_buffer[0]' (FDTD/wrapper.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_n_buffer[0]' (FDTD/wrapper.cpp:43:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/wrapper.cpp:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:41:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:68:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:82:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:97:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:54:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:75:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:48:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][.1' (FDTD/kernel64x64.cpp:61:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/kernel64x64.cpp:113:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 195.520 ; gain = 103.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_1_0_l', FDTD/kernel64x64.cpp:48) on array 'array_buffer_1_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_1_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_0_l_6', FDTD/kernel64x64.cpp:82) on array 'array_buffer_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_1_l_10', FDTD/kernel64x64.cpp:82) on array 'array_buffer_0_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.471 seconds; current allocated memory: 129.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 132.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (FDTD/wrapper.cpp:44) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 132.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 133.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_s' to 'Kernel64x64_arraybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_1' to 'Kernel64x64_arraycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_s' to 'Kernel64x64_arraydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_1' to 'Kernel64x64_arrayeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fadd_32ns_32ns_32_5_full_dsp_1' to 'wrapper_fadd_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fmul_32ns_32ns_32_4_max_dsp_1' to 'wrapper_fmul_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'wrapper_fadd_32nsfYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'wrapper_fmul_32nsg8j': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Kernel64x64'.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 138.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/initial_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_e' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_ti' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'initial_array', 'bondary_s', 'bondary_w', 'bondary_e', 'coef_tij', 'coef_ti' and 'coef_tj' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_0' to 'wrapper_array_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_1' to 'wrapper_array_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_0' to 'wrapper_array_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_1' to 'wrapper_array_bufkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_0' to 'wrapper_bondary_nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_1' to 'wrapper_bondary_nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_0' to 'wrapper_bondary_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_1' to 'wrapper_bondary_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_0' to 'wrapper_bondary_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_1' to 'wrapper_bondary_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_0' to 'wrapper_bondary_ercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_1' to 'wrapper_bondary_esc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapper'.
INFO: [HLS 200-111]  Elapsed time: 2.291 seconds; current allocated memory: 141.163 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'Kernel64x64_arraybkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_nlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_wpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 222.504 ; gain = 130.066
INFO: [VHDL 208-304] Generating VHDL RTL for wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapper.
INFO: [HLS 200-112] Total elapsed time: 28.189 seconds; peak allocated memory: 141.163 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FDTD/wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/stencil.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/kernel64x64.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 194.969 ; gain = 102.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 194.969 ; gain = 102.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:97).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:89).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:82).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:75).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:68).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:61).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:54).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:48).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:41).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 194.969 ; gain = 102.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 194.969 ; gain = 102.570
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (FDTD/kernel64x64.cpp:30) in function 'Kernel64x64' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (FDTD/kernel64x64.cpp:33) in function 'Kernel64x64' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (FDTD/kernel64x64.cpp:35) in function 'Kernel64x64' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (FDTD/kernel64x64.cpp:107) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (FDTD/kernel64x64.cpp:110) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_e_buffer' (FDTD/wrapper.cpp:28) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_w_buffer' (FDTD/wrapper.cpp:27) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_n_buffer' (FDTD/wrapper.cpp:25) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_s_buffer' (FDTD/wrapper.cpp:26) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:21) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:24) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:21) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FDTD/wrapper.cpp:78:4) to (FDTD/wrapper.cpp:77:22) in function 'wrapper'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 194.969 ; gain = 102.570
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FDTD/wrapper.cpp:31:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (FDTD/wrapper.cpp:75:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FDTD/kernel64x64.cpp:28:19) in function 'Kernel64x64'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FDTD/kernel64x64.cpp:26:14) in function 'Kernel64x64' : 

more than one sub loop.
WARNING: [HLS 200-466] Port 'bondary_n'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_s'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_w'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_e'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:43:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:49:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:55:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:61:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_n_buffer[0]' (FDTD/wrapper.cpp:43:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:61:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/wrapper.cpp:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:41:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:68:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:82:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:97:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:54:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:75:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:48:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][.1' (FDTD/kernel64x64.cpp:61:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/kernel64x64.cpp:113:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 194.969 ; gain = 102.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_1_0_l', FDTD/kernel64x64.cpp:48) on array 'array_buffer_1_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_1_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_0_l_6', FDTD/kernel64x64.cpp:82) on array 'array_buffer_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_1_l_10', FDTD/kernel64x64.cpp:82) on array 'array_buffer_0_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.562 seconds; current allocated memory: 129.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 132.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.015 seconds; current allocated memory: 133.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 134.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_s' to 'Kernel64x64_arraybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_1' to 'Kernel64x64_arraycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_s' to 'Kernel64x64_arraydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_1' to 'Kernel64x64_arrayeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fadd_32ns_32ns_32_5_full_dsp_1' to 'wrapper_fadd_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fmul_32ns_32ns_32_4_max_dsp_1' to 'wrapper_fmul_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'wrapper_fadd_32nsfYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'wrapper_fmul_32nsg8j': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Kernel64x64'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 138.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/initial_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_e' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_ti' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'initial_array', 'bondary_s', 'bondary_w', 'bondary_e', 'coef_tij', 'coef_ti' and 'coef_tj' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_0' to 'wrapper_array_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_1' to 'wrapper_array_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_0' to 'wrapper_array_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_1' to 'wrapper_array_bufkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_0' to 'wrapper_bondary_nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_1' to 'wrapper_bondary_nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_0' to 'wrapper_bondary_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_1' to 'wrapper_bondary_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_0' to 'wrapper_bondary_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_1' to 'wrapper_bondary_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_0' to 'wrapper_bondary_ercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_1' to 'wrapper_bondary_esc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapper'.
INFO: [HLS 200-111]  Elapsed time: 2.298 seconds; current allocated memory: 141.961 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'Kernel64x64_arraybkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_nlbW_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'wrapper_bondary_wpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'wrapper_bondary_wpcA_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 224.527 ; gain = 132.129
INFO: [VHDL 208-304] Generating VHDL RTL for wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapper.
INFO: [HLS 200-112] Total elapsed time: 28.453 seconds; peak allocated memory: 141.961 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FDTD/wrapper.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: FDTD/wrapper.cpp:32:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: FDTD/wrapper.cpp:41:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: FDTD/wrapper.cpp:47:2
WARNING: [HLS 214-167] There are a total of 6 such instances of non-canonical statements in the dataflow region: FDTD/wrapper.cpp:24:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file FDTD/wrapper.cpp
INFO: [HLS 200-10] Analyzing design file 'FDTD/stencil.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/kernel64x64.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 194.988 ; gain = 102.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 194.988 ; gain = 102.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:97).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:89).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:82).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:75).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:68).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:61).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:54).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:48).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:41).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 194.988 ; gain = 102.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 194.988 ; gain = 102.664
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (FDTD/kernel64x64.cpp:30) in function 'Kernel64x64' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (FDTD/kernel64x64.cpp:33) in function 'Kernel64x64' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (FDTD/kernel64x64.cpp:35) in function 'Kernel64x64' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (FDTD/kernel64x64.cpp:107) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (FDTD/kernel64x64.cpp:110) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_e_buffer' (FDTD/wrapper.cpp:28) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_w_buffer' (FDTD/wrapper.cpp:27) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_n_buffer' (FDTD/wrapper.cpp:25) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_s_buffer' (FDTD/wrapper.cpp:26) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:21) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:24) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:21) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-712] Applying dataflow to function 'wrapper', detected/extracted 1 process function(s): 
	 'Loop_1_proc17'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FDTD/wrapper.cpp:79:4) to (FDTD/wrapper.cpp:78:22) in function 'Loop_1_proc17'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 194.988 ; gain = 102.664
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FDTD/wrapper.cpp:32:13) in function 'Loop_1_proc17'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (FDTD/wrapper.cpp:76:13) in function 'Loop_1_proc17'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FDTD/kernel64x64.cpp:28:19) in function 'Kernel64x64'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FDTD/kernel64x64.cpp:26:14) in function 'Kernel64x64' : 

more than one sub loop.
WARNING: [HLS 200-466] Port 'bondary_n'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_s'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_w'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_e'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'initial_array' (FDTD/wrapper.cpp:44:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'initial_array' (FDTD/wrapper.cpp:50:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'initial_array' (FDTD/wrapper.cpp:56:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'initial_array' (FDTD/wrapper.cpp:62:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/wrapper.cpp:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_n_buffer[0]' (FDTD/wrapper.cpp:44:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:62:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:41:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:68:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:82:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:97:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:54:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:75:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:48:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][.1' (FDTD/kernel64x64.cpp:61:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/kernel64x64.cpp:113:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 194.988 ; gain = 102.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_1_0_l', FDTD/kernel64x64.cpp:48) on array 'array_buffer_1_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_1_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_0_l_6', FDTD/kernel64x64.cpp:82) on array 'array_buffer_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_1_l_10', FDTD/kernel64x64.cpp:82) on array 'array_buffer_0_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.931 seconds; current allocated memory: 139.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 142.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.062 seconds; current allocated memory: 143.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 144.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 144.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 144.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_s' to 'Kernel64x64_arraybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_1' to 'Kernel64x64_arraycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_s' to 'Kernel64x64_arraydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_1' to 'Kernel64x64_arrayeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fadd_32ns_32ns_32_5_full_dsp_1' to 'wrapper_fadd_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fmul_32ns_32ns_32_4_max_dsp_1' to 'wrapper_fmul_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'wrapper_fadd_32nsfYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'wrapper_fmul_32nsg8j': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Kernel64x64'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 148.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_array_buffer_0_0' to 'Loop_1_proc17_arrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_array_buffer_0_1' to 'Loop_1_proc17_arribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_array_buffer_1_0' to 'Loop_1_proc17_arrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_array_buffer_1_1' to 'Loop_1_proc17_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_bondary_n_buffer_0' to 'Loop_1_proc17_bonlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_bondary_n_buffer_1' to 'Loop_1_proc17_bonmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_bondary_s_buffer_0' to 'Loop_1_proc17_bonncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_bondary_s_buffer_1' to 'Loop_1_proc17_bonocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_bondary_w_buffer_0' to 'Loop_1_proc17_bonpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_bondary_w_buffer_1' to 'Loop_1_proc17_bonqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_bondary_e_buffer_0' to 'Loop_1_proc17_bonrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc17_bondary_e_buffer_1' to 'Loop_1_proc17_bonsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc17'.
INFO: [HLS 200-111]  Elapsed time: 2.242 seconds; current allocated memory: 151.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/initial_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_e' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_ti' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'initial_array', 'bondary_n', 'bondary_w', 'bondary_e', 'coef_tij', 'coef_ti' and 'coef_tj' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 152.658 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'Kernel64x64_arraybkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_1_proc17_arrhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_1_proc17_arrjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_1_proc17_bonlbW_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'Loop_1_proc17_bonpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc17_bonpcA_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 235.801 ; gain = 143.477
INFO: [VHDL 208-304] Generating VHDL RTL for wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapper.
INFO: [HLS 200-112] Total elapsed time: 30.01 seconds; peak allocated memory: 152.658 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FDTD/wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/stencil.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/kernel64x64.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 194.758 ; gain = 102.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 194.758 ; gain = 102.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:97).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:89).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:82).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:75).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:68).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:61).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:54).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:48).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:41).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 194.758 ; gain = 102.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 194.758 ; gain = 102.391
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (FDTD/kernel64x64.cpp:30) in function 'Kernel64x64' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (FDTD/kernel64x64.cpp:33) in function 'Kernel64x64' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (FDTD/kernel64x64.cpp:35) in function 'Kernel64x64' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (FDTD/kernel64x64.cpp:107) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (FDTD/kernel64x64.cpp:110) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_e_buffer' (FDTD/wrapper.cpp:28) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_w_buffer' (FDTD/wrapper.cpp:27) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_n_buffer' (FDTD/wrapper.cpp:25) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_s_buffer' (FDTD/wrapper.cpp:26) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:24) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:21) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:24) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:21) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FDTD/wrapper.cpp:78:4) to (FDTD/wrapper.cpp:77:22) in function 'wrapper'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 194.758 ; gain = 102.391
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FDTD/wrapper.cpp:31:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (FDTD/wrapper.cpp:75:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FDTD/kernel64x64.cpp:28:19) in function 'Kernel64x64'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FDTD/kernel64x64.cpp:26:14) in function 'Kernel64x64' : 

more than one sub loop.
WARNING: [HLS 200-466] Port 'bondary_n'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_s'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_w'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_e'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:43:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:49:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:55:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:61:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_n_buffer[0]' (FDTD/wrapper.cpp:43:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:61:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/wrapper.cpp:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:41:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:68:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:82:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:97:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:54:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:75:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:48:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:89:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][.1' (FDTD/kernel64x64.cpp:61:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/kernel64x64.cpp:113:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 194.758 ; gain = 102.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_1_0_l', FDTD/kernel64x64.cpp:48) on array 'array_buffer_1_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_1_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_0_l_6', FDTD/kernel64x64.cpp:82) on array 'array_buffer_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_1_l_10', FDTD/kernel64x64.cpp:82) on array 'array_buffer_0_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.88 seconds; current allocated memory: 129.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 132.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 133.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 134.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_s' to 'Kernel64x64_arraybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_1' to 'Kernel64x64_arraycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_s' to 'Kernel64x64_arraydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_1' to 'Kernel64x64_arrayeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fadd_32ns_32ns_32_5_full_dsp_1' to 'wrapper_fadd_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fmul_32ns_32ns_32_4_max_dsp_1' to 'wrapper_fmul_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'wrapper_fadd_32nsfYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'wrapper_fmul_32nsg8j': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Kernel64x64'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 138.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/initial_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_e' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_ti' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'initial_array', 'bondary_s', 'bondary_w', 'bondary_e', 'coef_tij', 'coef_ti' and 'coef_tj' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_0' to 'wrapper_array_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_1' to 'wrapper_array_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_0' to 'wrapper_array_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_1' to 'wrapper_array_bufkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_0' to 'wrapper_bondary_nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_1' to 'wrapper_bondary_nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_0' to 'wrapper_bondary_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_1' to 'wrapper_bondary_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_0' to 'wrapper_bondary_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_1' to 'wrapper_bondary_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_0' to 'wrapper_bondary_ercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_1' to 'wrapper_bondary_esc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapper'.
INFO: [HLS 200-111]  Elapsed time: 2.325 seconds; current allocated memory: 141.961 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'Kernel64x64_arraybkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_nlbW_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'wrapper_bondary_wpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'wrapper_bondary_wpcA_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 224.270 ; gain = 131.902
INFO: [VHDL 208-304] Generating VHDL RTL for wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapper.
INFO: [HLS 200-112] Total elapsed time: 28.696 seconds; peak allocated memory: 141.961 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FDTD/wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/stencil.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/kernel64x64.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 194.863 ; gain = 102.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 194.863 ; gain = 102.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:98).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:90).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:83).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:76).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:69).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:62).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:55).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:49).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:42).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 194.863 ; gain = 102.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 194.863 ; gain = 102.383
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (FDTD/kernel64x64.cpp:31) in function 'Kernel64x64' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (FDTD/kernel64x64.cpp:34) in function 'Kernel64x64' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (FDTD/kernel64x64.cpp:36) in function 'Kernel64x64' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (FDTD/kernel64x64.cpp:108) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (FDTD/kernel64x64.cpp:111) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_e_buffer' (FDTD/wrapper.cpp:29) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_w_buffer' (FDTD/wrapper.cpp:28) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_n_buffer' (FDTD/wrapper.cpp:26) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_s_buffer' (FDTD/wrapper.cpp:27) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:25) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:22) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:25) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:22) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FDTD/wrapper.cpp:80:4) to (FDTD/wrapper.cpp:79:22) in function 'wrapper'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 194.863 ; gain = 102.383
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FDTD/wrapper.cpp:32:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (FDTD/wrapper.cpp:77:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FDTD/kernel64x64.cpp:29:19) in function 'Kernel64x64'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FDTD/kernel64x64.cpp:27:14) in function 'Kernel64x64' : 

more than one sub loop.
WARNING: [HLS 200-466] Port 'bondary_n'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_s'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_w'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_e'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:44:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:50:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:56:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:62:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_e_buffer[0]' (FDTD/wrapper.cpp:62:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_w_buffer[0]' (FDTD/wrapper.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_n_buffer[0]' (FDTD/wrapper.cpp:44:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/wrapper.cpp:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:42:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:69:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:83:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:98:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:55:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:76:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:49:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:90:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][.1' (FDTD/kernel64x64.cpp:62:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/kernel64x64.cpp:114:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 194.863 ; gain = 102.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_1_0_l', FDTD/kernel64x64.cpp:49) on array 'array_buffer_1_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_1_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_0_l_6', FDTD/kernel64x64.cpp:83) on array 'array_buffer_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_1_l_10', FDTD/kernel64x64.cpp:83) on array 'array_buffer_0_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.907 seconds; current allocated memory: 129.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 132.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 133.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 134.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_s' to 'Kernel64x64_arraybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_1' to 'Kernel64x64_arraycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_s' to 'Kernel64x64_arraydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_1' to 'Kernel64x64_arrayeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fadd_32ns_32ns_32_5_full_dsp_1' to 'wrapper_fadd_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fmul_32ns_32ns_32_4_max_dsp_1' to 'wrapper_fmul_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'wrapper_fadd_32nsfYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'wrapper_fmul_32nsg8j': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Kernel64x64'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 138.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/initial_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_e' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_ti' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'initial_array', 'bondary_s', 'bondary_w', 'bondary_e', 'coef_tij', 'coef_ti' and 'coef_tj' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_0' to 'wrapper_array_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_1' to 'wrapper_array_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_0' to 'wrapper_array_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_1' to 'wrapper_array_bufkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_0' to 'wrapper_bondary_nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_1' to 'wrapper_bondary_nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_0' to 'wrapper_bondary_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_1' to 'wrapper_bondary_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_0' to 'wrapper_bondary_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_1' to 'wrapper_bondary_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_0' to 'wrapper_bondary_ercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_1' to 'wrapper_bondary_esc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapper'.
INFO: [HLS 200-111]  Elapsed time: 2.345 seconds; current allocated memory: 142.200 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'Kernel64x64_arraybkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_nlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_wpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 225.992 ; gain = 133.512
INFO: [VHDL 208-304] Generating VHDL RTL for wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapper.
INFO: [HLS 200-112] Total elapsed time: 28.959 seconds; peak allocated memory: 142.200 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FDTD/wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/stencil.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/kernel64x64.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 195.242 ; gain = 102.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 195.242 ; gain = 102.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:99).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:91).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:84).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:77).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:70).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:63).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:56).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:50).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:43).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 195.242 ; gain = 102.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 195.242 ; gain = 102.910
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (FDTD/kernel64x64.cpp:32) in function 'Kernel64x64' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (FDTD/kernel64x64.cpp:35) in function 'Kernel64x64' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (FDTD/kernel64x64.cpp:37) in function 'Kernel64x64' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (FDTD/kernel64x64.cpp:109) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (FDTD/kernel64x64.cpp:112) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_e_buffer' (FDTD/wrapper.cpp:29) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_w_buffer' (FDTD/wrapper.cpp:28) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_n_buffer' (FDTD/wrapper.cpp:26) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_s_buffer' (FDTD/wrapper.cpp:27) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:25) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:22) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:25) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:22) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FDTD/wrapper.cpp:80:4) to (FDTD/wrapper.cpp:79:22) in function 'wrapper'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 195.242 ; gain = 102.910
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FDTD/wrapper.cpp:32:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (FDTD/wrapper.cpp:77:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FDTD/kernel64x64.cpp:30:18) in function 'Kernel64x64'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FDTD/kernel64x64.cpp:27:14) in function 'Kernel64x64' : 

more than one sub loop.
WARNING: [HLS 200-466] Port 'bondary_n'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_s'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_w'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_e'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:44:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:50:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:56:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:62:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_e_buffer[0]' (FDTD/wrapper.cpp:62:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_w_buffer[0]' (FDTD/wrapper.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_n_buffer[0]' (FDTD/wrapper.cpp:44:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/wrapper.cpp:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:43:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:70:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:84:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:99:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:56:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:77:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:50:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:91:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][.1' (FDTD/kernel64x64.cpp:63:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/kernel64x64.cpp:115:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 195.242 ; gain = 102.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_1_0_l', FDTD/kernel64x64.cpp:50) on array 'array_buffer_1_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_1_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_0_l_6', FDTD/kernel64x64.cpp:84) on array 'array_buffer_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_1_l_10', FDTD/kernel64x64.cpp:84) on array 'array_buffer_0_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.817 seconds; current allocated memory: 129.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 132.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.015 seconds; current allocated memory: 133.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 134.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_s' to 'Kernel64x64_arraybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_1' to 'Kernel64x64_arraycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_s' to 'Kernel64x64_arraydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_1' to 'Kernel64x64_arrayeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fadd_32ns_32ns_32_5_full_dsp_1' to 'wrapper_fadd_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fmul_32ns_32ns_32_4_max_dsp_1' to 'wrapper_fmul_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'wrapper_fadd_32nsfYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'wrapper_fmul_32nsg8j': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Kernel64x64'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 138.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/initial_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_e' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_ti' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'initial_array', 'bondary_s', 'bondary_w', 'bondary_e', 'coef_tij', 'coef_ti' and 'coef_tj' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_0' to 'wrapper_array_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_1' to 'wrapper_array_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_0' to 'wrapper_array_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_1' to 'wrapper_array_bufkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_0' to 'wrapper_bondary_nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_1' to 'wrapper_bondary_nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_0' to 'wrapper_bondary_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_1' to 'wrapper_bondary_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_0' to 'wrapper_bondary_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_1' to 'wrapper_bondary_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_0' to 'wrapper_bondary_ercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_1' to 'wrapper_bondary_esc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapper'.
INFO: [HLS 200-111]  Elapsed time: 2.319 seconds; current allocated memory: 142.282 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'Kernel64x64_arraybkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_nlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_wpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 224.984 ; gain = 132.652
INFO: [VHDL 208-304] Generating VHDL RTL for wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapper.
INFO: [HLS 200-112] Total elapsed time: 28.612 seconds; peak allocated memory: 142.282 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FDTD/wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/stencil.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/kernel64x64.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 194.742 ; gain = 102.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 194.742 ; gain = 102.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:99).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:91).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:84).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:77).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:70).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:63).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:56).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:50).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:43).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 194.742 ; gain = 102.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 194.742 ; gain = 102.285
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (FDTD/kernel64x64.cpp:32) in function 'Kernel64x64' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (FDTD/kernel64x64.cpp:35) in function 'Kernel64x64' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (FDTD/kernel64x64.cpp:37) in function 'Kernel64x64' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (FDTD/kernel64x64.cpp:109) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (FDTD/kernel64x64.cpp:112) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_e_buffer' (FDTD/wrapper.cpp:30) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_w_buffer' (FDTD/wrapper.cpp:29) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_n_buffer' (FDTD/wrapper.cpp:27) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_s_buffer' (FDTD/wrapper.cpp:28) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:26) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:22) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:26) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:22) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FDTD/wrapper.cpp:81:4) to (FDTD/wrapper.cpp:80:22) in function 'wrapper'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 194.742 ; gain = 102.285
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FDTD/wrapper.cpp:33:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (FDTD/wrapper.cpp:78:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FDTD/kernel64x64.cpp:30:18) in function 'Kernel64x64'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FDTD/kernel64x64.cpp:27:14) in function 'Kernel64x64' : 

more than one sub loop.
WARNING: [HLS 200-466] Port 'bondary_n'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_s'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_w'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_e'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:51:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:57:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:63:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_e_buffer[0]' (FDTD/wrapper.cpp:63:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_w_buffer[0]' (FDTD/wrapper.cpp:57:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_n_buffer[0]' (FDTD/wrapper.cpp:45:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/wrapper.cpp:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:43:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:70:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:84:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:99:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:56:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:77:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:50:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:91:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][.1' (FDTD/kernel64x64.cpp:63:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/kernel64x64.cpp:115:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 194.742 ; gain = 102.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_1_0_l', FDTD/kernel64x64.cpp:50) on array 'array_buffer_1_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_1_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_0_l_6', FDTD/kernel64x64.cpp:84) on array 'array_buffer_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_1_l_10', FDTD/kernel64x64.cpp:84) on array 'array_buffer_0_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.862 seconds; current allocated memory: 129.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 132.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.046 seconds; current allocated memory: 133.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 134.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_s' to 'Kernel64x64_arraybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_1' to 'Kernel64x64_arraycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_s' to 'Kernel64x64_arraydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_1' to 'Kernel64x64_arrayeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fadd_32ns_32ns_32_5_full_dsp_1' to 'wrapper_fadd_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fmul_32ns_32ns_32_4_max_dsp_1' to 'wrapper_fmul_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'wrapper_fadd_32nsfYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'wrapper_fmul_32nsg8j': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Kernel64x64'.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 138.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/initial_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_e' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_ti' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/iter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'initial_array', 'bondary_s', 'bondary_w', 'bondary_e', 'coef_tij', 'coef_ti', 'coef_tj' and 'iter' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_0' to 'wrapper_array_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_1' to 'wrapper_array_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_0' to 'wrapper_array_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_1' to 'wrapper_array_bufkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_0' to 'wrapper_bondary_nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_1' to 'wrapper_bondary_nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_0' to 'wrapper_bondary_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_1' to 'wrapper_bondary_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_0' to 'wrapper_bondary_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_1' to 'wrapper_bondary_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_0' to 'wrapper_bondary_ercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_1' to 'wrapper_bondary_esc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapper'.
INFO: [HLS 200-111]  Elapsed time: 2.364 seconds; current allocated memory: 142.268 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'Kernel64x64_arraybkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_nlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_wpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 225.836 ; gain = 133.379
INFO: [VHDL 208-304] Generating VHDL RTL for wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapper.
INFO: [HLS 200-112] Total elapsed time: 28.749 seconds; peak allocated memory: 142.268 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FDTD/wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/stencil.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/kernel64x64.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 195.473 ; gain = 103.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 195.473 ; gain = 103.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:99).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:91).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:84).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:77).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:70).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:63).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:56).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:50).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:43).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 195.473 ; gain = 103.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 195.473 ; gain = 103.168
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (FDTD/kernel64x64.cpp:32) in function 'Kernel64x64' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (FDTD/kernel64x64.cpp:35) in function 'Kernel64x64' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (FDTD/kernel64x64.cpp:37) in function 'Kernel64x64' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (FDTD/kernel64x64.cpp:109) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (FDTD/kernel64x64.cpp:112) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_e_buffer' (FDTD/wrapper.cpp:30) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_w_buffer' (FDTD/wrapper.cpp:29) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_n_buffer' (FDTD/wrapper.cpp:27) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_s_buffer' (FDTD/wrapper.cpp:28) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:26) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:22) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:26) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:22) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FDTD/wrapper.cpp:81:4) to (FDTD/wrapper.cpp:80:22) in function 'wrapper'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 195.473 ; gain = 103.168
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FDTD/wrapper.cpp:33:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (FDTD/wrapper.cpp:78:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FDTD/kernel64x64.cpp:30:18) in function 'Kernel64x64'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FDTD/kernel64x64.cpp:27:14) in function 'Kernel64x64' : 

more than one sub loop.
WARNING: [HLS 200-466] Port 'bondary_n'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_s'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_w'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_e'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:51:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:57:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:63:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_e_buffer[0]' (FDTD/wrapper.cpp:63:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_w_buffer[0]' (FDTD/wrapper.cpp:57:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_n_buffer[0]' (FDTD/wrapper.cpp:45:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/wrapper.cpp:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:43:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:70:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:84:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:99:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:56:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:77:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:50:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:91:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][.1' (FDTD/kernel64x64.cpp:63:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/kernel64x64.cpp:115:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 195.473 ; gain = 103.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_1_0_l', FDTD/kernel64x64.cpp:50) on array 'array_buffer_1_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_1_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_0_l_6', FDTD/kernel64x64.cpp:84) on array 'array_buffer_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_1_l_10', FDTD/kernel64x64.cpp:84) on array 'array_buffer_0_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.812 seconds; current allocated memory: 129.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 132.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.017 seconds; current allocated memory: 133.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 134.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_s' to 'Kernel64x64_arraybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_1' to 'Kernel64x64_arraycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_s' to 'Kernel64x64_arraydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_1' to 'Kernel64x64_arrayeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fadd_32ns_32ns_32_5_full_dsp_1' to 'wrapper_fadd_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fmul_32ns_32ns_32_4_max_dsp_1' to 'wrapper_fmul_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'wrapper_fadd_32nsfYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'wrapper_fmul_32nsg8j': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Kernel64x64'.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 138.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/initial_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_e' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_ti' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/iter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'initial_array', 'bondary_s', 'bondary_w', 'bondary_e', 'coef_tij', 'coef_ti', 'coef_tj' and 'iter' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_0' to 'wrapper_array_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_1' to 'wrapper_array_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_0' to 'wrapper_array_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_1' to 'wrapper_array_bufkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_0' to 'wrapper_bondary_nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_1' to 'wrapper_bondary_nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_0' to 'wrapper_bondary_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_1' to 'wrapper_bondary_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_0' to 'wrapper_bondary_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_1' to 'wrapper_bondary_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_0' to 'wrapper_bondary_ercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_1' to 'wrapper_bondary_esc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapper'.
INFO: [HLS 200-111]  Elapsed time: 2.378 seconds; current allocated memory: 142.315 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'Kernel64x64_arraybkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_nlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_wpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 225.488 ; gain = 133.184
INFO: [VHDL 208-304] Generating VHDL RTL for wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapper.
INFO: [HLS 200-112] Total elapsed time: 28.636 seconds; peak allocated memory: 142.315 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FDTD/kernel64x64.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/stencil.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'FDTD/wrapper.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 194.723 ; gain = 102.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 194.723 ; gain = 102.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:99).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:91).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:84).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:77).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:70).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:63).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:56).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:50).
INFO: [XFORM 203-603] Inlining function 'jacobi_stencil' into 'Kernel64x64' (FDTD/kernel64x64.cpp:43).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 194.723 ; gain = 102.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 194.723 ; gain = 102.406
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (FDTD/kernel64x64.cpp:32) in function 'Kernel64x64' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (FDTD/kernel64x64.cpp:35) in function 'Kernel64x64' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (FDTD/kernel64x64.cpp:37) in function 'Kernel64x64' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (FDTD/kernel64x64.cpp:109) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (FDTD/kernel64x64.cpp:112) in function 'Kernel64x64' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_e_buffer' (FDTD/wrapper.cpp:30) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_w_buffer' (FDTD/wrapper.cpp:29) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_n_buffer' (FDTD/wrapper.cpp:27) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'bondary_s_buffer' (FDTD/wrapper.cpp:28) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:26) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:22) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer' (FDTD/wrapper.cpp:26) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'array_buffer_tmp' (FDTD/kernel64x64.cpp:22) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FDTD/wrapper.cpp:81:4) to (FDTD/wrapper.cpp:80:22) in function 'wrapper'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 194.723 ; gain = 102.406
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FDTD/wrapper.cpp:33:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (FDTD/wrapper.cpp:78:13) in function 'wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (FDTD/kernel64x64.cpp:30:18) in function 'Kernel64x64'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (FDTD/kernel64x64.cpp:27:14) in function 'Kernel64x64' : 

more than one sub loop.
WARNING: [HLS 200-466] Port 'bondary_n'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_s'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_w'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'bondary_e'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:51:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:57:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'gmem' (FDTD/wrapper.cpp:63:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_e_buffer[0]' (FDTD/wrapper.cpp:63:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_w_buffer[0]' (FDTD/wrapper.cpp:57:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_n_buffer[0]' (FDTD/wrapper.cpp:45:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bondary_s_buffer[0]' (FDTD/wrapper.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/wrapper.cpp:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:43:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:70:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:84:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][' (FDTD/kernel64x64.cpp:99:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:56:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[0][.1' (FDTD/kernel64x64.cpp:77:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:50:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][' (FDTD/kernel64x64.cpp:91:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer_tmp[1][.1' (FDTD/kernel64x64.cpp:63:37)
INFO: [HLS 200-472] Inferring partial write operation for 'array_buffer[0][0]' (FDTD/kernel64x64.cpp:115:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 194.723 ; gain = 102.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_1_0_l', FDTD/kernel64x64.cpp:50) on array 'array_buffer_1_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_1_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_0_l_6', FDTD/kernel64x64.cpp:84) on array 'array_buffer_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_buffer_0_1_l_10', FDTD/kernel64x64.cpp:84) on array 'array_buffer_0_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_buffer_0_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.035 seconds; current allocated memory: 129.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 132.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 133.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 134.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Kernel64x64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_s' to 'Kernel64x64_arraybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_0_1' to 'Kernel64x64_arraycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_s' to 'Kernel64x64_arraydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Kernel64x64_array_buffer_tmp_1_1' to 'Kernel64x64_arrayeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fadd_32ns_32ns_32_5_full_dsp_1' to 'wrapper_fadd_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_fmul_32ns_32ns_32_4_max_dsp_1' to 'wrapper_fmul_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'wrapper_fadd_32nsfYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'wrapper_fmul_32nsg8j': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Kernel64x64'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 138.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/initial_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/bondary_e' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_ti' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/coef_tj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapper/iter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'initial_array', 'bondary_s', 'bondary_w', 'bondary_e', 'coef_tij', 'coef_ti', 'coef_tj' and 'iter' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_0' to 'wrapper_array_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_0_1' to 'wrapper_array_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_0' to 'wrapper_array_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_array_buffer_1_1' to 'wrapper_array_bufkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_0' to 'wrapper_bondary_nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_n_buffer_1' to 'wrapper_bondary_nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_0' to 'wrapper_bondary_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_s_buffer_1' to 'wrapper_bondary_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_0' to 'wrapper_bondary_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_w_buffer_1' to 'wrapper_bondary_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_0' to 'wrapper_bondary_ercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wrapper_bondary_e_buffer_1' to 'wrapper_bondary_esc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapper'.
INFO: [HLS 200-111]  Elapsed time: 2.307 seconds; current allocated memory: 142.341 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'Kernel64x64_arraybkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_array_bufjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_nlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'wrapper_bondary_wpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 225.098 ; gain = 132.781
INFO: [VHDL 208-304] Generating VHDL RTL for wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapper.
INFO: [HLS 200-112] Total elapsed time: 30.117 seconds; peak allocated memory: 142.341 MB.
