
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000511    0.151355 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003780    0.021833    0.163189    0.314543 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.021833    0.000274    0.314817 v fanout68/A (sg13g2_buf_1)
     4    0.023776    0.079699    0.109236    0.424053 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.079734    0.000679    0.424732 v fanout67/A (sg13g2_buf_1)
     5    0.022281    0.078125    0.130648    0.555380 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.078162    0.001545    0.556925 v _202_/A (sg13g2_xor2_1)
     2    0.010602    0.048725    0.109496    0.666421 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.048733    0.000624    0.667045 v _204_/A (sg13g2_xor2_1)
     1    0.002674    0.026740    0.062776    0.729821 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026740    0.000095    0.729916 v _297_/D (sg13g2_dfrbpq_1)
                                              0.729916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000511    0.151355 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401355   clock uncertainty
                                  0.000000    0.401355   clock reconvergence pessimism
                                 -0.035868    0.365487   library hold time
                                              0.365487   data required time
---------------------------------------------------------------------------------------------
                                              0.365487   data required time
                                             -0.729916   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364429   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000511    0.151355 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003780    0.021833    0.163189    0.314543 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.021833    0.000274    0.314817 v fanout68/A (sg13g2_buf_1)
     4    0.023776    0.079699    0.109236    0.424053 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.079734    0.000679    0.424732 v fanout67/A (sg13g2_buf_1)
     5    0.022281    0.078125    0.130648    0.555380 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.078161    0.001524    0.556904 v _201_/A (sg13g2_and2_1)
     1    0.003942    0.023504    0.089441    0.646345 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.023504    0.000155    0.646500 v _207_/B1 (sg13g2_a21oi_1)
     2    0.011843    0.084458    0.078012    0.724512 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.084461    0.000428    0.724940 ^ _208_/B (sg13g2_xor2_1)
     1    0.003334    0.028662    0.074817    0.799757 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.028662    0.000227    0.799984 v _298_/D (sg13g2_dfrbpq_1)
                                              0.799984   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000538    0.151381 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401381   clock uncertainty
                                  0.000000    0.401381   clock reconvergence pessimism
                                 -0.036477    0.364904   library hold time
                                              0.364904   data required time
---------------------------------------------------------------------------------------------
                                              0.364904   data required time
                                             -0.799984   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435080   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001024    0.152289 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002818    0.022396    0.172741    0.325030 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.022397    0.000102    0.325133 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.019242    0.096506    0.409994    0.735126 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.096509    0.000646    0.735772 ^ fanout77/A (sg13g2_buf_8)
     6    0.033707    0.032540    0.105935    0.841707 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032542    0.000844    0.842551 ^ _128_/A (sg13g2_inv_2)
     5    0.024372    0.044817    0.049995    0.892546 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044860    0.000994    0.893540 v _293_/D (sg13g2_dfrbpq_2)
                                              0.893540   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001024    0.152289 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.402289   clock uncertainty
                                  0.000000    0.402289   clock reconvergence pessimism
                                 -0.041634    0.360655   library hold time
                                              0.360655   data required time
---------------------------------------------------------------------------------------------
                                              0.360655   data required time
                                             -0.893540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532885   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001024    0.152289 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002818    0.022396    0.172741    0.325030 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.022397    0.000102    0.325133 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.019242    0.096506    0.409994    0.735126 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.096509    0.000646    0.735772 ^ fanout77/A (sg13g2_buf_8)
     6    0.033707    0.032540    0.105935    0.841707 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032618    0.002032    0.843738 ^ _192_/A (sg13g2_xnor2_1)
     1    0.003343    0.035051    0.063668    0.907406 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.035051    0.000228    0.907634 v _294_/D (sg13g2_dfrbpq_1)
                                              0.907634   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152277 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402277   clock uncertainty
                                  0.000000    0.402277   clock reconvergence pessimism
                                 -0.038395    0.363882   library hold time
                                              0.363882   data required time
---------------------------------------------------------------------------------------------
                                              0.363882   data required time
                                             -0.907634   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543753   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023627    0.000504    0.151769 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.003003    0.024318    0.164529    0.316299 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.024318    0.000189    0.316487 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014036    0.075591    0.393027    0.709514 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.075593    0.000525    0.710040 ^ fanout55/A (sg13g2_buf_8)
     8    0.039404    0.034024    0.097892    0.807931 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.034296    0.002301    0.810233 ^ _195_/B (sg13g2_xor2_1)
     2    0.010336    0.047438    0.085445    0.895678 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.047440    0.000363    0.896041 v _196_/B (sg13g2_xor2_1)
     1    0.002239    0.025898    0.055408    0.951449 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025898    0.000081    0.951530 v _295_/D (sg13g2_dfrbpq_2)
                                              0.951530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001037    0.152303 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.402303   clock uncertainty
                                  0.000000    0.402303   clock reconvergence pessimism
                                 -0.035530    0.366773   library hold time
                                              0.366773   data required time
---------------------------------------------------------------------------------------------
                                              0.366773   data required time
                                             -0.951530   data arrival time
---------------------------------------------------------------------------------------------
                                              0.584757   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151359 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002722    0.023321    0.163490    0.314849 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.023321    0.000096    0.314946 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004133    0.038490    0.358328    0.673274 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038490    0.000298    0.673572 ^ fanout70/A (sg13g2_buf_2)
     5    0.029388    0.069300    0.108118    0.781690 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.069381    0.001580    0.783270 ^ _199_/A (sg13g2_xnor2_1)
     2    0.012110    0.081136    0.116697    0.899967 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.081143    0.000643    0.900610 v _200_/B (sg13g2_xor2_1)
     1    0.003032    0.027700    0.072117    0.972727 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.027700    0.000108    0.972835 v _296_/D (sg13g2_dfrbpq_1)
                                              0.972835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151359 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401359   clock uncertainty
                                  0.000000    0.401359   clock reconvergence pessimism
                                 -0.036172    0.365187   library hold time
                                              0.365187   data required time
---------------------------------------------------------------------------------------------
                                              0.365187   data required time
                                             -0.972835   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607648   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000538    0.151381 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006825    0.030101    0.170618    0.321999 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030101    0.000213    0.322212 v fanout61/A (sg13g2_buf_2)
     5    0.028234    0.055897    0.101106    0.423318 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.056205    0.003228    0.426545 v _182_/A (sg13g2_nand2_1)
     1    0.005153    0.035079    0.046552    0.473097 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.035080    0.000357    0.473454 ^ _217_/A (sg13g2_nor3_1)
     1    0.004555    0.029649    0.042958    0.516412 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.029649    0.000182    0.516594 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003825    0.046126    0.082604    0.599198 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.046127    0.000276    0.599474 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003972    0.037935    0.369681    0.969154 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037935    0.000158    0.969312 ^ _219_/A (sg13g2_inv_1)
     1    0.002457    0.017831    0.028568    0.997880 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017832    0.000167    0.998047 v _301_/D (sg13g2_dfrbpq_1)
                                              0.998047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023627    0.000504    0.151769 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401769   clock uncertainty
                                  0.000000    0.401769   clock reconvergence pessimism
                                 -0.032940    0.368829   library hold time
                                              0.368829   data required time
---------------------------------------------------------------------------------------------
                                              0.368829   data required time
                                             -0.998047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.629218   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001037    0.152303 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012668    0.039305    0.187847    0.340150 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039350    0.000909    0.341059 ^ fanout72/A (sg13g2_buf_8)
     7    0.031072    0.028862    0.077159    0.418217 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028964    0.001873    0.420090 ^ _140_/B (sg13g2_nor2_2)
     5    0.021245    0.041133    0.049224    0.469315 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041142    0.000528    0.469843 v _144_/A (sg13g2_nand2_1)
     2    0.008867    0.048111    0.053192    0.523035 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048125    0.000639    0.523674 ^ _212_/B (sg13g2_nor2_1)
     2    0.011091    0.044905    0.056942    0.580616 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.044940    0.001004    0.581620 v _213_/C (sg13g2_nand3_1)
     2    0.010498    0.055402    0.070750    0.652369 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.055406    0.000378    0.652748 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001989    0.028697    0.058314    0.711062 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028697    0.000074    0.711136 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002693    0.036121    0.370393    1.081529 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.036121    0.000176    1.081704 v _300_/D (sg13g2_dfrbpq_1)
                                              1.081704   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001013    0.152279 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402279   clock uncertainty
                                  0.000000    0.402279   clock reconvergence pessimism
                                 -0.038734    0.363545   library hold time
                                              0.363545   data required time
---------------------------------------------------------------------------------------------
                                              0.363545   data required time
                                             -1.081704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718159   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003268    0.017380    0.002466    1.002466 v rst (in)
                                                         rst (net)
                      0.017381    0.000000    1.002466 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089603    1.092068 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059290    0.001096    1.093164 v _129_/A (sg13g2_inv_1)
     1    0.006142    0.039299    0.048052    1.141216 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.039300    0.000253    1.141469 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.141469   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001024    0.152289 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.402289   clock uncertainty
                                  0.000000    0.402289   clock reconvergence pessimism
                                 -0.105713    0.296576   library removal time
                                              0.296576   data required time
---------------------------------------------------------------------------------------------
                                              0.296576   data required time
                                             -1.141469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.844893   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000511    0.151355 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003780    0.021833    0.163189    0.314543 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.021833    0.000274    0.314817 v fanout68/A (sg13g2_buf_1)
     4    0.023776    0.079699    0.109236    0.424053 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.079734    0.000679    0.424732 v fanout67/A (sg13g2_buf_1)
     5    0.022281    0.078125    0.130648    0.555380 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.078161    0.001524    0.556904 v _201_/A (sg13g2_and2_1)
     1    0.003942    0.023504    0.089441    0.646345 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.023504    0.000155    0.646500 v _207_/B1 (sg13g2_a21oi_1)
     2    0.011843    0.084458    0.078012    0.724512 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.084464    0.000597    0.725109 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.007052    0.053311    0.086872    0.811981 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.053320    0.000552    0.812533 v _211_/A (sg13g2_xnor2_1)
     1    0.002471    0.030743    0.067705    0.880238 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.030743    0.000088    0.880326 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001596    0.033042    0.367717    1.248043 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.033043    0.000064    1.248106 v _299_/D (sg13g2_dfrbpq_2)
                                              1.248106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.401375   clock uncertainty
                                  0.000000    0.401375   clock reconvergence pessimism
                                 -0.037937    0.363438   library hold time
                                              0.363438   data required time
---------------------------------------------------------------------------------------------
                                              0.363438   data required time
                                             -1.248106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884668   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003268    0.017380    0.002466    1.002466 v rst (in)
                                                         rst (net)
                      0.017381    0.000000    1.002466 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089603    1.092068 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093403 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186221 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028229    0.001530    1.187751 v _291_/A (sg13g2_inv_1)
     1    0.006308    0.034204    0.038627    1.226378 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.034216    0.000498    1.226875 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.226875   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001013    0.152279 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402279   clock uncertainty
                                  0.000000    0.402279   clock reconvergence pessimism
                                 -0.104294    0.297985   library removal time
                                              0.297985   data required time
---------------------------------------------------------------------------------------------
                                              0.297985   data required time
                                             -1.226875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.928890   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003268    0.017380    0.002466    1.002466 v rst (in)
                                                         rst (net)
                      0.017381    0.000000    1.002466 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089603    1.092068 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093403 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186221 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028237    0.001609    1.187830 v _285_/A (sg13g2_inv_1)
     1    0.006369    0.034437    0.038821    1.226651 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.034449    0.000490    1.227141 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.227141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152277 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402277   clock uncertainty
                                  0.000000    0.402277   clock reconvergence pessimism
                                 -0.104364    0.297913   library removal time
                                              0.297913   data required time
---------------------------------------------------------------------------------------------
                                              0.297913   data required time
                                             -1.227141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.929228   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003268    0.017380    0.002466    1.002466 v rst (in)
                                                         rst (net)
                      0.017381    0.000000    1.002466 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089603    1.092068 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093403 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186221 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028363    0.002471    1.188692 v _290_/A (sg13g2_inv_1)
     1    0.006377    0.034478    0.038985    1.227676 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.034481    0.000271    1.227948 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.227948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.401375   clock uncertainty
                                  0.000000    0.401375   clock reconvergence pessimism
                                 -0.104359    0.297016   library removal time
                                              0.297016   data required time
---------------------------------------------------------------------------------------------
                                              0.297016   data required time
                                             -1.227948   data arrival time
---------------------------------------------------------------------------------------------
                                              0.930931   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003268    0.017380    0.002466    1.002466 v rst (in)
                                                         rst (net)
                      0.017381    0.000000    1.002466 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089603    1.092068 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093403 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186221 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028358    0.002445    1.188666 v _287_/A (sg13g2_inv_1)
     1    0.006613    0.035383    0.039686    1.228352 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.035387    0.000285    1.228637 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.228637   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151359 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401359   clock uncertainty
                                  0.000000    0.401359   clock reconvergence pessimism
                                 -0.104709    0.296650   library removal time
                                              0.296650   data required time
---------------------------------------------------------------------------------------------
                                              0.296650   data required time
                                             -1.228637   data arrival time
---------------------------------------------------------------------------------------------
                                              0.931987   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003268    0.017380    0.002466    1.002466 v rst (in)
                                                         rst (net)
                      0.017381    0.000000    1.002466 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089603    1.092068 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093403 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186221 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028309    0.002154    1.188375 v _292_/A (sg13g2_inv_1)
     1    0.006796    0.036096    0.040088    1.228462 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.036109    0.000545    1.229007 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.229007   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023627    0.000504    0.151769 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401769   clock uncertainty
                                  0.000000    0.401769   clock reconvergence pessimism
                                 -0.104862    0.296907   library removal time
                                              0.296907   data required time
---------------------------------------------------------------------------------------------
                                              0.296907   data required time
                                             -1.229007   data arrival time
---------------------------------------------------------------------------------------------
                                              0.932100   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003268    0.017380    0.002466    1.002466 v rst (in)
                                                         rst (net)
                      0.017381    0.000000    1.002466 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089603    1.092068 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093403 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186221 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028331    0.002291    1.188512 v _286_/A (sg13g2_inv_1)
     1    0.006940    0.036654    0.040530    1.229042 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.036667    0.000547    1.229589 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.229589   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001037    0.152303 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.402303   clock uncertainty
                                  0.000000    0.402303   clock reconvergence pessimism
                                 -0.104938    0.297365   library removal time
                                              0.297365   data required time
---------------------------------------------------------------------------------------------
                                              0.297365   data required time
                                             -1.229589   data arrival time
---------------------------------------------------------------------------------------------
                                              0.932224   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003268    0.017380    0.002466    1.002466 v rst (in)
                                                         rst (net)
                      0.017381    0.000000    1.002466 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089603    1.092068 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093403 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186221 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028360    0.002455    1.188676 v _288_/A (sg13g2_inv_1)
     1    0.007039    0.037042    0.040826    1.229502 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.037055    0.000562    1.230064 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.230064   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000511    0.151355 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401355   clock uncertainty
                                  0.000000    0.401355   clock reconvergence pessimism
                                 -0.105209    0.296146   library removal time
                                              0.296146   data required time
---------------------------------------------------------------------------------------------
                                              0.296146   data required time
                                             -1.230064   data arrival time
---------------------------------------------------------------------------------------------
                                              0.933918   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003268    0.017380    0.002466    1.002466 v rst (in)
                                                         rst (net)
                      0.017381    0.000000    1.002466 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089603    1.092068 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093403 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186221 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028335    0.002312    1.188533 v _289_/A (sg13g2_inv_1)
     1    0.007719    0.039672    0.042847    1.231381 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.039686    0.000598    1.231979 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.231979   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000538    0.151381 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401381   clock uncertainty
                                  0.000000    0.401381   clock reconvergence pessimism
                                 -0.105996    0.295385   library removal time
                                              0.295385   data required time
---------------------------------------------------------------------------------------------
                                              0.295385   data required time
                                             -1.231979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.936594   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001013    0.152279 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010710    0.041431    0.180267    0.332546 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.041436    0.000482    0.333028 v output2/A (sg13g2_buf_1)
     1    0.006749    0.030632    0.076313    0.409341 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.030643    0.000535    0.409876 v sign (out)
                                              0.409876   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.409876   data arrival time
---------------------------------------------------------------------------------------------
                                              1.159876   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001013    0.152279 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010710    0.041431    0.180267    0.332546 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.041432    0.000298    0.332844 v _127_/A (sg13g2_inv_1)
     1    0.008063    0.043349    0.048422    0.381266 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.043359    0.000519    0.381786 ^ output3/A (sg13g2_buf_1)
     1    0.009339    0.047012    0.084552    0.466337 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.047016    0.000456    0.466794 ^ signB (out)
                                              0.466794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.466794   data arrival time
---------------------------------------------------------------------------------------------
                                              1.216794   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062069    0.000907    0.358868 ^ fanout57/A (sg13g2_buf_8)
     8    0.032974    0.030693    0.088904    0.447772 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.030792    0.001837    0.449609 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004330    0.022754    0.033320    0.482928 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022764    0.000296    0.483224 v output13/A (sg13g2_buf_1)
     1    0.008171    0.034293    0.072008    0.555232 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.034294    0.000246    0.555478 v sine_out[18] (out)
                                              0.555478   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.555478   data arrival time
---------------------------------------------------------------------------------------------
                                              1.305478   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024285    0.049898    0.200093    0.351468 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049916    0.000881    0.352349 v fanout57/A (sg13g2_buf_8)
     8    0.032235    0.027855    0.088419    0.440769 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027942    0.001849    0.442618 v _180_/A (sg13g2_nand2_1)
     1    0.003079    0.023977    0.031362    0.473979 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.023978    0.000225    0.474204 ^ output24/A (sg13g2_buf_1)
     1    0.010897    0.052580    0.080432    0.554637 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.052641    0.001127    0.555763 ^ sine_out[28] (out)
                                              0.555763   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.555763   data arrival time
---------------------------------------------------------------------------------------------
                                              1.305763   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062069    0.000907    0.358868 ^ fanout57/A (sg13g2_buf_8)
     8    0.032974    0.030693    0.088904    0.447772 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.030789    0.001818    0.449590 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003977    0.021817    0.032450    0.482039 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.021818    0.000274    0.482313 v output17/A (sg13g2_buf_1)
     1    0.008946    0.036518    0.073336    0.555650 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.036528    0.000603    0.556253 v sine_out[21] (out)
                                              0.556253   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.556253   data arrival time
---------------------------------------------------------------------------------------------
                                              1.306253   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024285    0.049898    0.200093    0.351468 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049916    0.000881    0.352349 v fanout57/A (sg13g2_buf_8)
     8    0.032235    0.027855    0.088419    0.440769 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027929    0.001749    0.442518 v _170_/A (sg13g2_nand2_1)
     1    0.003599    0.025870    0.032932    0.475449 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.025870    0.000137    0.475586 ^ output20/A (sg13g2_buf_1)
     1    0.010576    0.051376    0.080469    0.556055 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.051415    0.000787    0.556842 ^ sine_out[24] (out)
                                              0.556842   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.556842   data arrival time
---------------------------------------------------------------------------------------------
                                              1.306842   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062069    0.000907    0.358868 ^ fanout57/A (sg13g2_buf_8)
     8    0.032974    0.030693    0.088904    0.447772 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.030790    0.001819    0.449591 ^ _167_/A (sg13g2_nor2_1)
     1    0.004254    0.025772    0.037123    0.486714 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025773    0.000288    0.487002 v output19/A (sg13g2_buf_1)
     1    0.008879    0.036416    0.074860    0.561863 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036426    0.000600    0.562463 v sine_out[23] (out)
                                              0.562463   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.562463   data arrival time
---------------------------------------------------------------------------------------------
                                              1.312463   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024285    0.049898    0.200093    0.351468 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049916    0.000881    0.352349 v fanout57/A (sg13g2_buf_8)
     8    0.032235    0.027855    0.088419    0.440769 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027937    0.001813    0.442582 v _175_/A (sg13g2_nand2_1)
     1    0.005077    0.031250    0.037244    0.479826 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.031255    0.000374    0.480200 ^ output22/A (sg13g2_buf_1)
     1    0.010296    0.050410    0.081937    0.562136 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.050423    0.000798    0.562935 ^ sine_out[26] (out)
                                              0.562935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.562935   data arrival time
---------------------------------------------------------------------------------------------
                                              1.312935   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024285    0.049898    0.200093    0.351468 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049916    0.000881    0.352349 v fanout57/A (sg13g2_buf_8)
     8    0.032235    0.027855    0.088419    0.440769 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027927    0.001733    0.442501 v _172_/A (sg13g2_nand2_1)
     1    0.005872    0.034218    0.039591    0.482092 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.034238    0.000411    0.482504 ^ output21/A (sg13g2_buf_1)
     1    0.009787    0.048506    0.081870    0.564373 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.048514    0.000631    0.565004 ^ sine_out[25] (out)
                                              0.565004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.565004   data arrival time
---------------------------------------------------------------------------------------------
                                              1.315004   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024285    0.049898    0.200093    0.351468 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049916    0.000881    0.352349 v fanout57/A (sg13g2_buf_8)
     8    0.032235    0.027855    0.088419    0.440769 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027936    0.001802    0.442571 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005751    0.039457    0.045914    0.488485 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.039476    0.000342    0.488827 ^ output23/A (sg13g2_buf_1)
     1    0.011252    0.054342    0.088130    0.576957 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.054405    0.001166    0.578123 ^ sine_out[27] (out)
                                              0.578123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.578123   data arrival time
---------------------------------------------------------------------------------------------
                                              1.328123   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024285    0.049898    0.200093    0.351468 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049916    0.000895    0.352364 v fanout58/A (sg13g2_buf_2)
     8    0.030666    0.059368    0.114646    0.467010 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.059420    0.001579    0.468589 v _148_/B1 (sg13g2_a21oi_1)
     1    0.003080    0.040675    0.050462    0.519051 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.040675    0.000118    0.519169 ^ output11/A (sg13g2_buf_1)
     1    0.008238    0.042736    0.080249    0.599418 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.042737    0.000250    0.599668 ^ sine_out[16] (out)
                                              0.599668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.599668   data arrival time
---------------------------------------------------------------------------------------------
                                              1.349668   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024285    0.049898    0.200093    0.351468 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049916    0.000895    0.352364 v fanout58/A (sg13g2_buf_2)
     8    0.030666    0.059368    0.114646    0.467010 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.059425    0.001645    0.468655 v _162_/B1 (sg13g2_a21oi_1)
     1    0.002932    0.039900    0.049763    0.518418 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.039900    0.000113    0.518531 ^ output16/A (sg13g2_buf_1)
     1    0.009093    0.045955    0.082255    0.600786 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.045963    0.000616    0.601402 ^ sine_out[20] (out)
                                              0.601402   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.601402   data arrival time
---------------------------------------------------------------------------------------------
                                              1.351402   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001037    0.152303 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012668    0.039305    0.187847    0.340150 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039350    0.000909    0.341059 ^ fanout72/A (sg13g2_buf_8)
     7    0.031072    0.028862    0.077159    0.418217 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028939    0.001678    0.419895 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.008317    0.066149    0.081124    0.501019 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.066179    0.000529    0.501548 v output28/A (sg13g2_buf_1)
     1    0.012111    0.046972    0.100198    0.601746 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.046978    0.000547    0.602293 v sine_out[31] (out)
                                              0.602293   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.602293   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352293   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000920    0.358882 ^ fanout58/A (sg13g2_buf_2)
     8    0.031344    0.073591    0.122724    0.481607 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073638    0.001692    0.483299 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.003370    0.028319    0.044102    0.527401 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.028320    0.000233    0.527633 v output18/A (sg13g2_buf_1)
     1    0.008602    0.035662    0.075277    0.602911 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.035672    0.000575    0.603486 v sine_out[22] (out)
                                              0.603486   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.603486   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353486   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000918    0.358880 ^ fanout59/A (sg13g2_buf_8)
     8    0.035170    0.031570    0.089490    0.448370 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031837    0.002443    0.450812 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.006412    0.052035    0.061495    0.512308 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.052048    0.000640    0.512947 v output15/A (sg13g2_buf_1)
     1    0.011382    0.044498    0.092351    0.605299 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.044502    0.000482    0.605780 v sine_out[1] (out)
                                              0.605780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.605780   data arrival time
---------------------------------------------------------------------------------------------
                                              1.355780   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000920    0.358882 ^ fanout58/A (sg13g2_buf_2)
     8    0.031344    0.073591    0.122724    0.481607 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073640    0.001720    0.483326 ^ _160_/A (sg13g2_nor2_1)
     1    0.003950    0.024537    0.052332    0.535658 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.024538    0.000153    0.535811 v output14/A (sg13g2_buf_1)
     1    0.008138    0.034239    0.072683    0.608494 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.034240    0.000243    0.608738 v sine_out[19] (out)
                                              0.608738   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.608738   data arrival time
---------------------------------------------------------------------------------------------
                                              1.358738   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000920    0.358882 ^ fanout58/A (sg13g2_buf_2)
     8    0.031344    0.073591    0.122724    0.481607 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073638    0.001701    0.483308 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004139    0.033763    0.051431    0.534739 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.033764    0.000293    0.535032 v output12/A (sg13g2_buf_1)
     1    0.008528    0.035616    0.077570    0.612602 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.035617    0.000268    0.612870 v sine_out[17] (out)
                                              0.612870   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.612870   data arrival time
---------------------------------------------------------------------------------------------
                                              1.362870   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000920    0.358882 ^ fanout58/A (sg13g2_buf_2)
     8    0.031344    0.073591    0.122724    0.481607 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073625    0.001468    0.483074 ^ _281_/A (sg13g2_nor2_1)
     1    0.007088    0.033434    0.061404    0.544478 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.033460    0.000507    0.544986 v output35/A (sg13g2_buf_1)
     1    0.008696    0.036102    0.077845    0.622831 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.036104    0.000282    0.623113 v sine_out[8] (out)
                                              0.623113   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.623113   data arrival time
---------------------------------------------------------------------------------------------
                                              1.373113   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000918    0.358880 ^ fanout59/A (sg13g2_buf_8)
     8    0.035170    0.031570    0.089490    0.448370 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031902    0.002754    0.451124 ^ _130_/B (sg13g2_nor2_1)
     2    0.010083    0.039478    0.048059    0.499183 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039482    0.000298    0.499481 v _284_/A (sg13g2_and2_1)
     1    0.004016    0.023441    0.072866    0.572346 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.023442    0.000271    0.572617 v output7/A (sg13g2_buf_1)
     1    0.008235    0.034499    0.072455    0.645072 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.034500    0.000249    0.645320 v sine_out[12] (out)
                                              0.645320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.645320   data arrival time
---------------------------------------------------------------------------------------------
                                              1.395320   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000538    0.151381 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006875    0.038269    0.175511    0.326892 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.038269    0.000216    0.327108 ^ fanout61/A (sg13g2_buf_2)
     5    0.028946    0.068871    0.106641    0.433749 ^ fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.069144    0.003505    0.437254 ^ fanout60/A (sg13g2_buf_8)
     8    0.030556    0.030007    0.091617    0.528871 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.030048    0.001863    0.530734 ^ _275_/A (sg13g2_nor2_1)
     1    0.005699    0.028424    0.040269    0.571003 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028454    0.000531    0.571534 v output30/A (sg13g2_buf_1)
     1    0.009342    0.037895    0.077280    0.648814 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.037897    0.000326    0.649141 v sine_out[3] (out)
                                              0.649141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.649141   data arrival time
---------------------------------------------------------------------------------------------
                                              1.399140   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000918    0.358880 ^ fanout59/A (sg13g2_buf_8)
     8    0.035170    0.031570    0.089490    0.448370 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031902    0.002754    0.451124 ^ _130_/B (sg13g2_nor2_1)
     2    0.010083    0.039478    0.048059    0.499183 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039484    0.000387    0.499570 v _136_/B (sg13g2_nand2b_2)
     4    0.014349    0.040910    0.046172    0.545742 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040916    0.000371    0.546113 ^ _278_/A (sg13g2_nor2_1)
     1    0.003327    0.025265    0.038565    0.584678 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.025265    0.000245    0.584923 v output33/A (sg13g2_buf_1)
     1    0.008848    0.036308    0.074603    0.659526 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.036317    0.000562    0.660089 v sine_out[6] (out)
                                              0.660089   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.660089   data arrival time
---------------------------------------------------------------------------------------------
                                              1.410089   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000918    0.358880 ^ fanout59/A (sg13g2_buf_8)
     8    0.035170    0.031570    0.089490    0.448370 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031867    0.002588    0.450957 ^ _255_/A (sg13g2_nor4_1)
     1    0.003331    0.032014    0.041246    0.492203 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032014    0.000131    0.492334 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004999    0.066154    0.067999    0.560332 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.066154    0.000389    0.560721 ^ output4/A (sg13g2_buf_1)
     1    0.011944    0.057766    0.101956    0.662677 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.057770    0.000529    0.663206 ^ sine_out[0] (out)
                                              0.663206   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.663206   data arrival time
---------------------------------------------------------------------------------------------
                                              1.413206   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001037    0.152303 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012668    0.039305    0.187847    0.340150 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039350    0.000909    0.341059 ^ fanout72/A (sg13g2_buf_8)
     7    0.031072    0.028862    0.077159    0.418217 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028964    0.001873    0.420090 ^ _140_/B (sg13g2_nor2_2)
     5    0.021245    0.041133    0.049224    0.469315 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041142    0.000528    0.469843 v _144_/A (sg13g2_nand2_1)
     2    0.008867    0.048111    0.053192    0.523035 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048125    0.000639    0.523674 ^ _145_/B (sg13g2_nand2_1)
     1    0.004507    0.039240    0.059572    0.583246 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.039242    0.000320    0.583566 v output9/A (sg13g2_buf_1)
     1    0.008428    0.035456    0.079662    0.663228 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.035457    0.000262    0.663490 v sine_out[14] (out)
                                              0.663490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.663490   data arrival time
---------------------------------------------------------------------------------------------
                                              1.413490   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000918    0.358880 ^ fanout59/A (sg13g2_buf_8)
     8    0.035170    0.031570    0.089490    0.448370 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031902    0.002754    0.451124 ^ _130_/B (sg13g2_nor2_1)
     2    0.010083    0.039478    0.048059    0.499183 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039484    0.000387    0.499570 v _136_/B (sg13g2_nand2b_2)
     4    0.014349    0.040910    0.046172    0.545742 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040916    0.000373    0.546115 ^ _277_/A (sg13g2_nor2_1)
     1    0.004067    0.027224    0.040473    0.586588 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.027225    0.000162    0.586749 v output32/A (sg13g2_buf_1)
     1    0.009940    0.039601    0.077997    0.664746 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.039617    0.000743    0.665490 v sine_out[5] (out)
                                              0.665490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.665490   data arrival time
---------------------------------------------------------------------------------------------
                                              1.415490   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000918    0.358880 ^ fanout59/A (sg13g2_buf_8)
     8    0.035170    0.031570    0.089490    0.448370 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031902    0.002754    0.451124 ^ _130_/B (sg13g2_nor2_1)
     2    0.010083    0.039478    0.048059    0.499183 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039484    0.000387    0.499570 v _136_/B (sg13g2_nand2b_2)
     4    0.014349    0.040910    0.046172    0.545742 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040921    0.000527    0.546269 ^ _276_/A (sg13g2_nor2_1)
     1    0.004476    0.028306    0.041492    0.587761 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.028307    0.000287    0.588048 v output31/A (sg13g2_buf_1)
     1    0.009896    0.039495    0.078339    0.666387 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.039511    0.000749    0.667136 v sine_out[4] (out)
                                              0.667136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.667136   data arrival time
---------------------------------------------------------------------------------------------
                                              1.417136   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024814    0.001529    0.084953 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151266 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001037    0.152303 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012668    0.039305    0.187847    0.340150 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039350    0.000909    0.341059 ^ fanout72/A (sg13g2_buf_8)
     7    0.031072    0.028862    0.077159    0.418217 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028964    0.001873    0.420090 ^ _140_/B (sg13g2_nor2_2)
     5    0.021245    0.041133    0.049224    0.469315 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041142    0.000528    0.469843 v _144_/A (sg13g2_nand2_1)
     2    0.008867    0.048111    0.053192    0.523035 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048125    0.000639    0.523674 ^ _212_/B (sg13g2_nor2_1)
     2    0.011091    0.044905    0.056942    0.580616 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.044937    0.000970    0.581586 v output26/A (sg13g2_buf_1)
     1    0.009876    0.039861    0.085628    0.667214 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.039863    0.000365    0.667579 v sine_out[2] (out)
                                              0.667579   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.667579   data arrival time
---------------------------------------------------------------------------------------------
                                              1.417579   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000918    0.358880 ^ fanout59/A (sg13g2_buf_8)
     8    0.035170    0.031570    0.089490    0.448370 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031902    0.002754    0.451124 ^ _130_/B (sg13g2_nor2_1)
     2    0.010083    0.039478    0.048059    0.499183 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039484    0.000387    0.499570 v _136_/B (sg13g2_nand2b_2)
     4    0.014349    0.040910    0.046172    0.545742 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040916    0.000383    0.546125 ^ _279_/A (sg13g2_nor2_1)
     1    0.004591    0.028606    0.041759    0.587884 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.028607    0.000337    0.588220 v output34/A (sg13g2_buf_1)
     1    0.010202    0.040398    0.079297    0.667518 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.040411    0.000698    0.668216 v sine_out[7] (out)
                                              0.668216   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.668216   data arrival time
---------------------------------------------------------------------------------------------
                                              1.418216   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000511    0.151355 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003780    0.021833    0.163189    0.314543 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.021833    0.000274    0.314817 v fanout68/A (sg13g2_buf_1)
     4    0.023776    0.079699    0.109236    0.424053 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.079773    0.001603    0.425656 v fanout65/A (sg13g2_buf_8)
     8    0.040691    0.031514    0.105373    0.531029 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031984    0.002953    0.533982 v _282_/A1 (sg13g2_a21oi_1)
     1    0.002886    0.043368    0.062486    0.596469 ^ _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.043368    0.000110    0.596578 ^ output5/A (sg13g2_buf_1)
     1    0.008192    0.042637    0.081272    0.677850 ^ output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.042638    0.000248    0.678098 ^ sine_out[10] (out)
                                              0.678098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.678098   data arrival time
---------------------------------------------------------------------------------------------
                                              1.428098   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000918    0.358880 ^ fanout59/A (sg13g2_buf_8)
     8    0.035170    0.031570    0.089490    0.448370 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031820    0.002357    0.450727 ^ _143_/A (sg13g2_nor2_1)
     2    0.006923    0.033202    0.044042    0.494769 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033203    0.000212    0.494981 v _147_/A (sg13g2_nand2_1)
     2    0.007619    0.041848    0.046673    0.541654 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.041850    0.000261    0.541915 ^ _149_/B (sg13g2_nand2_1)
     1    0.004702    0.039554    0.058280    0.600194 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.039557    0.000324    0.600518 v output10/A (sg13g2_buf_1)
     1    0.008071    0.034420    0.078922    0.679440 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.034421    0.000240    0.679680 v sine_out[15] (out)
                                              0.679680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.679680   data arrival time
---------------------------------------------------------------------------------------------
                                              1.429680   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000918    0.358880 ^ fanout59/A (sg13g2_buf_8)
     8    0.035170    0.031570    0.089490    0.448370 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031900    0.002744    0.451114 ^ _131_/B (sg13g2_or2_1)
     6    0.021501    0.094189    0.117053    0.568166 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.094222    0.001477    0.569644 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.002976    0.031231    0.049083    0.618726 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.031232    0.000224    0.618950 v output6/A (sg13g2_buf_1)
     1    0.008925    0.036682    0.077303    0.696253 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.036693    0.000604    0.696857 v sine_out[11] (out)
                                              0.696857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.696857   data arrival time
---------------------------------------------------------------------------------------------
                                              1.446857   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000918    0.358880 ^ fanout59/A (sg13g2_buf_8)
     8    0.035170    0.031570    0.089490    0.448370 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031900    0.002744    0.451114 ^ _131_/B (sg13g2_or2_1)
     6    0.021501    0.094189    0.117053    0.568166 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.094220    0.001419    0.569586 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003935    0.033621    0.052316    0.621902 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.033622    0.000270    0.622172 v output36/A (sg13g2_buf_1)
     1    0.008192    0.034627    0.076691    0.698863 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.034628    0.000246    0.699109 v sine_out[9] (out)
                                              0.699109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.699109   data arrival time
---------------------------------------------------------------------------------------------
                                              1.449109   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024907    0.062055    0.206587    0.357962 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062070    0.000918    0.358880 ^ fanout59/A (sg13g2_buf_8)
     8    0.035170    0.031570    0.089490    0.448370 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031900    0.002744    0.451114 ^ _131_/B (sg13g2_or2_1)
     6    0.021501    0.094189    0.117053    0.568166 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.094223    0.001484    0.569650 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.004579    0.035230    0.054479    0.624129 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.035231    0.000321    0.624450 v output8/A (sg13g2_buf_1)
     1    0.008339    0.035095    0.077733    0.702183 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.035096    0.000256    0.702439 v sine_out[13] (out)
                                              0.702439   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.702439   data arrival time
---------------------------------------------------------------------------------------------
                                              1.452439   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024285    0.049898    0.200093    0.351468 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049916    0.000895    0.352364 v fanout58/A (sg13g2_buf_2)
     8    0.030666    0.059368    0.114646    0.467010 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.059410    0.001442    0.468452 v _181_/B (sg13g2_and2_1)
     4    0.014932    0.054873    0.115065    0.583518 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.054894    0.001013    0.584531 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004585    0.047730    0.056151    0.640682 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.047730    0.000180    0.640862 ^ output25/A (sg13g2_buf_1)
     1    0.011004    0.053575    0.091078    0.731940 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.053590    0.000862    0.732802 ^ sine_out[29] (out)
                                              0.732802   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.732802   data arrival time
---------------------------------------------------------------------------------------------
                                              1.482802   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024285    0.049898    0.200093    0.351468 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049916    0.000895    0.352364 v fanout58/A (sg13g2_buf_2)
     8    0.030666    0.059368    0.114646    0.467010 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.059410    0.001442    0.468452 v _181_/B (sg13g2_and2_1)
     4    0.014932    0.054873    0.115065    0.583518 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.054895    0.001036    0.584554 v _189_/B1 (sg13g2_o21ai_1)
     1    0.008011    0.054495    0.064249    0.648803 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.054502    0.000504    0.649307 ^ output29/A (sg13g2_buf_1)
     1    0.012088    0.058072    0.097352    0.746659 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.058076    0.000545    0.747204 ^ sine_out[32] (out)
                                              0.747204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.747204   data arrival time
---------------------------------------------------------------------------------------------
                                              1.497204   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015291    0.031159    0.013404    0.013404 ^ clk (in)
                                                         clk (net)
                      0.031178    0.000000    0.013404 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024784    0.070020    0.083424 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024811    0.001439    0.084863 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150843 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    0.151375 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024285    0.049898    0.200093    0.351468 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049916    0.000895    0.352364 v fanout58/A (sg13g2_buf_2)
     8    0.030666    0.059368    0.114646    0.467010 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.059424    0.001637    0.468646 v _183_/B (sg13g2_and2_1)
     2    0.006997    0.031979    0.095431    0.564077 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.031980    0.000213    0.564290 v _186_/A1 (sg13g2_a21oi_1)
     1    0.007254    0.062419    0.088269    0.652559 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.062425    0.000460    0.653019 ^ output27/A (sg13g2_buf_1)
     1    0.011853    0.057212    0.099741    0.752761 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.057279    0.001239    0.754000 ^ sine_out[30] (out)
                                              0.754000   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.754000   data arrival time
---------------------------------------------------------------------------------------------
                                              1.504000   slack (MET)



