{
  "Top": "ethernet_axis",
  "RtlTop": "ethernet_axis",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku040",
    "Package": "-ffva1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "5",
    "Uncertainty": "0.3"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ethernet_axis",
    "Version": "1.0",
    "DisplayName": "Ethernet_axis",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/ethernet_axis.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ethernet_axis_ip.vhd",
      "impl\/vhdl\/fifo_w1_d512_A.vhd",
      "impl\/vhdl\/fifo_w8_d512_A.vhd",
      "impl\/vhdl\/fifo_w64_d512_A.vhd",
      "impl\/vhdl\/rx_fifo_ip.vhd",
      "impl\/vhdl\/ethernet_axis.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ethernet_axis_ip.v",
      "impl\/verilog\/fifo_w1_d512_A.v",
      "impl\/verilog\/fifo_w8_d512_A.v",
      "impl\/verilog\/fifo_w64_d512_A.v",
      "impl\/verilog\/rx_fifo_ip.v",
      "impl\/verilog\/ethernet_axis.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/sameh\/StateMover\/StateLink\/IPs\/Ethernet_AXIS\/ProjEthernetAXIS\/SolutionX\/.autopilot\/db\/ethernet_axis.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "data_in data_out fifo_in fifo_out",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "data_in": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "data_in",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1"
      }
    },
    "data_out": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "data_out",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1"
      }
    },
    "fifo_in": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "fifo_in",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1"
      }
    },
    "fifo_out": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "fifo_out",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "data_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "data_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "data_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "data_out_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "data_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "fifo_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "fifo_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "fifo_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "fifo_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "fifo_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "fifo_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "fifo_out_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "fifo_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "fifo_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "fifo_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "data_in_V_data_V": {
      "interfaceRef": "data_in",
      "dir": "in"
    },
    "data_in_V_keep_V": {
      "interfaceRef": "data_in",
      "dir": "in"
    },
    "data_in_V_last_V": {
      "interfaceRef": "data_in",
      "dir": "in"
    },
    "data_out_V_data_V": {
      "interfaceRef": "data_out",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "data_out_V_keep_V": {
      "interfaceRef": "data_out",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "data_out_V_last_V": {
      "interfaceRef": "data_out",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "fifo_in_V_data_V": {
      "interfaceRef": "fifo_in",
      "dir": "in"
    },
    "fifo_in_V_keep_V": {
      "interfaceRef": "fifo_in",
      "dir": "in"
    },
    "fifo_in_V_last_V": {
      "interfaceRef": "fifo_in",
      "dir": "in"
    },
    "fifo_out_V_data_V": {
      "interfaceRef": "fifo_out",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "fifo_out_V_keep_V": {
      "interfaceRef": "fifo_out",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "fifo_out_V_last_V": {
      "interfaceRef": "fifo_out",
      "dir": "out",
      "firstOutLatency": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ethernet_axis",
      "Instances": [
        {
          "ModuleName": "ethernet_axis_ip",
          "InstanceName": "ethernet_axis_ip_U0"
        },
        {
          "ModuleName": "rx_fifo_ip",
          "InstanceName": "rx_fifo_ip_U0"
        }
      ]
    },
    "Metrics": {
      "rx_fifo_ip": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.30",
          "Estimate": "0.698"
        },
        "Area": {
          "FF": "77",
          "LUT": "57",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ethernet_axis_ip": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.30",
          "Estimate": "3.120"
        },
        "Area": {
          "BRAM_18K": "2",
          "FF": "714",
          "LUT": "1227",
          "DSP48E": "0"
        }
      },
      "ethernet_axis": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.30",
          "Estimate": "3.120"
        },
        "Area": {
          "BRAM_18K": "7",
          "FF": "1272",
          "LUT": "1772",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "ethernet_axis",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2022-07-14 17:22:18 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
