{
  "problemBankGridLines": null,
  "projectGridLines": [
    {
      "stationId": 5765,
      "stationName": "ProteanTecs - Physical Design RTL2GDSII",
      "stationCity": null,
      "businessDomain": "Electronics",
      "problemBankId": 1233,
      "projectId": 2198,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Flow Manager (Physical Design RTL2GDS Flow) & Product validation",
      "description": "<p class=\"ql-align-justify\"><strong style=\"color: black;\">Description: </strong><span style=\"color: black;\">In house Physical design flow for supporting IP Hardening, Validation on products. Flow supports based on product requirements for advanced nodes like 3nm, 5nm etc (including various foundry process). The internship also includes validation of proteanTecs Implementation solution, in Flow Manager, before release using complex test-designs on advanced nodes</span></p><p class=\"ql-align-justify\"><strong style=\"color: black;\">Skill sets: </strong><span style=\"color: black;\">Knowledge in VLSI Design flow (including Physical Design), STA, TCL/Shell basic coding.</span></p><p class=\"ql-align-justify\"><strong style=\"color: black;\">Traits expectation: &nbsp;</strong><span style=\"color: black;\">Problem solving, curious, critical thinking, debugging. </span></p><p class=\"ql-align-justify\"><strong style=\"color: black;\">Expected learning: &nbsp;</strong><span style=\"color: black;\">Will learn on physical design aspect of chip designing (RTL2GDS), flow methodology, challenges associated with advanced nodes and Industry approach of solving.</span></p><p><strong style=\"color: black;\">Specific courses required for project execution:&nbsp;</strong><span style=\"color: black;\">VLSI flow, small scripting background (for further ramp-up, Training will be provided in house by experts/mentors)</span></p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 40000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 40000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kulkarnis@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    }
  ]
}