<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.02.04.23:26:07"
 outputDirectory="C:/sparkboxHD/gpu/flashLoader/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE22F17C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="avl_csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="256" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="avl_csr_address" direction="input" role="address" width="6" />
   <port name="avl_csr_read" direction="input" role="read" width="1" />
   <port name="avl_csr_readdata" direction="output" role="readdata" width="32" />
   <port name="avl_csr_write" direction="input" role="write" width="1" />
   <port
       name="avl_csr_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="avl_csr_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="avl_csr_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
  </interface>
  <interface name="avl_mem" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8388608" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="true" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="true" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="avl_mem_write" direction="input" role="write" width="1" />
   <port
       name="avl_mem_burstcount"
       direction="input"
       role="burstcount"
       width="7" />
   <port
       name="avl_mem_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="avl_mem_read" direction="input" role="read" width="1" />
   <port name="avl_mem_address" direction="input" role="address" width="21" />
   <port
       name="avl_mem_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port name="avl_mem_readdata" direction="output" role="readdata" width="32" />
   <port
       name="avl_mem_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="avl_mem_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset" direction="input" role="reset" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="flashLoader:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1580869564,AUTO_UNIQUE_ID=(intel_generic_serial_flash_interface_top:18.0:ADDR_WIDTH=19,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,CHIP_SELECT_BYPASS=false,CHIP_SELS=1,DEBUG_OPTION=0,DEFAULT_VALUE_REG_0=1,DEFAULT_VALUE_REG_1=16,DEFAULT_VALUE_REG_2=0,DEFAULT_VALUE_REG_3=0,DEFAULT_VALUE_REG_4=0,DEFAULT_VALUE_REG_5=3,DEFAULT_VALUE_REG_6=28674,DEFAULT_VALUE_REG_7=6149,DEVICE_DENSITY=64,DEVICE_FAMILY=Cyclone IV E,ENABLE_SIM_MODEL=true,INTENDED_DEVICE_FAMILY=Cyclone IV E,PIPE_CMD_GEN_CMD=0,PIPE_CSR=0,PIPE_MUX_CMD=0,PIPE_XIP=0,USE_CHIP_SEL_FROM_CSR=1,gui_use_asmiblock=false,gui_use_gpio=false(intel_generic_serial_flash_interface_csr:18.0:ADD_W=6,CHIP_SELECT_BYPASS=false,CHIP_SELECT_EN=true,DEFAULT_VALUE_REG_0=1,DEFAULT_VALUE_REG_1=16,DEFAULT_VALUE_REG_2=0,DEFAULT_VALUE_REG_3=0,DEFAULT_VALUE_REG_4=0,DEFAULT_VALUE_REG_5=3,DEFAULT_VALUE_REG_6=28674,DEFAULT_VALUE_REG_7=6149)(intel_generic_serial_flash_interface_xip:18.0:ADDR_WIDTH=32,CHIP_SELECT_EN=true(intel_generic_serial_flash_interface_xip:18.0:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)))(intel_generic_serial_flash_interface_addr:18.0:ADDR_WIDTH=21,DEVICE_FAMILY=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1)(altera_clock_bridge:18.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_demultiplexer:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=,NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=32,VALID_WIDTH=1)(altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=fixed-priority,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=2,ST_DATA_W=32,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(intel_generic_serial_flash_interface_cmd:18.0:)(intel_generic_serial_flash_interface_if_ctrl:18.0:DATA_LENGTH=4,DATA_WIDTH=STANDARD,DEV_FAMILY=Cyclone IV E,DISABLE_ASMIBLOCK=false,ENABLE_SIM=true,ENABLE_SIM_MODEL=true,MODE_LENGTH=4,NCS_LENGTH=1,NCS_NUM=1,USE_GPIO=false(intel_generic_serial_flash_interface_if_ctrl:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0(altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0))(intel_generic_serial_flash_interface_if_ctrl:18.0:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)))(avalon_streaming:18.0:)(avalon_streaming:18.0:)(clock:18.0:)(reset:18.0:)(avalon_streaming:18.0:)(clock:18.0:)(reset:18.0:)(clock:18.0:)(reset:18.0:)(avalon_streaming:18.0:)(avalon:18.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.0:)(clock:18.0:)(reset:18.0:)(reset:18.0:)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.0:)(reset:18.0:)(avalon_streaming:18.0:)(clock:18.0:)(reset:18.0:)(avalon_streaming:18.0:)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon_streaming:18.0:)(avalon_streaming:18.0:))"
   instancePathKey="flashLoader"
   kind="flashLoader"
   version="1.0"
   name="flashLoader">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1580869564" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/flashLoader.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0.v"
       type="VERILOG" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_xip_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/avst_fifo.v"
       type="VERILOG" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_multiplexer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_asmiblock.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/qspi_inf_mux.v"
       type="VERILOG" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/inf_sc_fifo_ser_data.v"
       type="VERILOG" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/sparkboxHD/gpu/flashLoader.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_top/intel_generic_serial_flash_interface_top_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_csr/intel_generic_serial_flash_interface_csr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_xip/intel_generic_serial_flash_interface_xip_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_addr/intel_generic_serial_flash_interface_addr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_cmd/intel_generic_serial_flash_interface_cmd_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_if_ctrl/intel_generic_serial_flash_interface_if_ctrl_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 0 starting:flashLoader "flashLoader"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="flashLoader"><![CDATA["<b>flashLoader</b>" reuses <b>intel_generic_serial_flash_interface_top</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 0 starting:intel_generic_serial_flash_interface_top "submodules/flashLoader_intel_generic_serial_flash_interface_top_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>9</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>51</b> connections]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_csr</b> "<b>submodules/intel_generic_serial_flash_interface_csr</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_xip</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_xip_controller</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_addr</b> "<b>submodules/intel_generic_serial_flash_interface_addr</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_multiplexer</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_cmd</b> "<b>submodules/intel_generic_serial_flash_interface_cmd</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>flashLoader</b>" instantiated <b>intel_generic_serial_flash_interface_top</b> "<b>intel_generic_serial_flash_interface_top_0</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 7 starting:intel_generic_serial_flash_interface_csr "submodules/intel_generic_serial_flash_interface_csr"</message>
   <message level="Info" culprit="csr_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_csr</b> "<b>csr_controller</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 6 starting:intel_generic_serial_flash_interface_xip "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_xip_controller"</message>
   <message level="Info" culprit="avst_fifo">"Generating: avst_fifo"</message>
   <message level="Debug" culprit="xip_controller"><![CDATA["<b>xip_controller</b>" reuses <b>intel_generic_serial_flash_interface_xip</b> "<b>submodules/avst_fifo</b>"]]></message>
   <message level="Info" culprit="xip_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>xip_controller</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_xip "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 6 starting:intel_generic_serial_flash_interface_addr "submodules/intel_generic_serial_flash_interface_addr"</message>
   <message level="Info" culprit="xip_addr_adaption"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_addr</b> "<b>xip_addr_adaption</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 5 starting:altera_merlin_demultiplexer "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0"</message>
   <message level="Info" culprit="merlin_demultiplexer_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 4 starting:altera_merlin_multiplexer "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_multiplexer"</message>
   <message level="Info" culprit="multiplexer"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>multiplexer</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 3 starting:intel_generic_serial_flash_interface_cmd "submodules/intel_generic_serial_flash_interface_cmd"</message>
   <message level="Info" culprit="serial_flash_inf_cmd_gen_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_cmd</b> "<b>serial_flash_inf_cmd_gen_inst</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst"</message>
   <message level="Info" culprit="qspi_inf_mux">"Generating: qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data">"Generating: inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Info" culprit="qspi_inf_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_inst</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 1 starting:altera_merlin_multiplexer "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux"</message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>inf_sc_fifo_ser_data</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 3 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_top:18.0:ADDR_WIDTH=19,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,CHIP_SELECT_BYPASS=false,CHIP_SELS=1,DEBUG_OPTION=0,DEFAULT_VALUE_REG_0=1,DEFAULT_VALUE_REG_1=16,DEFAULT_VALUE_REG_2=0,DEFAULT_VALUE_REG_3=0,DEFAULT_VALUE_REG_4=0,DEFAULT_VALUE_REG_5=3,DEFAULT_VALUE_REG_6=28674,DEFAULT_VALUE_REG_7=6149,DEVICE_DENSITY=64,DEVICE_FAMILY=Cyclone IV E,ENABLE_SIM_MODEL=true,INTENDED_DEVICE_FAMILY=Cyclone IV E,PIPE_CMD_GEN_CMD=0,PIPE_CSR=0,PIPE_MUX_CMD=0,PIPE_XIP=0,USE_CHIP_SEL_FROM_CSR=1,gui_use_asmiblock=false,gui_use_gpio=false(intel_generic_serial_flash_interface_csr:18.0:ADD_W=6,CHIP_SELECT_BYPASS=false,CHIP_SELECT_EN=true,DEFAULT_VALUE_REG_0=1,DEFAULT_VALUE_REG_1=16,DEFAULT_VALUE_REG_2=0,DEFAULT_VALUE_REG_3=0,DEFAULT_VALUE_REG_4=0,DEFAULT_VALUE_REG_5=3,DEFAULT_VALUE_REG_6=28674,DEFAULT_VALUE_REG_7=6149)(intel_generic_serial_flash_interface_xip:18.0:ADDR_WIDTH=32,CHIP_SELECT_EN=true(intel_generic_serial_flash_interface_xip:18.0:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)))(intel_generic_serial_flash_interface_addr:18.0:ADDR_WIDTH=21,DEVICE_FAMILY=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1)(altera_clock_bridge:18.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_demultiplexer:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=,NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=32,VALID_WIDTH=1)(altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=fixed-priority,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=2,ST_DATA_W=32,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(intel_generic_serial_flash_interface_cmd:18.0:)(intel_generic_serial_flash_interface_if_ctrl:18.0:DATA_LENGTH=4,DATA_WIDTH=STANDARD,DEV_FAMILY=Cyclone IV E,DISABLE_ASMIBLOCK=false,ENABLE_SIM=true,ENABLE_SIM_MODEL=true,MODE_LENGTH=4,NCS_LENGTH=1,NCS_NUM=1,USE_GPIO=false(intel_generic_serial_flash_interface_if_ctrl:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0(altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0))(intel_generic_serial_flash_interface_if_ctrl:18.0:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)))(avalon_streaming:18.0:)(avalon_streaming:18.0:)(clock:18.0:)(reset:18.0:)(avalon_streaming:18.0:)(clock:18.0:)(reset:18.0:)(clock:18.0:)(reset:18.0:)(avalon_streaming:18.0:)(avalon:18.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.0:)(clock:18.0:)(reset:18.0:)(reset:18.0:)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.0:)(reset:18.0:)(avalon_streaming:18.0:)(clock:18.0:)(reset:18.0:)(avalon_streaming:18.0:)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon_streaming:18.0:)(avalon_streaming:18.0:)"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0"
   kind="intel_generic_serial_flash_interface_top"
   version="18.0"
   name="flashLoader_intel_generic_serial_flash_interface_top_0">
  <parameter name="PIPE_MUX_CMD" value="0" />
  <parameter name="DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ENABLE_SIM_MODEL" value="true" />
  <parameter name="DEFAULT_VALUE_REG_0" value="1" />
  <parameter name="PIPE_CSR" value="0" />
  <parameter name="DEFAULT_VALUE_REG_2" value="0" />
  <parameter name="DEFAULT_VALUE_REG_1" value="16" />
  <parameter name="DEFAULT_VALUE_REG_4" value="0" />
  <parameter name="gui_use_gpio" value="false" />
  <parameter name="DEFAULT_VALUE_REG_3" value="0" />
  <parameter name="DEFAULT_VALUE_REG_6" value="28674" />
  <parameter name="DEFAULT_VALUE_REG_5" value="3" />
  <parameter name="gui_use_asmiblock" value="false" />
  <parameter name="PIPE_CMD_GEN_CMD" value="0" />
  <parameter name="CHIP_SELS" value="1" />
  <parameter name="USE_CHIP_SEL_FROM_CSR" value="1" />
  <parameter name="DEFAULT_VALUE_REG_7" value="6149" />
  <parameter name="DEVICE_DENSITY" value="64" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="PIPE_XIP" value="0" />
  <parameter name="ADDR_WIDTH" value="19" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="CHIP_SELECT_BYPASS" value="false" />
  <parameter name="DEBUG_OPTION" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_xip_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/avst_fifo.v"
       type="VERILOG" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_multiplexer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_asmiblock.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/qspi_inf_mux.v"
       type="VERILOG" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/inf_sc_fifo_ser_data.v"
       type="VERILOG" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_top/intel_generic_serial_flash_interface_top_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_csr/intel_generic_serial_flash_interface_csr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_xip/intel_generic_serial_flash_interface_xip_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_addr/intel_generic_serial_flash_interface_addr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_cmd/intel_generic_serial_flash_interface_cmd_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_if_ctrl/intel_generic_serial_flash_interface_if_ctrl_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="flashLoader"
     as="intel_generic_serial_flash_interface_top_0" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 0 starting:intel_generic_serial_flash_interface_top "submodules/flashLoader_intel_generic_serial_flash_interface_top_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>9</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>51</b> connections]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_csr</b> "<b>submodules/intel_generic_serial_flash_interface_csr</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_xip</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_xip_controller</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_addr</b> "<b>submodules/intel_generic_serial_flash_interface_addr</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_multiplexer</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_cmd</b> "<b>submodules/intel_generic_serial_flash_interface_cmd</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>flashLoader</b>" instantiated <b>intel_generic_serial_flash_interface_top</b> "<b>intel_generic_serial_flash_interface_top_0</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 7 starting:intel_generic_serial_flash_interface_csr "submodules/intel_generic_serial_flash_interface_csr"</message>
   <message level="Info" culprit="csr_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_csr</b> "<b>csr_controller</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 6 starting:intel_generic_serial_flash_interface_xip "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_xip_controller"</message>
   <message level="Info" culprit="avst_fifo">"Generating: avst_fifo"</message>
   <message level="Debug" culprit="xip_controller"><![CDATA["<b>xip_controller</b>" reuses <b>intel_generic_serial_flash_interface_xip</b> "<b>submodules/avst_fifo</b>"]]></message>
   <message level="Info" culprit="xip_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>xip_controller</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_xip "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 6 starting:intel_generic_serial_flash_interface_addr "submodules/intel_generic_serial_flash_interface_addr"</message>
   <message level="Info" culprit="xip_addr_adaption"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_addr</b> "<b>xip_addr_adaption</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 5 starting:altera_merlin_demultiplexer "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0"</message>
   <message level="Info" culprit="merlin_demultiplexer_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 4 starting:altera_merlin_multiplexer "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_multiplexer"</message>
   <message level="Info" culprit="multiplexer"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>multiplexer</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 3 starting:intel_generic_serial_flash_interface_cmd "submodules/intel_generic_serial_flash_interface_cmd"</message>
   <message level="Info" culprit="serial_flash_inf_cmd_gen_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_cmd</b> "<b>serial_flash_inf_cmd_gen_inst</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst"</message>
   <message level="Info" culprit="qspi_inf_mux">"Generating: qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data">"Generating: inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Info" culprit="qspi_inf_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_inst</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 1 starting:altera_merlin_multiplexer "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux"</message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>inf_sc_fifo_ser_data</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 3 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_csr:18.0:ADD_W=6,CHIP_SELECT_BYPASS=false,CHIP_SELECT_EN=true,DEFAULT_VALUE_REG_0=1,DEFAULT_VALUE_REG_1=16,DEFAULT_VALUE_REG_2=0,DEFAULT_VALUE_REG_3=0,DEFAULT_VALUE_REG_4=0,DEFAULT_VALUE_REG_5=3,DEFAULT_VALUE_REG_6=28674,DEFAULT_VALUE_REG_7=6149"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:csr_controller"
   kind="intel_generic_serial_flash_interface_csr"
   version="18.0"
   name="intel_generic_serial_flash_interface_csr">
  <parameter name="DEFAULT_VALUE_REG_0" value="1" />
  <parameter name="DEFAULT_VALUE_REG_2" value="0" />
  <parameter name="DEFAULT_VALUE_REG_1" value="16" />
  <parameter name="DEFAULT_VALUE_REG_4" value="0" />
  <parameter name="DEFAULT_VALUE_REG_3" value="0" />
  <parameter name="DEFAULT_VALUE_REG_6" value="28674" />
  <parameter name="DEFAULT_VALUE_REG_5" value="3" />
  <parameter name="CHIP_SELECT_BYPASS" value="false" />
  <parameter name="DEFAULT_VALUE_REG_7" value="6149" />
  <parameter name="ADD_W" value="6" />
  <parameter name="CHIP_SELECT_EN" value="true" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_csr/intel_generic_serial_flash_interface_csr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="flashLoader_intel_generic_serial_flash_interface_top_0"
     as="csr_controller" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 7 starting:intel_generic_serial_flash_interface_csr "submodules/intel_generic_serial_flash_interface_csr"</message>
   <message level="Info" culprit="csr_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_csr</b> "<b>csr_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_xip:18.0:ADDR_WIDTH=32,CHIP_SELECT_EN=true(intel_generic_serial_flash_interface_xip:18.0:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0))"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:xip_controller"
   kind="intel_generic_serial_flash_interface_xip"
   version="18.0"
   name="flashLoader_intel_generic_serial_flash_interface_top_0_xip_controller">
  <parameter name="ADDR_WIDTH" value="32" />
  <parameter name="CHIP_SELECT_EN" value="true" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_xip_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/avst_fifo.v"
       type="VERILOG" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_xip/intel_generic_serial_flash_interface_xip_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <instantiator
     instantiator="flashLoader_intel_generic_serial_flash_interface_top_0"
     as="xip_controller" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 6 starting:intel_generic_serial_flash_interface_xip "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_xip_controller"</message>
   <message level="Info" culprit="avst_fifo">"Generating: avst_fifo"</message>
   <message level="Debug" culprit="xip_controller"><![CDATA["<b>xip_controller</b>" reuses <b>intel_generic_serial_flash_interface_xip</b> "<b>submodules/avst_fifo</b>"]]></message>
   <message level="Info" culprit="xip_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>xip_controller</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_xip "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>avst_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_addr:18.0:ADDR_WIDTH=21,DEVICE_FAMILY=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:xip_addr_adaption"
   kind="intel_generic_serial_flash_interface_addr"
   version="18.0"
   name="intel_generic_serial_flash_interface_addr">
  <parameter name="ADDR_WIDTH" value="21" />
  <parameter name="DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_addr/intel_generic_serial_flash_interface_addr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="flashLoader_intel_generic_serial_flash_interface_top_0"
     as="xip_addr_adaption" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 6 starting:intel_generic_serial_flash_interface_addr "submodules/intel_generic_serial_flash_interface_addr"</message>
   <message level="Info" culprit="xip_addr_adaption"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_addr</b> "<b>xip_addr_adaption</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=,NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=32,VALID_WIDTH=1"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:merlin_demultiplexer_0"
   kind="altera_merlin_demultiplexer"
   version="18.0"
   name="flashLoader_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0">
  <parameter name="MERLIN_PACKET_FORMAT" value="" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="32" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="flashLoader_intel_generic_serial_flash_interface_top_0"
     as="merlin_demultiplexer_0" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 5 starting:altera_merlin_demultiplexer "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0"</message>
   <message level="Info" culprit="merlin_demultiplexer_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>merlin_demultiplexer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=fixed-priority,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=2,ST_DATA_W=32,USE_EXTERNAL_ARB=0"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:multiplexer"
   kind="altera_merlin_multiplexer"
   version="18.0"
   name="flashLoader_intel_generic_serial_flash_interface_top_0_multiplexer">
  <parameter name="MERLIN_PACKET_FORMAT" value="" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="fixed-priority" />
  <parameter name="ST_DATA_W" value="32" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="-1" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_multiplexer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="flashLoader_intel_generic_serial_flash_interface_top_0"
     as="multiplexer" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 4 starting:altera_merlin_multiplexer "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_multiplexer"</message>
   <message level="Info" culprit="multiplexer"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>multiplexer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_cmd:18.0:"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:serial_flash_inf_cmd_gen_inst"
   kind="intel_generic_serial_flash_interface_cmd"
   version="18.0"
   name="intel_generic_serial_flash_interface_cmd">
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_cmd/intel_generic_serial_flash_interface_cmd_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="flashLoader_intel_generic_serial_flash_interface_top_0"
     as="serial_flash_inf_cmd_gen_inst" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 3 starting:intel_generic_serial_flash_interface_cmd "submodules/intel_generic_serial_flash_interface_cmd"</message>
   <message level="Info" culprit="serial_flash_inf_cmd_gen_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_cmd</b> "<b>serial_flash_inf_cmd_gen_inst</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_if_ctrl:18.0:DATA_LENGTH=4,DATA_WIDTH=STANDARD,DEV_FAMILY=Cyclone IV E,DISABLE_ASMIBLOCK=false,ENABLE_SIM=true,ENABLE_SIM_MODEL=true,MODE_LENGTH=4,NCS_LENGTH=1,NCS_NUM=1,USE_GPIO=false(intel_generic_serial_flash_interface_if_ctrl:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0(altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0))(intel_generic_serial_flash_interface_if_ctrl:18.0:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0))"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:qspi_inf_inst"
   kind="intel_generic_serial_flash_interface_if_ctrl"
   version="18.0"
   name="flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst">
  <parameter name="MODE_LENGTH" value="4" />
  <parameter name="DATA_WIDTH" value="STANDARD" />
  <parameter name="USE_GPIO" value="false" />
  <parameter name="DISABLE_ASMIBLOCK" value="false" />
  <parameter name="DEV_FAMILY" value="Cyclone IV E" />
  <parameter name="NCS_LENGTH" value="1" />
  <parameter name="DATA_LENGTH" value="4" />
  <parameter name="ENABLE_SIM_MODEL" value="true" />
  <parameter name="NCS_NUM" value="1" />
  <parameter name="ENABLE_SIM" value="true" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/intel_generic_serial_flash_interface_asmiblock.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/qspi_inf_mux.v"
       type="VERILOG" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/inf_sc_fifo_ser_data.v"
       type="VERILOG" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_if_ctrl/intel_generic_serial_flash_interface_if_ctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <instantiator
     instantiator="flashLoader_intel_generic_serial_flash_interface_top_0"
     as="qspi_inf_inst" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst"</message>
   <message level="Info" culprit="qspi_inf_mux">"Generating: qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data">"Generating: inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Info" culprit="qspi_inf_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_inst</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 1 starting:altera_merlin_multiplexer "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux"</message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>inf_sc_fifo_ser_data</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>avst_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:rst_controller"
   kind="altera_reset_controller"
   version="18.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="flashLoader_intel_generic_serial_flash_interface_top_0"
     as="rst_controller" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 3 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_xip:18.0:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:xip_controller:.:avst_fifo"
   kind="intel_generic_serial_flash_interface_xip"
   version="18.0"
   name="avst_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/avst_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <instantiator
     instantiator="flashLoader_intel_generic_serial_flash_interface_top_0_xip_controller"
     as="avst_fifo" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_xip "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>avst_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_if_ctrl:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0(altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0)"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:qspi_inf_inst:.:qspi_inf_mux"
   kind="intel_generic_serial_flash_interface_if_ctrl"
   version="18.0"
   name="qspi_inf_mux">
  <parameter name="MERLIN_PACKET_FORMAT" value="" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="4" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="-1" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/qspi_inf_mux.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst"
     as="qspi_inf_mux" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 1 starting:altera_merlin_multiplexer "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux"</message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_if_ctrl:18.0:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:qspi_inf_inst:.:inf_sc_fifo_ser_data"
   kind="intel_generic_serial_flash_interface_if_ctrl"
   version="18.0"
   name="inf_sc_fifo_ser_data">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/inf_sc_fifo_ser_data.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <instantiator
     instantiator="flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst"
     as="inf_sc_fifo_ser_data" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>inf_sc_fifo_ser_data</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>avst_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:xip_controller:.:avst_fifo:.:avst_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.0"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="avst_fifo" as="avst_fifo" />
  <instantiator instantiator="inf_sc_fifo_ser_data" as="inf_sc_fifo_ser_data" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 2 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>avst_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0"
   instancePathKey="flashLoader:.:intel_generic_serial_flash_interface_top_0:.:qspi_inf_inst:.:qspi_inf_mux:.:qspi_inf_mux"
   kind="altera_merlin_multiplexer"
   version="18.0"
   name="flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux">
  <parameter name="MERLIN_PACKET_FORMAT" value="" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="4" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="-1" />
  <generatedFiles>
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qspi_inf_mux" as="qspi_inf_mux" />
  <messages>
   <message level="Debug" culprit="flashLoader">queue size: 1 starting:altera_merlin_multiplexer "submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux"</message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/sparkboxHD/gpu/flashLoader/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
</deploy>
