Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 28 Nov 2018 08:45:53 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga006.jf.intel.com (orsmga006.jf.intel.com [10.7.209.51])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 9D4445803C2
	for <like.xu@linux.intel.com>; Tue, 27 Nov 2018 06:50:22 -0800 (PST)
Received: from fmsmga101.fm.intel.com ([10.1.193.65])
  by orsmga006-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 27 Nov 2018 06:50:22 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AAJVARBLsaODp+Gu/etmcpTZWNBhigK39O0sv0rFi?=
 =?us-ascii?q?tYgfI/XxwZ3uMQTl6Ol3ixeRBMOHs6IC07KempujcFRI2YyGvnEGfc4EfD4+ou?=
 =?us-ascii?q?JSoTYdBtWYA1bwNv/gYn9yNs1DUFh44yPzahANS47xaFLIv3K98yMZFAnhOgpp?=
 =?us-ascii?q?POT1HZPZg9iq2+yo9JDffwZFiCChbb9uMR67sRjfus4KjIV4N60/0AHJonxGe+?=
 =?us-ascii?q?RXwWNnO1eelAvi68mz4ZBu7T1et+ou+MBcX6r6eb84TaFDAzQ9L281/szrugLd?=
 =?us-ascii?q?QgaJ+3ART38ZkhtMAwjC8RH6QpL8uTb0u+ZhxCWXO9D9QKsqUjq+8ahkVB7oiD?=
 =?us-ascii?q?8GNzEn9mHXltdwh79frB64uhBz35LYbISTOfFjfK3SYMkaSHJBUMhPWSJPAYSy?=
 =?us-ascii?q?YIkBD+UOIelWoJTzp0MMoBW8CgSgGe3ixiNWiX/txqA6z+csHBva0AE6A94Dsn?=
 =?us-ascii?q?LZp8j1OqcIVuC1ybHFwy/ZYPNR3Tf975XDfw0mofGKXLNwcMzRyUgyHA7CllWf?=
 =?us-ascii?q?sovlPzWU1+QMtWib7vFtVfixhGE6qwF+uCSvyt0whYnOg4IY01bJ/jh3zoYyIN?=
 =?us-ascii?q?23Uk97Ydi8HZtUrS6aKo12Td8iQ2Fwoik116cKuZilcygWzpks2h3Ra+SffoSW?=
 =?us-ascii?q?/h7uV/ydLSpliH9mYr6zmRi//Ei6xuHhVMS4yFJHoyRfntTMt30BzQHf58mGR/?=
 =?us-ascii?q?dn/kqs3yuE2RrJ5eFeO080kLLWK54/zb40kZoeqUDDHi7tmEXql6+abEok+u61?=
 =?us-ascii?q?6+j9ZbXmvJCcO5d1igH4LKsuhtSyDfokPgUNRWSX5Pmw2b758UHnTrhHjuc6nr?=
 =?us-ascii?q?TbvZzCIMQUvK+5Awtb0oY57Ba/Ci+r0M0GknkCMVJJYQ+IgJb3O17QJPD0FOyw?=
 =?us-ascii?q?g1OxkDdt2//JIKbhDpLJLnjCk7fuY6xx6kFByAcrydBf5pRUCqwOIf7pW0/xss?=
 =?us-ascii?q?DYAQE9MwCu3+nnD9B925gYWWKIBK+ZP6XSsUKS6uIoOemMa5cZuCzhJPg9+/7u?=
 =?us-ascii?q?kXg5lEcZfamo3psYdmq0H/t7I0iCZXrsg9EBEXoFvwYkTezqjkGCXiBXZ3qoQ6?=
 =?us-ascii?q?084TQ7W8qbC5zeTNWtnKCZx3X8WZlXfXxdTFaLF3juasODQfhLbSuTJspolHsD?=
 =?us-ascii?q?TaSgTIk6kgijsRK/x7d5I+6HxysDqJi20dF04/HUxwg/8CExA8mD3mXIVWxtg2?=
 =?us-ascii?q?4TWxcw26Zwp1E7zU2MhrNlif5VHsAG+vVSTw0hPoTdxeEpN9enQw/EY5KFRUir?=
 =?us-ascii?q?Rv2gBjc+SM93xMUBMGhnHND3thnE2y3iKbgThb2NBdRg6qjb2WrwIcdV0XvK1K?=
 =?us-ascii?q?A9yVIhR50cZiWdmqdj+l2LVMbymEKDmvPvLPxE0Q=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AXAwCSWP1bhxHrdtBkHQEBHwUBBgGBT?=
 =?us-ascii?q?AKBL4E5gSmDeYh3iymCDXyWRIFxFAEBGAsJhECEOiI0CQ0BAwEBAQEBAQIBEwE?=
 =?us-ascii?q?BAQoLCQgbDiMMgjYFAgMaAQaCXAMDAQIgBAsBDQEFCikBAgECAQIGAQEFGgUCI?=
 =?us-ascii?q?gQCAgMBMAEFARwZBYMcAYFpAxUBAwEKmS88iw18M4J3BYExAYESgkINghQCAQU?=
 =?us-ascii?q?SeYZXgw+BHBeBQD+BEAGCXYVcJ4I3glcCiSeLMYs0CYZ8ijQCFolShzmNRopKA?=
 =?us-ascii?q?gQCBAUCBQ8hgSWCDTMaCBsVgycSAYIUFxKDOIRZhXtxAYEDA4sYgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0AXAwCSWP1bhxHrdtBkHQEBHwUBBgGBTAKBL4E5gSmDeYh?=
 =?us-ascii?q?3iymCDXyWRIFxFAEBGAsJhECEOiI0CQ0BAwEBAQEBAQIBEwEBAQoLCQgbDiMMg?=
 =?us-ascii?q?jYFAgMaAQaCXAMDAQIgBAsBDQEFCikBAgECAQIGAQEFGgUCIgQCAgMBMAEFARw?=
 =?us-ascii?q?ZBYMcAYFpAxUBAwEKmS88iw18M4J3BYExAYESgkINghQCAQUSeYZXgw+BHBeBQ?=
 =?us-ascii?q?D+BEAGCXYVcJ4I3glcCiSeLMYs0CYZ8ijQCFolShzmNRopKAgQCBAUCBQ8hgSW?=
 =?us-ascii?q?CDTMaCBsVgycSAYIUFxKDOIRZhXtxAYEDA4sYgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,286,1539673200"; 
   d="scan'208";a="64173855"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mga01b.intel.com with ESMTP/TLS/AES256-SHA; 27 Nov 2018 06:50:21 -0800
Received: from localhost ([::1]:42837 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gRegv-0008P9-7W
	for like.xu@linux.intel.com; Tue, 27 Nov 2018 09:50:21 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:35291)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <paolo.bonzini@gmail.com>) id 1gReU1-0003s9-NZ
	for qemu-devel@nongnu.org; Tue, 27 Nov 2018 09:37:02 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <paolo.bonzini@gmail.com>) id 1gReU0-0001ku-In
	for qemu-devel@nongnu.org; Tue, 27 Nov 2018 09:37:01 -0500
Received: from mail-wr1-x443.google.com ([2a00:1450:4864:20::443]:44191)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <paolo.bonzini@gmail.com>)
	id 1gReU0-0001iI-BL
	for qemu-devel@nongnu.org; Tue, 27 Nov 2018 09:37:00 -0500
Received: by mail-wr1-x443.google.com with SMTP id z5so18625415wrt.11
	for <qemu-devel@nongnu.org>; Tue, 27 Nov 2018 06:37:00 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
	h=sender:from:to:cc:subject:date:message-id:in-reply-to:references
	:mime-version:content-transfer-encoding;
	bh=Mzn9bY26ZXE0C1YVCtJvz1TKI7UF/fDUFMH1qGsgdc0=;
	b=ppLMKFRseqncX+OnBovyz+5tiM2GNcKlHLoN+rrovMZowivN/ceuhE3EQdyn47OoL2
	vys6rW7Vl+4zbpbrH8g7+fDVX8FoiawTWQnQ+22EqmcolxRqs8X/afEqd1MqLhMnJ2oc
	iY++Ltj4bX7iuxVdaO6Ui5TjJEhOb/mLIiyLbEvP8yVDVywQATeRAzQs1djts6s/QvYV
	4bbWcsbIVOgUOBm3nfD+0YlsKkeSoHOfEAQMyp4Mnw3K7pVMuSwi5nGxljQpcbnOLSQ1
	Mo1EJFrlOCBn3Cvs/h2nS706KdShJhTx9sf9QQN6KYz9QyPu/CUC7w/Eds/GuGCFAUd9
	5i1Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:sender:from:to:cc:subject:date:message-id
	:in-reply-to:references:mime-version:content-transfer-encoding;
	bh=Mzn9bY26ZXE0C1YVCtJvz1TKI7UF/fDUFMH1qGsgdc0=;
	b=jgL0vTliwDUNh0HvHcutAppIKq8WUXtK1w7ACek7qQSmix2+AfY0xobgXlOWbUky5b
	cn6vFIJi73WkDS9MGylTJx09d8coMxhI1/o1da0DcZEPbn32Z167tdrO9AZSqxTg3Gfw
	yk/qJhjZu3xRqg4cBmZv4D6JN7HG65qJrxdcilifiOz9dHqClVxCFa7pEs//C6oDWubj
	wGR7wfd4A4re+gSjuDj0OIy5bzrT+MM2K7ZGAe4R36cu7lzgQyAHL1JIDH1iwVs+IO49
	r/loTDTsJ6f75pY6tIQz0UmHWrYuK9s3hNXGHMXtR8oJNrxuVAa7W8ieggZBdK7PD7m/
	ICIA==
X-Gm-Message-State: AA+aEWaFatHUKPhOUPPemrqFZ6br4NG7C3qOGrXH6N/hYtrt3QaTK3cL
	6jyhNPSLnO7nCywOTcUmJIE29A01
X-Google-Smtp-Source: AFSGD/X8CDrUwNoWbS7TSwKot2n8717wFghbHDbDSAxBxNQXaM0zQDwG6AyL88PJWkIfSthk3GaLdg==
X-Received: by 2002:adf:8b83:: with SMTP id o3mr15700002wra.81.1543329418680; 
	Tue, 27 Nov 2018 06:36:58 -0800 (PST)
Received: from 640k.localdomain ([93.56.166.5])
	by smtp.gmail.com with ESMTPSA id
	n62sm2821869wmd.25.2018.11.27.06.36.56
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Tue, 27 Nov 2018 06:36:57 -0800 (PST)
From: Paolo Bonzini <pbonzini@redhat.com>
To: qemu-devel@nongnu.org
Date: Tue, 27 Nov 2018 15:36:32 +0100
Message-Id: <1543329397-48407-11-git-send-email-pbonzini@redhat.com>
X-Mailer: git-send-email 1.8.3.1
In-Reply-To: <1543329397-48407-1-git-send-email-pbonzini@redhat.com>
References: <1543329397-48407-1-git-send-email-pbonzini@redhat.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:4864:20::443
Subject: [Qemu-devel] [PULL 10/15] target/i386: Generate #UD when applying
 LOCK to a register destination
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Richard Henderson <richard.henderson@linaro.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

From: Richard Henderson <richard.henderson@linaro.org>

Fixes a TCG crash due to attempting the atomic operation without
having set up the address first.  This does not attempt to fix
all of the other missing checks for LOCK.

Fixes: a7cee522f35
Fixes: https://bugs.launchpad.net/qemu/+bug/1803160
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20181113193510.24862-1-richard.henderson@linaro.org>
Reviewed-by: Philippe Mathieu-Daud√© <f4bug@amsat.org>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
---
 target/i386/translate.c | 35 ++++++++++++++++++++---------------
 1 file changed, 20 insertions(+), 15 deletions(-)

diff --git a/target/i386/translate.c b/target/i386/translate.c
index f8bc768..0dd5fbe 100644
--- a/target/i386/translate.c
+++ b/target/i386/translate.c
@@ -1268,10 +1268,30 @@ static void gen_helper_fp_arith_STN_ST0(int op, int opreg)
     }
 }
 
+static void gen_exception(DisasContext *s, int trapno, target_ulong cur_eip)
+{
+    gen_update_cc_op(s);
+    gen_jmp_im(s, cur_eip);
+    gen_helper_raise_exception(cpu_env, tcg_const_i32(trapno));
+    s->base.is_jmp = DISAS_NORETURN;
+}
+
+/* Generate #UD for the current instruction.  The assumption here is that
+   the instruction is known, but it isn't allowed in the current cpu mode.  */
+static void gen_illegal_opcode(DisasContext *s)
+{
+    gen_exception(s, EXCP06_ILLOP, s->pc_start - s->cs_base);
+}
+
 /* if d == OR_TMP0, it means memory operand (address in A0) */
 static void gen_op(DisasContext *s1, int op, TCGMemOp ot, int d)
 {
     if (d != OR_TMP0) {
+        if (s1->prefix & PREFIX_LOCK) {
+            /* Lock prefix when destination is not memory.  */
+            gen_illegal_opcode(s1);
+            return;
+        }
         gen_op_mov_v_reg(s1, ot, s1->T0, d);
     } else if (!(s1->prefix & PREFIX_LOCK)) {
         gen_op_ld_v(s1, ot, s1->T0, s1->A0);
@@ -2469,21 +2489,6 @@ static void gen_leave(DisasContext *s)
     gen_op_mov_reg_v(s, a_ot, R_ESP, s->T1);
 }
 
-static void gen_exception(DisasContext *s, int trapno, target_ulong cur_eip)
-{
-    gen_update_cc_op(s);
-    gen_jmp_im(s, cur_eip);
-    gen_helper_raise_exception(cpu_env, tcg_const_i32(trapno));
-    s->base.is_jmp = DISAS_NORETURN;
-}
-
-/* Generate #UD for the current instruction.  The assumption here is that
-   the instruction is known, but it isn't allowed in the current cpu mode.  */
-static void gen_illegal_opcode(DisasContext *s)
-{
-    gen_exception(s, EXCP06_ILLOP, s->pc_start - s->cs_base);
-}
-
 /* Similarly, except that the assumption here is that we don't decode
    the instruction at all -- either a missing opcode, an unimplemented
    feature, or just a bogus instruction stream.  */
-- 
1.8.3.1



