#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 13 15:48:15 2021
# Process ID: 11148
# Current directory: C:/Users/apond/Documents/GF12_Testbed
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11612 C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.xpr
# Log file: C:/Users/apond/Documents/GF12_Testbed/vivado.log
# Journal file: C:/Users/apond/Documents/GF12_Testbed\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.457 ; gain = 0.000
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
close [ open C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/sc_bitstream_loader.v w ]
add_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/sc_bitstream_loader.v
close [ open C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/scanchain_manager.v w ]
add_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/scanchain_manager.v
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_module_reference testbench_bd_test_top_0_0
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET_pad' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:module_ref:test_top:1.0 - test_top_0
Successfully read diagram <testbench_bd> from BD file <C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd>
Upgrading 'C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_bd_test_top_0_0 from test_top_v1_0 1.0 to test_top_v1_0 1.0
WARNING: [IP_Flow 19-4704] Upgraded port 'SC_HEAD_pad' out differs from original direction in
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'testbench_bd_test_top_0_0'. These changes may impact your design.
ERROR: [BD 41-249] Net 'SC_HEAD_pad_1' already has a source port '/SC_HEAD_pad' connected to it; Another source port cannot be connected to this net.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'testbench_bd_test_top_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
Wrote  : <C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/ui/bd_3cbe28e3.ui> 
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
delete_bd_objs [get_bd_nets GPIO0_pad_1] [get_bd_nets test_top_0_CLK_pad] [get_bd_nets GPIO2_pad_1] [get_bd_nets TEST_EN_pad_1] [get_bd_nets LUT4_OUT_0_pad_1] [get_bd_nets GPIO3_pad_1] [get_bd_nets CC_SPYPAD_1_pad_1] [get_bd_nets test_top_0_RESET_pad] [get_bd_nets GPIO1_pad_1] [get_bd_nets LUT6_OUT_0_pad_1] [get_bd_cells test_top_0_upgraded_ipi]
delete_bd_objs [get_bd_nets GPIO20_pad_1] [get_bd_nets GPIO22_pad_1] [get_bd_nets GPIO8_pad_1] [get_bd_nets CC_SPYPAD_0_pad_1] [get_bd_nets SC_TAIL_pad_1] [get_bd_nets test_top_0_CCFF_HEAD_pad] [get_bd_nets GPIO13_pad_1] [get_bd_nets test_top_0_PROG_CLK_pad] [get_bd_nets test_top_0_t2_pad] [get_bd_nets GPIO19_pad_1] [get_bd_nets CC_SPYPAD_2_pad_1] [get_bd_nets GPIO12_pad_1] [get_bd_nets test_top_0_t0_pad] [get_bd_nets t3_pad_1] [get_bd_nets test_top_0_t3_is_output] [get_bd_nets GPIO7_pad_1] [get_bd_nets CCFF_TAIL_pad_1] [get_bd_nets GPIO23_pad_1] [get_bd_nets GPIO9_pad_1] [get_bd_nets GPIO18_pad_1] [get_bd_nets test_top_0_PRESET_pad] [get_bd_nets GPIO16_pad_1] [get_bd_nets GPIO17_pad_1] [get_bd_nets test_top_0_t0_is_output] [get_bd_nets test_top_0_t2_is_output] [get_bd_nets GPIO11_pad_1] [get_bd_nets GPIO10_pad_1] [get_bd_nets GPIO6_pad_1] [get_bd_nets COUT_SPYPAD_0_pad_1] [get_bd_nets test_top_0_t1_pad] [get_bd_nets test_top_0_t1_is_output] [get_bd_cells test_top_0]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_compile_order -fileset sources_1
startgroup
delete_bd_objs [get_bd_nets SC_HEAD_pad_1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
delete_bd_objs [get_bd_ports GPIO3_pad] [get_bd_ports GPIO0_pad] [get_bd_ports CC_SPYPAD_1_pad] [get_bd_ports GPIO2_pad] [get_bd_ports GPIO1_pad] [get_bd_ports LUT6_OUT_0_pad] [get_bd_ports TEST_EN_pad] [get_bd_ports LUT4_OUT_0_pad] [get_bd_ports SC_HEAD_pad] [get_bd_ports CCFF_TAIL_pad] [get_bd_ports GPIO23_pad] [get_bd_ports GPIO11_pad] [get_bd_ports GPIO22_pad] [get_bd_ports GPIO20_pad] [get_bd_ports GPIO10_pad] [get_bd_ports GPIO8_pad] [get_bd_ports GPIO9_pad] [get_bd_ports GPIO18_pad] [get_bd_ports GPIO19_pad] [get_bd_ports GPIO6_pad] [get_bd_ports GPIO7_pad] [get_bd_ports CC_SPYPAD_0_pad] [get_bd_ports CC_SPYPAD_2_pad] [get_bd_ports SC_TAIL_pad] [get_bd_ports COUT_SPYPAD_0_pad] [get_bd_ports GPIO12_pad] [get_bd_ports GPIO16_pad] [get_bd_ports GPIO13_pad] [get_bd_ports GPIO17_pad] [get_bd_ports t3_pad] [get_bd_ports RESET_pad] [get_bd_ports CLK_pad] [get_bd_ports CCFF_HEAD_pad] [get_bd_ports PRESET_pad] [get_bd_ports PROG_CLK_pad] [get_bd_ports t0_pad] [get_bd_ports t1_pad] [get_bd_ports t2_pad] [get_bd_ports t0_is_output] [get_bd_ports t1_is_output] [get_bd_ports t2_is_output] [get_bd_ports t3_is_output]
endgroup
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
create_bd_cell -type module -reference test_top test_top_0
set_property location {1 498 -95} [get_bd_cells test_top_0]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
connect_bd_net [get_bd_pins test_top_0/sys_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
startgroup
create_bd_port -dir I GPIO3_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO3_pad] [get_bd_ports GPIO3_pad]
endgroup
set_property location {0.5 -207 -126} [get_bd_cells test_top_0]
set_property location {1 -172 -575} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {1 -200 -99} [get_bd_cells test_top_0]
set_property location {1 -202 -98} [get_bd_cells test_top_0]
set_property location {1 -202 -91} [get_bd_cells test_top_0]
startgroup
create_bd_port -dir I GPIO0_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO0_pad] [get_bd_ports GPIO0_pad]
endgroup
startgroup
create_bd_port -dir I CC_SPYPAD_1_pad
connect_bd_net [get_bd_pins /test_top_0/CC_SPYPAD_1_pad] [get_bd_ports CC_SPYPAD_1_pad]
endgroup
startgroup
create_bd_port -dir I GPIO2_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO2_pad] [get_bd_ports GPIO2_pad]
endgroup
startgroup
create_bd_port -dir I GPIO1_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO1_pad] [get_bd_ports GPIO1_pad]
endgroup
startgroup
create_bd_port -dir I LUT6_OUT_0_pad
connect_bd_net [get_bd_pins /test_top_0/LUT6_OUT_0_pad] [get_bd_ports LUT6_OUT_0_pad]
endgroup
startgroup
create_bd_port -dir I TEST_EN_pad
connect_bd_net [get_bd_pins /test_top_0/TEST_EN_pad] [get_bd_ports TEST_EN_pad]
endgroup
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins test_top_0/LUT4_OUT_0_pad]
undo
INFO: [Common 17-17] undo 'set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins test_top_0/LUT4_OUT_0_pad]'
startgroup
create_bd_port -dir I LUT4_OUT_0_pad
connect_bd_net [get_bd_pins /test_top_0/LUT4_OUT_0_pad] [get_bd_ports LUT4_OUT_0_pad]
endgroup
startgroup
create_bd_port -dir I CCFF_TAIL_pad
connect_bd_net [get_bd_pins /test_top_0/CCFF_TAIL_pad] [get_bd_ports CCFF_TAIL_pad]
endgroup
startgroup
create_bd_port -dir I GPIO23_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO23_pad] [get_bd_ports GPIO23_pad]
endgroup
startgroup
create_bd_port -dir I GPIO11_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO11_pad] [get_bd_ports GPIO11_pad]
endgroup
regenerate_bd_layout
set_property location {2 606 17} [get_bd_cells zynq_ultra_ps_e_0]
undo
INFO: [Common 17-17] undo 'set_property location {2 606 17} [get_bd_cells zynq_ultra_ps_e_0]'
set_property location {2 825 -44} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {1 908 475} [get_bd_cells test_top_0]
set_property location {1 912 457} [get_bd_cells test_top_0]
startgroup
create_bd_port -dir I GPIO22_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO22_pad] [get_bd_ports GPIO22_pad]
endgroup
startgroup
create_bd_port -dir I GPIO20_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO20_pad] [get_bd_ports GPIO20_pad]
endgroup
startgroup
create_bd_port -dir I GPIO10_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO10_pad] [get_bd_ports GPIO10_pad]
endgroup
set_property location {0 407} [get_bd_ports GPIO22_pad]
set_property location {0 389} [get_bd_ports GPIO11_pad]
startgroup
create_bd_port -dir I GPIO8_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO8_pad] [get_bd_ports GPIO8_pad]
endgroup
startgroup
create_bd_port -dir I GPIO9_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO9_pad] [get_bd_ports GPIO9_pad]
endgroup
startgroup
create_bd_port -dir I GPIO18_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO18_pad] [get_bd_ports GPIO18_pad]
endgroup
startgroup
create_bd_port -dir I GPIO19_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO19_pad] [get_bd_ports GPIO19_pad]
endgroup
startgroup
create_bd_port -dir I GPIO6_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO6_pad] [get_bd_ports GPIO6_pad]
endgroup
startgroup
create_bd_port -dir I GPIO7_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO7_pad] [get_bd_ports GPIO7_pad]
endgroup
startgroup
create_bd_port -dir I CC_SPYPAD_0_pad
connect_bd_net [get_bd_pins /test_top_0/CC_SPYPAD_0_pad] [get_bd_ports CC_SPYPAD_0_pad]
endgroup
startgroup
create_bd_port -dir I CC_SPYPAD_2_pad
connect_bd_net [get_bd_pins /test_top_0/CC_SPYPAD_2_pad] [get_bd_ports CC_SPYPAD_2_pad]
endgroup
startgroup
create_bd_port -dir I SC_TAIL_pad
connect_bd_net [get_bd_pins /test_top_0/SC_TAIL_pad] [get_bd_ports SC_TAIL_pad]
endgroup
startgroup
create_bd_port -dir I COUT_SPYPAD_0_pad
connect_bd_net [get_bd_pins /test_top_0/COUT_SPYPAD_0_pad] [get_bd_ports COUT_SPYPAD_0_pad]
endgroup
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins test_top_0/GPIO12_pad]
undo
INFO: [Common 17-17] undo 'set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins test_top_0/GPIO12_pad]'
startgroup
create_bd_port -dir I GPIO12_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO12_pad] [get_bd_ports GPIO12_pad]
endgroup
startgroup
create_bd_port -dir I GPIO16_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO16_pad] [get_bd_ports GPIO16_pad]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins /test_top_0/GPIO16_pad] [get_bd_ports GPIO16_pad]'
INFO: [Common 17-17] undo 'create_bd_port -dir I GPIO16_pad'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_port -dir I GPIO16_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO16_pad] [get_bd_ports GPIO16_pad]
endgroup
startgroup
create_bd_port -dir I GPIO13_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO13_pad] [get_bd_ports GPIO13_pad]
endgroup
startgroup
create_bd_port -dir I GPIO17_pad
connect_bd_net [get_bd_pins /test_top_0/GPIO17_pad] [get_bd_ports GPIO17_pad]
endgroup
startgroup
create_bd_port -dir I t3_pad
connect_bd_net [get_bd_pins /test_top_0/t3_pad] [get_bd_ports t3_pad]
endgroup
startgroup
create_bd_port -dir O -type rst RESET_pad
connect_bd_net [get_bd_pins /test_top_0/RESET_pad] [get_bd_ports RESET_pad]
endgroup
startgroup
create_bd_port -dir O CLK_pad
connect_bd_net [get_bd_pins /test_top_0/CLK_pad] [get_bd_ports CLK_pad]
endgroup
startgroup
create_bd_port -dir O SC_HEAD_pad
connect_bd_net [get_bd_pins /test_top_0/SC_HEAD_pad] [get_bd_ports SC_HEAD_pad]
endgroup
startgroup
create_bd_port -dir O CCFF_HEAD_pad
connect_bd_net [get_bd_pins /test_top_0/CCFF_HEAD_pad] [get_bd_ports CCFF_HEAD_pad]
endgroup
startgroup
create_bd_port -dir O PRESET_pad
connect_bd_net [get_bd_pins /test_top_0/PRESET_pad] [get_bd_ports PRESET_pad]
endgroup
startgroup
create_bd_port -dir O PROG_CLK_pad
connect_bd_net [get_bd_pins /test_top_0/PROG_CLK_pad] [get_bd_ports PROG_CLK_pad]
endgroup
startgroup
create_bd_port -dir O t0_pad
connect_bd_net [get_bd_pins /test_top_0/t0_pad] [get_bd_ports t0_pad]
endgroup
startgroup
create_bd_port -dir O t1_pad
connect_bd_net [get_bd_pins /test_top_0/t1_pad] [get_bd_ports t1_pad]
endgroup
startgroup
create_bd_port -dir O t2_pad
connect_bd_net [get_bd_pins /test_top_0/t2_pad] [get_bd_ports t2_pad]
endgroup
startgroup
create_bd_port -dir O t0_is_output
connect_bd_net [get_bd_pins /test_top_0/t0_is_output] [get_bd_ports t0_is_output]
endgroup
startgroup
create_bd_port -dir O t1_is_output
connect_bd_net [get_bd_pins /test_top_0/t1_is_output] [get_bd_ports t1_is_output]
endgroup
startgroup
create_bd_port -dir O t2_is_output
connect_bd_net [get_bd_pins /test_top_0/t2_is_output] [get_bd_ports t2_is_output]
endgroup
startgroup
create_bd_port -dir O t3_is_output
connect_bd_net [get_bd_pins /test_top_0/t3_is_output] [get_bd_ports t3_is_output]
endgroup
save_bd_design
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
Wrote  : <C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/ui/bd_3cbe28e3.ui> 
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
generate_target all [get_files  C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd]
WARNING: [BD 41-927] Following properties on pin /test_top_0/sys_clk have been updated from connected ip, but BD cell '/test_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </test_top_0> to completely resolve these warnings.
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/sim/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hdl/testbench_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_top_0 .
Exporting to file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd.hwh
Generated Block Design Tcl file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd_bd.tcl
Generated Hardware Definition File C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.hwdef
export_ip_user_files -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd]
launch_runs testbench_bd_test_top_0_1_synth_1 -jobs 12
[Thu May 13 15:54:39 2021] Launched testbench_bd_test_top_0_1_synth_1...
Run output will be captured here: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/testbench_bd_test_top_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -directory C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files -ipstatic_source_dir C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/modelsim} {questa=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/questa} {riviera=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/riviera} {activehdl=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
make_wrapper -files [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -top
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu May 13 15:55:07 2021] Launched testbench_bd_test_top_0_1_synth_1, synth_1...
Run output will be captured here:
testbench_bd_test_top_0_1_synth_1: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/testbench_bd_test_top_0_1_synth_1/runme.log
synth_1: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/synth_1/runme.log
[Thu May 13 15:55:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/impl_1/runme.log
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_module_reference testbench_bd_test_top_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET_pad' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_bd_test_top_0_1 from test_top_v1_0 1.0 to test_top_v1_0 1.0
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
Wrote  : <C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/ui/bd_3cbe28e3.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-927] Following properties on pin /test_top_0/sys_clk have been updated from connected ip, but BD cell '/test_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </test_top_0> to completely resolve these warnings.
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/sim/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hdl/testbench_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_top_0 .
Exporting to file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd.hwh
Generated Block Design Tcl file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd_bd.tcl
Generated Hardware Definition File C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.hwdef
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
INFO: [Common 17-344] 'launch_runs' was cancelled
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu May 13 16:06:33 2021] Launched testbench_bd_test_top_0_1_synth_1, synth_1...
Run output will be captured here:
testbench_bd_test_top_0_1_synth_1: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/testbench_bd_test_top_0_1_synth_1/runme.log
synth_1: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/synth_1/runme.log
[Thu May 13 16:06:33 2021] Launched impl_1...
Run output will be captured here: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/impl_1/runme.log
reset_run synth_1
reset_run testbench_bd_test_top_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

update_module_reference testbench_bd_test_top_0_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET_pad' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_bd_test_top_0_1 from test_top_v1_0 1.0 to test_top_v1_0 1.0
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-927] Following properties on pin /test_top_0/sys_clk have been updated from connected ip, but BD cell '/test_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </test_top_0> to completely resolve these warnings.
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/sim/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hdl/testbench_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_top_0 .
Exporting to file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd.hwh
Generated Block Design Tcl file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd_bd.tcl
Generated Hardware Definition File C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.hwdef
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
[Thu May 13 16:06:58 2021] Launched testbench_bd_test_top_0_1_synth_1, synth_1...
Run output will be captured here:
testbench_bd_test_top_0_1_synth_1: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/testbench_bd_test_top_0_1_synth_1/runme.log
synth_1: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/synth_1/runme.log
[Thu May 13 16:06:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.176 ; gain = 0.000
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_module_reference testbench_bd_test_top_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET_pad' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_bd_test_top_0_1 from test_top_v1_0 1.0 to test_top_v1_0 1.0
WARNING: [IP_Flow 19-4704] Upgraded port 'TEST_EN_pad' out differs from original direction in
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'testbench_bd_test_top_0_1'. These changes may impact your design.
ERROR: [BD 41-249] Net 'TEST_EN_pad_1' already has a source port '/TEST_EN_pad' connected to it; Another source port cannot be connected to this net.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'testbench_bd_test_top_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
Wrote  : <C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/ui/bd_3cbe28e3.ui> 
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
delete_bd_objs [get_bd_nets GPIO3_pad_1] [get_bd_nets GPIO2_pad_1] [get_bd_nets test_top_0_CLK_pad] [get_bd_nets CC_SPYPAD_1_pad_1] [get_bd_nets GPIO1_pad_1] [get_bd_nets LUT6_OUT_0_pad_1] [get_bd_nets test_top_0_RESET_pad] [get_bd_nets GPIO0_pad_1] [get_bd_cells test_top_0_upgraded_ipi]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins test_top_0/sys_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
delete_bd_objs [get_bd_nets LUT4_OUT_0_pad_1] [get_bd_nets GPIO20_pad_1] [get_bd_nets test_top_0_t0_pad] [get_bd_nets test_top_0_t1_pad] [get_bd_nets test_top_0_SC_HEAD_pad] [get_bd_nets test_top_0_CCFF_HEAD_pad] [get_bd_nets test_top_0_PRESET_pad] [get_bd_nets CC_SPYPAD_0_pad_1] [get_bd_nets GPIO8_pad_1] [get_bd_nets GPIO23_pad_1] [get_bd_nets GPIO17_pad_1] [get_bd_nets GPIO22_pad_1] [get_bd_nets SC_TAIL_pad_1] [get_bd_nets COUT_SPYPAD_0_pad_1] [get_bd_nets test_top_0_t1_is_output] [get_bd_nets GPIO11_pad_1] [get_bd_nets t3_pad_1] [get_bd_nets GPIO18_pad_1] [get_bd_nets GPIO16_pad_1] [get_bd_nets test_top_0_t2_pad] [get_bd_nets GPIO9_pad_1] [get_bd_nets GPIO6_pad_1] [get_bd_nets GPIO12_pad_1] [get_bd_nets CCFF_TAIL_pad_1] [get_bd_nets GPIO10_pad_1] [get_bd_nets GPIO7_pad_1] [get_bd_nets GPIO13_pad_1] [get_bd_nets test_top_0_PROG_CLK_pad] [get_bd_nets test_top_0_t0_is_output] [get_bd_nets test_top_0_t2_is_output] [get_bd_nets test_top_0_t3_is_output] [get_bd_nets CC_SPYPAD_2_pad_1] [get_bd_nets GPIO19_pad_1] [get_bd_cells test_top_0]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
create_bd_cell -type module -reference test_top test_top_0
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
set_property location {1 479 473} [get_bd_cells test_top_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins test_top_0/sys_clk]
connect_bd_net [get_bd_ports GPIO3_pad] [get_bd_pins test_top_0/GPIO3_pad]
set_property location {1 383 439} [get_bd_cells test_top_0]
set_property location {1 385 418} [get_bd_cells test_top_0]
set_property location {1 384 417} [get_bd_cells test_top_0]
set_property location {1 380 426} [get_bd_cells test_top_0]
set_property location {1 383 437} [get_bd_cells test_top_0]
set_property location {1 383 443} [get_bd_cells test_top_0]
set_property location {1 384 444} [get_bd_cells test_top_0]
set_property location {1 383 444} [get_bd_cells test_top_0]
set_property location {1 384 457} [get_bd_cells test_top_0]
set_property location {1 382 440} [get_bd_cells test_top_0]
connect_bd_net [get_bd_ports GPIO0_pad] [get_bd_pins test_top_0/GPIO0_pad]
connect_bd_net [get_bd_ports CC_SPYPAD_1_pad] [get_bd_pins test_top_0/CC_SPYPAD_1_pad]
connect_bd_net [get_bd_ports GPIO2_pad] [get_bd_pins test_top_0/GPIO2_pad]
connect_bd_net [get_bd_ports GPIO1_pad] [get_bd_pins test_top_0/GPIO1_pad]
connect_bd_net [get_bd_ports LUT6_OUT_0_pad] [get_bd_pins test_top_0/LUT6_OUT_0_pad]
connect_bd_net [get_bd_ports LUT4_OUT_0_pad] [get_bd_pins test_top_0/LUT4_OUT_0_pad]
delete_bd_objs [get_bd_nets TEST_EN_pad_1] [get_bd_ports TEST_EN_pad]
connect_bd_net [get_bd_ports CCFF_TAIL_pad] [get_bd_pins test_top_0/CCFF_TAIL_pad]
set_property location {1 377 441} [get_bd_cells test_top_0]
set_property location {1 378 451} [get_bd_cells test_top_0]
set_property location {1 379 463} [get_bd_cells test_top_0]
connect_bd_net [get_bd_ports GPIO23_pad] [get_bd_pins test_top_0/GPIO23_pad]
connect_bd_net [get_bd_ports GPIO11_pad] [get_bd_pins test_top_0/GPIO11_pad]
connect_bd_net [get_bd_ports GPIO22_pad] [get_bd_pins test_top_0/GPIO22_pad]
connect_bd_net [get_bd_ports GPIO20_pad] [get_bd_pins test_top_0/GPIO20_pad]
connect_bd_net [get_bd_ports GPIO10_pad] [get_bd_pins test_top_0/GPIO10_pad]
connect_bd_net [get_bd_ports GPIO8_pad] [get_bd_pins test_top_0/GPIO8_pad]
connect_bd_net [get_bd_ports GPIO9_pad] [get_bd_pins test_top_0/GPIO9_pad]
connect_bd_net [get_bd_ports GPIO18_pad] [get_bd_pins test_top_0/GPIO18_pad]
connect_bd_net [get_bd_ports GPIO19_pad] [get_bd_pins test_top_0/GPIO19_pad]
connect_bd_net [get_bd_ports GPIO6_pad] [get_bd_pins test_top_0/GPIO6_pad]
connect_bd_net [get_bd_ports GPIO7_pad] [get_bd_pins test_top_0/GPIO7_pad]
connect_bd_net [get_bd_ports CC_SPYPAD_0_pad] [get_bd_pins test_top_0/CC_SPYPAD_0_pad]
connect_bd_net [get_bd_ports CC_SPYPAD_2_pad] [get_bd_pins test_top_0/CC_SPYPAD_2_pad]
connect_bd_net [get_bd_ports SC_TAIL_pad] [get_bd_pins test_top_0/SC_TAIL_pad]
connect_bd_net [get_bd_ports COUT_SPYPAD_0_pad] [get_bd_pins test_top_0/COUT_SPYPAD_0_pad]
connect_bd_net [get_bd_ports GPIO12_pad] [get_bd_pins test_top_0/GPIO12_pad]
connect_bd_net [get_bd_ports GPIO16_pad] [get_bd_pins test_top_0/GPIO16_pad]
connect_bd_net [get_bd_ports GPIO13_pad] [get_bd_pins test_top_0/GPIO13_pad]
connect_bd_net [get_bd_ports GPIO17_pad] [get_bd_pins test_top_0/GPIO17_pad]
connect_bd_net [get_bd_ports t3_pad] [get_bd_pins test_top_0/t3_pad]
connect_bd_net [get_bd_ports RESET_pad] [get_bd_pins test_top_0/RESET_pad]
connect_bd_net [get_bd_ports CLK_pad] [get_bd_pins test_top_0/CLK_pad]
connect_bd_net [get_bd_ports SC_HEAD_pad] [get_bd_pins test_top_0/SC_HEAD_pad]
connect_bd_net [get_bd_ports CCFF_HEAD_pad] [get_bd_pins test_top_0/CCFF_HEAD_pad]
connect_bd_net [get_bd_ports PRESET_pad] [get_bd_pins test_top_0/PRESET_pad]
connect_bd_net [get_bd_ports PROG_CLK_pad] [get_bd_pins test_top_0/PROG_CLK_pad]
connect_bd_net [get_bd_ports t0_pad] [get_bd_pins test_top_0/t0_pad]
connect_bd_net [get_bd_ports t1_pad] [get_bd_pins test_top_0/t1_pad]
connect_bd_net [get_bd_ports t2_pad] [get_bd_pins test_top_0/t2_pad]
connect_bd_net [get_bd_ports t0_is_output] [get_bd_pins test_top_0/t0_is_output]
connect_bd_net [get_bd_ports t1_is_output] [get_bd_pins test_top_0/t1_is_output]
connect_bd_net [get_bd_ports t2_is_output] [get_bd_pins test_top_0/t2_is_output]
connect_bd_net [get_bd_ports t3_is_output] [get_bd_pins test_top_0/t3_is_output]
startgroup
create_bd_port -dir O TEST_EN_pad
connect_bd_net [get_bd_pins /test_top_0/TEST_EN_pad] [get_bd_ports TEST_EN_pad]
endgroup
set_property location {1094 356} [get_bd_ports TEST_EN_pad]
set_property location {1097 383} [get_bd_ports SC_HEAD_pad]
set_property location {1091 291} [get_bd_ports RESET_pad]
set_property location {1092 340} [get_bd_ports CLK_pad]
set_property location {1091 321} [get_bd_ports RESET_pad]
save_bd_design
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
Wrote  : <C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/ui/bd_3cbe28e3.ui> 
generate_target all [get_files  C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [BD 41-927] Following properties on pin /test_top_0/sys_clk have been updated from connected ip, but BD cell '/test_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </test_top_0> to completely resolve these warnings.
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/sim/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hdl/testbench_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_top_0 .
Exporting to file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd.hwh
Generated Block Design Tcl file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd_bd.tcl
Generated Hardware Definition File C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.hwdef
export_ip_user_files -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd]
launch_runs testbench_bd_test_top_0_2_synth_1 -jobs 12
[Thu May 13 16:12:47 2021] Launched testbench_bd_test_top_0_2_synth_1...
Run output will be captured here: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/testbench_bd_test_top_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -directory C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files -ipstatic_source_dir C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/modelsim} {questa=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/questa} {riviera=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/riviera} {activehdl=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -top
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
generate_target all [get_files  C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'testbench_bd' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd]
export_simulation -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -directory C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files -ipstatic_source_dir C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/modelsim} {questa=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/questa} {riviera=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/riviera} {activehdl=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'testbench_bd' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd]
export_simulation -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -directory C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files -ipstatic_source_dir C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/modelsim} {questa=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/questa} {riviera=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/riviera} {activehdl=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -top
generate_target all [get_files  C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'testbench_bd' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd]
export_simulation -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd] -directory C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files -ipstatic_source_dir C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/modelsim} {questa=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/questa} {riviera=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/riviera} {activehdl=C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'clock_divider()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v
Duplicate found at line 23 of file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/configuration_manager.v
Duplicate found at line 23 of file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/scanchain_manager.v
Duplicate found at line 23 of file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/test_top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'pulse_generator()' found in library 'xil_defaultlib'
Duplicate found at line 22 of file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/configuration_manager.v
	(Active) Duplicate found at line 22 of file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v
Duplicate found at line 22 of file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/scanchain_manager.v
Duplicate found at line 22 of file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/test_top.v
[Thu May 13 16:15:36 2021] Launched synth_1...
Run output will be captured here: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu May 13 16:16:33 2021] Launched impl_1...
Run output will be captured here: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/impl_1/runme.log
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_module_reference testbench_bd_test_top_0_2
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET_pad' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_bd_test_top_0_2 from test_top_v1_0 1.0 to test_top_v1_0 1.0
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_module_reference testbench_bd_test_top_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET_pad' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_bd_test_top_0_2 from test_top_v1_0 1.0 to test_top_v1_0 1.0
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_module_reference testbench_bd_test_top_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET_pad' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_bd_test_top_0_2 from test_top_v1_0 1.0 to test_top_v1_0 1.0
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-927] Following properties on pin /test_top_0/sys_clk have been updated from connected ip, but BD cell '/test_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </test_top_0> to completely resolve these warnings.
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/sim/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hdl/testbench_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_top_0 .
Exporting to file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd.hwh
Generated Block Design Tcl file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd_bd.tcl
Generated Hardware Definition File C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.hwdef
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
[Thu May 13 16:34:28 2021] Launched testbench_bd_test_top_0_2_synth_1, synth_1...
Run output will be captured here:
testbench_bd_test_top_0_2_synth_1: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/testbench_bd_test_top_0_2_synth_1/runme.log
synth_1: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/synth_1/runme.log
[Thu May 13 16:34:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.707 ; gain = 0.000
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
update_module_reference testbench_bd_test_top_0_2
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
ERROR: [IP_Flow 19-4740] Module 'test_top' does not exist or has not been read into the design sources.
Upgrading 'C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/testbench_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_bd_test_top_0_2 from test_top_v1_0 1.0 to test_top_v1_0 1.0
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-927] Following properties on pin /test_top_0/sys_clk have been updated from connected ip, but BD cell '/test_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </test_top_0> to completely resolve these warnings.
Wrote  : <C:\Users\apond\Documents\GF12_Testbed\gf12_testbed.srcs\sources_1\bd\testbench_bd\testbench_bd.bd> 
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/sim/testbench_bd.v
VHDL Output written to : C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hdl/testbench_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_top_0 .
Exporting to file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd.hwh
Generated Block Design Tcl file C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/hw_handoff/testbench_bd_bd.tcl
Generated Hardware Definition File C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/bd/testbench_bd/synth/testbench_bd.hwdef
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
[Thu May 13 16:41:39 2021] Launched testbench_bd_test_top_0_2_synth_1, synth_1...
Run output will be captured here:
testbench_bd_test_top_0_2_synth_1: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/testbench_bd_test_top_0_2_synth_1/runme.log
synth_1: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/synth_1/runme.log
[Thu May 13 16:41:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.707 ; gain = 0.000
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 13 16:47:44 2021...
