$date
	Sun Dec 21 18:34:04 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 32 ! readData1 [31:0] $end
$var wire 32 " readData2 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ readReg1 [4:0] $end
$var reg 5 % readReg2 [4:0] $end
$var reg 1 & regWrite $end
$var reg 32 ' writeData [31:0] $end
$var reg 5 ( writeReg [4:0] $end
$scope module rf $end
$var wire 1 ) clk $end
$var wire 32 * readData1 [31:0] $end
$var wire 32 + readData2 [31:0] $end
$var wire 5 , readReg1 [4:0] $end
$var wire 5 - readReg2 [4:0] $end
$var wire 1 . regWrite $end
$var wire 32 / writeData [31:0] $end
$var wire 5 0 writeReg [4:0] $end
$var reg 6 1 i [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 1
bx 0
bx /
x.
bx -
bx ,
bx +
bx *
0)
bx (
bx '
x&
bx %
bx $
0#
bx "
bx !
$end
#1
1#
1)
#2
0#
0)
#3
1#
1)
#4
0#
0)
#5
1#
1)
1&
1.
b1010 '
b1010 /
b0 (
b0 0
#6
0#
0)
#7
1#
1)
#8
0#
0)
#9
1#
1)
#10
0#
0)
b101 (
b101 0
#11
1#
1)
#12
0#
0)
#13
1#
1)
#14
0#
0)
#15
1#
1)
b110 (
b110 0
#16
0#
0)
#17
1#
1)
#18
0#
0)
#19
1#
1)
#20
0#
0)
b10001 (
b10001 0
#21
1#
1)
#22
0#
0)
#23
1#
1)
#24
0#
0)
#25
1#
1)
b10010 (
b10010 0
#26
0#
0)
#27
1#
1)
#28
0#
0)
#29
1#
1)
#30
0#
0)
b10011 (
b10011 0
#31
1#
1)
#32
0#
0)
#33
1#
1)
#34
0#
0)
#35
1#
1)
b10100 (
b10100 0
#36
0#
0)
#37
1#
1)
#38
0#
0)
#39
1#
1)
#40
0#
0)
b10101 (
b10101 0
#41
1#
1)
#42
0#
0)
#43
1#
1)
#44
0#
0)
#45
1#
1)
b10110 (
b10110 0
#46
0#
0)
#47
1#
1)
#48
0#
0)
#49
1#
1)
#50
0#
0)
b10111 (
b10111 0
#51
1#
1)
#52
0#
0)
#53
1#
1)
#54
0#
0)
#55
1#
1)
b11000 (
b11000 0
#56
0#
0)
#57
1#
1)
#58
0#
0)
#59
1#
1)
#60
0#
0)
b11001 (
b11001 0
#61
1#
1)
#62
0#
0)
#63
1#
1)
#64
0#
0)
#65
1#
1)
b11010 (
b11010 0
#66
0#
0)
#67
1#
1)
#68
0#
0)
#69
1#
1)
#70
0#
0)
b11011 (
b11011 0
#71
1#
1)
#72
0#
0)
#73
1#
1)
#74
0#
0)
#75
1#
1)
b11100 (
b11100 0
#76
0#
0)
#77
1#
1)
#78
0#
0)
#79
1#
1)
#80
0#
0)
b11101 (
b11101 0
#81
1#
1)
#82
0#
0)
#83
1#
1)
#84
0#
0)
#85
1#
1)
b11110 (
b11110 0
#86
0#
0)
#87
1#
1)
#88
0#
0)
#89
1#
1)
#90
0#
0)
b11111 (
b11111 0
#91
1#
1)
#92
0#
0)
#93
1#
1)
#94
0#
0)
#95
b0 "
b0 +
b0 !
b0 *
1#
1)
b10 %
b10 -
b0 $
b0 ,
#96
0#
0)
#97
1#
1)
#98
0#
0)
#99
1#
1)
#100
0#
0)
