static int F_1 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nstruct V_5 * V_6 ;\r\nstruct V_5 * V_7 = NULL ;\r\nint V_8 = 0 ;\r\nint V_9 ;\r\nint V_10 ;\r\nshort V_11 = V_12 + 1 ;\r\nint V_13 = 0 ;\r\nshort V_14 ;\r\nint V_15 = F_2 ( V_16 ) ;\r\nint V_17 = F_3 ( V_18 ) - V_19 ;\r\nint V_20 = F_3 ( V_21 ) -\r\nF_3 ( V_22 ) ;\r\nif ( V_23 < V_15 )\r\nV_15 = V_23 ;\r\nif ( V_24 < V_15 )\r\nV_15 = V_24 ;\r\nfor ( V_10 = 0 ; V_10 < V_15 ; V_10 ++ ) {\r\nif ( V_17 < V_25 [ V_10 ] &&\r\nV_20 < V_25 [ V_10 ] ) {\r\nV_11 = V_16 [ V_10 ] ;\r\nbreak;\r\n}\r\n}\r\nif ( V_4 -> V_26 > 0 )\r\nF_4 ( 3 , L_1 ,\r\nV_4 -> V_26 , V_4 -> V_27 , V_17 ,\r\nV_20 , V_11 ) ;\r\nV_8 = F_3 ( V_28 ) +\r\nF_3 ( V_29 ) +\r\nF_3 ( V_30 ) +\r\nF_3 ( V_31 ) ;\r\nif ( V_4 -> V_26 <= 0 || V_11 == V_12 + 1 ) {\r\nF_4 ( 5 , L_2 ,\r\nV_4 -> V_26 , V_4 -> V_27 , V_8 ) ;\r\nreturn V_8 ;\r\n}\r\nV_14 = V_11 ;\r\nF_5 () ;\r\nF_6 (tsk) {\r\nstruct V_5 * V_32 ;\r\nshort V_33 ;\r\nif ( V_6 -> V_34 & V_35 )\r\ncontinue;\r\nV_32 = F_7 ( V_6 ) ;\r\nif ( ! V_32 )\r\ncontinue;\r\nif ( F_8 ( V_32 , V_36 ) &&\r\nF_9 ( V_37 , V_38 ) ) {\r\nF_10 ( V_32 ) ;\r\nF_11 () ;\r\nreturn 0 ;\r\n}\r\nV_33 = V_32 -> signal -> V_33 ;\r\nif ( V_33 < V_11 ) {\r\nF_10 ( V_32 ) ;\r\ncontinue;\r\n}\r\nV_9 = F_12 ( V_32 -> V_39 ) ;\r\nF_10 ( V_32 ) ;\r\nif ( V_9 <= 0 )\r\ncontinue;\r\nif ( V_7 ) {\r\nif ( V_33 < V_14 )\r\ncontinue;\r\nif ( V_33 == V_14 &&\r\nV_9 <= V_13 )\r\ncontinue;\r\n}\r\nV_7 = V_32 ;\r\nV_13 = V_9 ;\r\nV_14 = V_33 ;\r\nF_4 ( 2 , L_3 ,\r\nV_32 -> V_40 , V_32 -> V_41 , V_33 , V_9 ) ;\r\n}\r\nif ( V_7 ) {\r\nF_4 ( 1 , L_4 ,\r\nV_7 -> V_40 , V_7 -> V_41 ,\r\nV_14 , V_13 ) ;\r\nV_38 = V_37 + V_42 ;\r\nF_13 ( V_43 , V_7 , 0 ) ;\r\nF_14 ( V_7 , V_36 ) ;\r\nV_8 -= V_13 ;\r\n}\r\nF_4 ( 4 , L_2 ,\r\nV_4 -> V_26 , V_4 -> V_27 , V_8 ) ;\r\nF_11 () ;\r\nreturn V_8 ;\r\n}\r\nstatic int T_1 F_15 ( void )\r\n{\r\nF_16 ( & V_44 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_2 F_17 ( void )\r\n{\r\nF_18 ( & V_44 ) ;\r\n}
