[02/07 14:06:10     0s] 
[02/07 14:06:10     0s] Cadence Innovus(TM) Implementation System.
[02/07 14:06:10     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/07 14:06:10     0s] 
[02/07 14:06:10     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[02/07 14:06:10     0s] Options:	-common_ui 
[02/07 14:06:10     0s] Date:		Tue Feb  7 14:06:10 2023
[02/07 14:06:10     0s] Host:		pgmicro01 (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[02/07 14:06:10     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/07 14:06:10     0s] 
[02/07 14:06:10     0s] License:
[02/07 14:06:10     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[02/07 14:06:10     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/07 14:06:27    11s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[02/07 14:06:27    11s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[02/07 14:06:27    11s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[02/07 14:06:27    11s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[02/07 14:06:27    11s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[02/07 14:06:27    11s] @(#)CDS: CPE v15.20-p002
[02/07 14:06:27    11s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[02/07 14:06:27    11s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[02/07 14:06:27    11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/07 14:06:27    11s] @(#)CDS: RCDB 11.6
[02/07 14:06:27    11s] --- Running on pgmicro01 (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[02/07 14:06:27    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9042_pgmicro01_enrico.pizzol_qArChy.

[02/07 14:06:27    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9042_pgmicro01_enrico.pizzol_qArChy.
[02/07 14:06:27    11s] 
[02/07 14:06:28    13s] 
[02/07 14:06:28    13s] **INFO:  MMMC transition support version v31-84 
[02/07 14:06:28    13s] 
[02/07 14:06:31    13s] Loading fill procedures ...
[02/07 14:06:48    15s] [DEV]innovus 1> 

[02/07 14:06:57    16s] [DEV]innovus 1> sls
[02/07 14:07:24    20s] [DEV]innovus 2> load steel_etapa_4e5.dat/
[02/07 14:07:41    23s] couldn't load file "steel_etapa_4e5.dat/": steel_etapa_4e5.dat/: cannot read file data: Is a directory
[DEV]innovus 3> load steel_etapa_4e5/
[02/07 14:07:56    25s] couldn't load file "steel_etapa_4e5/": steel_etapa_4e5/: cannot open shared object file: Not a directory
[DEV]innovus 4> loadDesign steel_etapa_4e5.dat/
[02/07 14:08:10    26s] invalid command name "loadDesign"
[DEV]innovus 5> eval_legacy {loadDesign steel_etapa_4e5.dat}
[02/07 14:08:23    29s] invalid command name "loadDesign"
[DEV]innovus 6> eval_legacy {load steel_etapa_4e5.dat}
[02/07 14:08:29    30s] couldn't load file "steel_etapa_4e5.dat": steel_etapa_4e5.dat: cannot open shared object file: No such file or directory
[DEV]innovus 7> eval_legacy {source steel_etapa_4e5.dat}
[02/07 14:09:20    38s] couldn't read file "steel_etapa_4e5.dat": illegal operation on a directory
[DEV]innovus 8> eval_legacy {source steel_etapa_4e5}
exclude_path_collection 0
[02/07 14:09:25    39s] Set Default Net Delay as 1000 ps.
[02/07 14:09:25    39s] Set Default Net Load as 0.5 pF. 
[02/07 14:09:25    39s] Set Using Default Delay Limit as 1000.
[02/07 14:09:25    39s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/07 14:09:25    39s] 
[02/07 14:09:25    39s] Loading LEF file /home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/libs/lef/xc018m6_FE.lef ...
[02/07 14:09:25    39s] 
[02/07 14:09:25    39s] Loading LEF file /home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/libs/lef/D_CELLS.lef ...
[02/07 14:09:25    39s] Set DBUPerIGU to M2 pitch 630.
[02/07 14:09:25    40s] 
[02/07 14:09:25    40s] Loading LEF file /home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/libs/lef/IO_CELLS_5V.lef ...
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-200' for more detail.
[02/07 14:09:26    40s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/07 14:09:26    40s] To increase the message display limit, refer to the product command reference manual.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/07 14:09:26    40s] Type 'man IMPLF-201' for more detail.
[02/07 14:09:26    40s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/07 14:09:26    40s] To increase the message display limit, refer to the product command reference manual.
[02/07 14:09:26    40s] 
[02/07 14:09:26    40s] viaInitial starts at Tue Feb  7 14:09:26 2023
[02/07 14:09:26    40s] viaInitial ends at Tue Feb  7 14:09:26 2023
[02/07 14:09:26    40s] Loading view definition file from /home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/viewDefinition.tcl
[02/07 14:09:26    40s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib' ...
[02/07 14:09:30    44s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[02/07 14:09:30    44s] Read 811 cells in library 'D_CELLS_MOSST_typ_1_80V_25C' 
[02/07 14:09:30    44s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib' ...
[02/07 14:09:31    46s] Read 414 cells in library 'IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C' 
[02/07 14:09:31    46s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.76min, fe_real=3.35min, fe_mem=567.7M) ***
[02/07 14:09:31    46s] *** Begin netlist parsing (mem=567.7M) ***
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/07 14:09:31    46s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/07 14:09:31    46s] To increase the message display limit, refer to the product command reference manual.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:31    46s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/07 14:09:32    46s] Created 1225 new cells from 2 timing libraries.
[02/07 14:09:32    46s] Reading netlist ...
[02/07 14:09:32    46s] Backslashed names will retain backslash and a trailing blank character.
[02/07 14:09:32    46s] Reading verilog netlist '/home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/riscv_steel_core.v.gz'
[02/07 14:09:32    46s] 
[02/07 14:09:32    46s] *** Memory Usage v#1 (Current mem = 567.691M, initial mem = 170.848M) ***
[02/07 14:09:32    46s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=567.7M) ***
[02/07 14:09:32    46s] Top level cell is riscv_steel_core.
[02/07 14:09:32    46s] ** Removed 1 unused lib cells.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/07 14:09:32    46s] Type 'man IMPTS-282' for more detail.
[02/07 14:09:32    46s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[02/07 14:09:32    46s] To increase the message display limit, refer to the product command reference manual.
[02/07 14:09:32    47s] Hooked 1224 DB cells to tlib cells.
[02/07 14:09:32    47s] Starting recursive module instantiation check.
[02/07 14:09:32    47s] No recursion found.
[02/07 14:09:32    47s] Building hierarchical netlist for Cell riscv_steel_core ...
[02/07 14:09:32    47s] *** Netlist is unique.
[02/07 14:09:32    47s] ** info: there are 1283 modules.
[02/07 14:09:32    47s] ** info: there are 6908 stdCell insts.
[02/07 14:09:32    47s] 
[02/07 14:09:32    47s] *** Memory Usage v#1 (Current mem = 607.453M, initial mem = 170.848M) ***
[02/07 14:09:32    47s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/07 14:09:32    47s] Type 'man IMPFP-3961' for more detail.
[02/07 14:09:32    47s] Set Default Net Delay as 1000 ps.
[02/07 14:09:32    47s] Set Default Net Load as 0.5 pF. 
[02/07 14:09:32    47s] Set Default Input Pin Transition as 0.1 ps.
[02/07 14:09:33    47s] Loading preference file /home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/gui.pref.tcl ...
[02/07 14:09:33    47s] **ERROR: (IMPEXT-2509):	The '-coupled' option is not allowed in the preRoute mode. To see a full list of options that are allowed in preRoute and postRoute modes, see the setExtractRCMode command documentation in the Innovus System Text Command Reference. If the desired engine is postRoute, then set the engine to postRoute before using this option.
[02/07 14:09:33    47s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/07 14:09:33    47s] Reading Capacitance Table File /home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/libs/mmmc/xc018m6_typ.capTbl ...
[02/07 14:09:33    47s] Cap table was created using Encounter 07.10-s219_1.
[02/07 14:09:33    47s] Process name: xc018m6_typ.
[02/07 14:09:33    47s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/07 14:09:33    47s] Type 'man IMPEXT-2773' for more detail.
[02/07 14:09:33    47s] Importing multi-corner RC tables ... 
[02/07 14:09:33    47s] Summary of Active RC-Corners : 
[02/07 14:09:33    47s]  
[02/07 14:09:33    47s]  Analysis View: default_emulate_view
[02/07 14:09:33    47s]     RC-Corner Name        : default_emulate_rc_corner
[02/07 14:09:33    47s]     RC-Corner Index       : 0
[02/07 14:09:33    47s]     RC-Corner Temperature : 25 Celsius
[02/07 14:09:33    47s]     RC-Corner Cap Table   : '/home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/libs/mmmc/xc018m6_typ.capTbl'
[02/07 14:09:33    47s]     RC-Corner PreRoute Res Factor         : 1
[02/07 14:09:33    47s]     RC-Corner PreRoute Cap Factor         : 1
[02/07 14:09:33    47s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/07 14:09:33    47s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/07 14:09:33    47s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/07 14:09:33    47s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/07 14:09:33    47s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/07 14:09:33    47s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/07 14:09:33    47s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/07 14:09:33    47s] *Info: initialize multi-corner CTS.
[02/07 14:09:33    47s] Reading timing constraints file '/home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc' ...
[02/07 14:09:33    47s] Current (total cpu=0:00:47.1, real=0:03:23, peak res=345.0M, current mem=722.8M)
[02/07 14:09:33    47s] riscv_steel_core
[02/07 14:09:33    47s] INFO (CTE): Constraints read successfully.
[02/07 14:09:33    47s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=363.8M, current mem=741.0M)
[02/07 14:09:33    47s] Current (total cpu=0:00:47.3, real=0:03:23, peak res=363.8M, current mem=741.0M)
[02/07 14:09:33    48s] Summary for sequential cells idenfication: 
[02/07 14:09:33    48s] Identified SBFF number: 128
[02/07 14:09:33    48s] Identified MBFF number: 0
[02/07 14:09:33    48s] Not identified SBFF number: 0
[02/07 14:09:33    48s] Not identified MBFF number: 0
[02/07 14:09:33    48s] Number of sequential cells which are not FFs: 106
[02/07 14:09:33    48s] 
[02/07 14:09:33    48s] Total number of combinational cells: 511
[02/07 14:09:33    48s] Total number of sequential cells: 234
[02/07 14:09:33    48s] Total number of tristate cells: 64
[02/07 14:09:33    48s] Total number of level shifter cells: 0
[02/07 14:09:33    48s] Total number of power gating cells: 0
[02/07 14:09:33    48s] Total number of isolation cells: 0
[02/07 14:09:33    48s] Total number of power switch cells: 0
[02/07 14:09:33    48s] Total number of pulse generator cells: 0
[02/07 14:09:33    48s] Total number of always on buffers: 0
[02/07 14:09:33    48s] Total number of retention cells: 0
[02/07 14:09:33    48s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[02/07 14:09:33    48s] Total number of usable buffers: 10
[02/07 14:09:33    48s] List of unusable buffers:
[02/07 14:09:33    48s] Total number of unusable buffers: 0
[02/07 14:09:33    48s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[02/07 14:09:33    48s] Total number of usable inverters: 13
[02/07 14:09:33    48s] List of unusable inverters:
[02/07 14:09:33    48s] Total number of unusable inverters: 0
[02/07 14:09:33    48s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[02/07 14:09:33    48s] Total number of identified usable delay cells: 14
[02/07 14:09:33    48s] List of identified unusable delay cells:
[02/07 14:09:33    48s] Total number of identified unusable delay cells: 0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN211X0
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN211X0 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN211X2 already has a dont_use attribute false.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN211X2
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN211X4
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN211X4 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN21X0 already has a dont_use attribute false.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN21X0
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN21X2
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN21X2 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN21X4 already has a dont_use attribute false.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN21X4
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN221X0
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN221X0 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN221X2
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN221X2 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN221X4
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN221X4 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN222X0
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN222X0 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN222X2
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN222X2 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN222X4
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN222X4 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN22X0
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN22X0 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN22X2
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN22X2 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN22X4
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN22X4 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN311X0
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN311X0 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN311X2 already has a dont_use attribute false.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN311X2
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN311X4
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN311X4 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN31X0
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN31X0 already has a dont_use attribute false.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN31X2
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/AN31X2 already has a dont_use attribute false.
[02/07 14:09:33    48s] Type 'man IMPOPT-3058' for more detail.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN31X4
[02/07 14:09:33    48s] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[02/07 14:09:33    48s] To increase the message display limit, refer to the product command reference manual.
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN321X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN321X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN321X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN32X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN32X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN32X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN33X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN33X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AN33X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND2X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND3X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND3X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND4X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND4X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND4X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND5X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND5X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND5X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND6X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND6X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AND6X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO211X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO211X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO211X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO21X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO21X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO21X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO221X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO221X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO221X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO222X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO222X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO222X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO22X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO22X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO22X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO311X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO311X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO311X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO31X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO31X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO31X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO321X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO321X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO321X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO32X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO32X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO32X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO33X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO33X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/AO33X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHCX12
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHCX20
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHX12
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHX16
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHX20
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHX6
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHX8
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLCX12
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLCX20
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLX12
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLX16
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLX20
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLX6
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLX8
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUCX12
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUCX16
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUCX20
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUCX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUCX6
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUCX8
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUX12
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUX16
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUX20
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUX3
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUX6
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BUX8
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFQX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRQX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRSQX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRSQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRSX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFRX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFSQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFSQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFSX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFFX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRQX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRSQX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRSQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRSX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRRX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRSQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRSQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRSX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DFRX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRSQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRSQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRSX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHRX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHSQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHSQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHSX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLHX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRSQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRSQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRSX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLRX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLSQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLSQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLSX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLLX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EN2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EN2X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EN2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EN3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EN3X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EN3X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EO2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EO2X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EO2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EO3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EO3X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/EO3X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/FAX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/FAX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/FAX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/HAX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/HAX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/HAX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/INX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/INX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/INX6
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHCX12
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHCX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHX12
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHX16
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHX20
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHX3
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHX6
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHX8
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLCX12
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLCX20
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLX12
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLX16
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLX20
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLX3
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLX6
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLX8
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU2IX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU2IX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU2IX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU2X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU4IX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU4IX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU4IX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU4X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU4X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/MU4X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA2I1X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA2I1X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA2I1X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA2X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA2X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA3I1X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA3I1X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA3I1X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA3I2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA3I2X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA3I2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA3X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA3X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4I1X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4I1X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4I1X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4I2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4I2X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4I2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4I3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4I3X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4I3X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA4X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I1X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I1X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I1X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I2X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I3X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I3X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I4X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I4X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5I4X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA5X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I1X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I1X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I1X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I2X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I3X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I3X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I4X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I4X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I4X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I5X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I5X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6I5X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NA6X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO2I1X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO2I1X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO2I1X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO2X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO2X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO3I1X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO3I1X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO3I1X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO3I2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO3I2X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO3I2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO3X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO3X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4I1X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4I1X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4I1X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4I2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4I2X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4I2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4I3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4I3X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4I3X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO4X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I1X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I1X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I1X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I2X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I3X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I3X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I4X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I4X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5I4X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO5X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I1X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I1X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I1X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I2X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I3X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I3X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I4X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I4X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I4X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I5X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I5X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6I5X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/NO6X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA211X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA211X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA211X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA21X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA21X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA21X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA221X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA221X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA221X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA222X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA222X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA222X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA22X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA22X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA22X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA311X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA311X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA311X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA31X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA31X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA31X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA321X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA321X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA321X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA32X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA32X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA32X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA33X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA33X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OA33X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON211X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON211X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON211X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON21X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON21X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON21X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON221X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON221X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON221X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON222X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON222X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON222X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON22X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON22X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON22X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON311X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON311X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON311X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON31X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON31X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON31X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON321X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON321X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON321X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON32X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON32X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON32X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON33X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON33X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ON33X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR2X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR2X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR2X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR3X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR3X2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR3X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR4X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR4X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR4X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR5X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR5X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR5X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR6X0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR6X1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/OR6X4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFQX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRQX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRSQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRSQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRSX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFRX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFSQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFSQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFSX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFFX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRQX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRQX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRSQX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRSQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRSX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRRX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRSQX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRSQX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRSQX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRSX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRSX2
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRSX4
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRX0
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRX1
[02/07 14:09:33    48s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/SDFRX2
[02/07 14:09:33    48s] Reading floorplan file - /home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/riscv_steel_core.fp.gz (mem = 745.0M).
[02/07 14:09:34    48s] *info: reset 7576 existing net BottomPreferredLayer and AvoidDetour
[02/07 14:09:34    48s] Deleting old partition specification.
[02/07 14:09:34    48s] Set FPlanBox to (0 0 555030 552660)
[02/07 14:09:34    48s]  ... processed partition successfully.
[02/07 14:09:34    48s] There are 84 nets with weight being set
[02/07 14:09:34    48s] There are 84 nets with bottomPreferredRoutingLayer being set
[02/07 14:09:34    48s] There are 84 nets with avoidDetour being set
[02/07 14:09:34    48s] Extracting standard cell pins and blockage ...... 
[02/07 14:09:34    48s] Pin and blockage extraction finished
[02/07 14:09:34    48s] Delete all existing relative floorplan constraints.
[02/07 14:09:34    48s] *** End loading floorplan (cpu = 0:00:00.1, mem = 745.0M) ***
[02/07 14:09:34    48s] *** Checked 2 GNC rules.
[02/07 14:09:34    48s] *** applyConnectGlobalNets disabled.
[02/07 14:09:34    48s] Reading placement file - /home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/riscv_steel_core.place.gz.
[02/07 14:09:34    48s] ** Reading stdCellPlacement "/home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/riscv_steel_core.place.gz" ...
[02/07 14:09:34    48s] *** Checked 2 GNC rules.
[02/07 14:09:34    48s] *** applyConnectGlobalNets disabled.
[02/07 14:09:34    48s] *** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=749.1M) ***
[02/07 14:09:34    48s] Total net length = 4.308e+05 (2.425e+05 1.884e+05) (ext = 7.971e+04)
[02/07 14:09:34    48s] *** Checked 2 GNC rules.
[02/07 14:09:34    48s] *** Applying global-net connections...
[02/07 14:09:34    48s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/07 14:09:34    48s] Reading routing file - /home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/riscv_steel_core.route.gz.
[02/07 14:09:34    48s] Reading Innovus routing data (Created by Innovus v15.20-p005_1 on Tue Jan 31 14:51:52 2023 Format: 15.2) ...
[02/07 14:09:34    48s] routingBox: (0 0) (555030 552660)
[02/07 14:09:34    48s] Suppress "**WARN ..." messages.
[02/07 14:09:34    48s] coreBox:    (5040 5490) (549990 547170)
[02/07 14:09:34    48s] Un-suppress "**WARN ..." messages.
[02/07 14:09:34    48s] *** Total 7426 nets are successfully restored.
[02/07 14:09:34    48s] *** Completed restoreRoute (cpu=0:00:00.2 real=0:00:00.0 mem=762.1M) ***
[02/07 14:09:34    48s] Loading Drc markers ...
[02/07 14:09:34    48s] ... 25 markers are loaded ...
[02/07 14:09:34    48s] ... 16 geometry drc markers are loaded ...
[02/07 14:09:34    48s] ... 1 antenna drc markers are loaded ...
[02/07 14:09:34    48s] Initializing multi-corner capacitance tables ... 
[02/07 14:09:34    48s] Initializing multi-corner resistance tables ...
[02/07 14:09:34    48s] Set Default Net Delay as 1000 ps.
[02/07 14:09:34    48s] Set Default Net Load as 0.5 pF. 
[02/07 14:09:34    48s] Set Using Default Delay Limit as 1000.
[02/07 14:09:34    48s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/07 14:09:34    48s] source /home/inf01185/enrico.pizzol/cci-2/steel/synthesis/steel_etapa_4e5.dat/riscv_steel_core_power_constraints.tcl
[02/07 14:09:34    48s] 'set_default_switching_activity' finished successfully.
[02/07 14:09:34    48s] Summary for sequential cells idenfication: 
[02/07 14:09:34    48s] Identified SBFF number: 128
[02/07 14:09:34    48s] Identified MBFF number: 0
[02/07 14:09:34    48s] Not identified SBFF number: 0
[02/07 14:09:34    48s] Not identified MBFF number: 0
[02/07 14:09:34    48s] Number of sequential cells which are not FFs: 106
[02/07 14:09:34    48s] 
[02/07 14:09:34    49s] Extracting original clock gating for clock... 
[02/07 14:09:35    49s]   clock_tree clock contains 1652 sinks and 0 clock gates.
[02/07 14:09:35    49s]   Extraction for clock complete.
[02/07 14:09:35    49s] Extracting original clock gating for clock done.
[02/07 14:09:35    49s] 
[02/07 14:09:35    49s] *** Summary of all messages that are not suppressed in this session:
[02/07 14:09:35    49s] Severity  ID               Count  Summary                                  
[02/07 14:09:35    49s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/07 14:09:35    49s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/07 14:09:35    49s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[02/07 14:09:35    49s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[02/07 14:09:35    49s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[02/07 14:09:35    49s] ERROR     IMPEXT-2509          1  The '%s' option is not allowed in the pr...
[02/07 14:09:35    49s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[02/07 14:09:35    49s] WARNING   IMPOPT-3058        503  Cell %s/%s already has a dont_use attrib...
[02/07 14:09:35    49s] *** Message Summary: 2951 warning(s), 1 error(s)
[02/07 14:09:35    49s] 
[02/07 14:09:35    49s] 3
[02/07 14:09:35    49s] [DEV]innovus 9>  *** Starting Verify Geometry (MEM: 951.3) ***
[02/07 14:14:42    86s] 
[02/07 14:14:42    86s]   VERIFY GEOMETRY ...... Starting Verification
[02/07 14:14:42    86s]   VERIFY GEOMETRY ...... Initializing
[02/07 14:14:42    86s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/07 14:14:42    86s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/07 14:14:42    86s]                   ...... bin size: 4160
[02/07 14:14:42    86s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/07 14:14:42    86s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/07 14:14:45    88s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[02/07 14:14:45    88s] 
[02/07 14:14:48    92s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/07 14:14:48    92s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/07 14:14:48    92s]   VERIFY GEOMETRY ...... SameNet        :  3 Viols.
[02/07 14:14:48    92s]   VERIFY GEOMETRY ...... SameNet        :  3 Viols.
[02/07 14:14:48    92s]   VERIFY GEOMETRY ...... Wiring         :  5 Viols.
[02/07 14:14:48    92s]   VERIFY GEOMETRY ...... Wiring         :  5 Viols.
[02/07 14:14:48    92s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/07 14:14:48    92s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/07 14:14:48    92s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 8 Viols. 0 Wrngs.
[02/07 14:14:48    92s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 8 Viols. 0 Wrngs.
[02/07 14:14:48    92s] VG: elapsed time: 6.00
[02/07 14:14:48    92s] Begin Summary ...
[02/07 14:14:48    92s]   Cells       : 0
[02/07 14:14:48    92s]   SameNet     : 3
[02/07 14:14:48    92s]   Wiring      : 4
[02/07 14:14:48    92s]   Antenna     : 0
[02/07 14:14:48    92s]   Short       : 1
[02/07 14:14:48    92s]   Overlap     : 0
[02/07 14:14:48    92s] End Summary
[02/07 14:14:48    92s] 
[02/07 14:14:48    92s]   Verification Complete : 8 Viols.  0 Wrngs.
[02/07 14:14:48    92s] 
[02/07 14:14:48    92s] **********End: VERIFY GEOMETRY**********
[02/07 14:14:48    92s]  *** verify geometry (CPU: 0:00:05.8  MEM: 289.0M)
[02/07 14:14:48    92s] 
[02/07 14:15:38    96s] check_drc
[02/07 14:15:38    96s]  *** Starting Verify DRC (MEM: 1240.2) ***
[02/07 14:15:38    96s] 
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD8P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD4SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD4SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD4P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD2SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD2P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD24SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD24SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD24P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD1P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD16SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD16SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD16P does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS8SP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS8SMP does not have antenna diff area.
[02/07 14:15:39    96s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS8P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS4SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS4SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS4P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS2SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS2P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS24SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS24SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS24P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS1P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS16SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS16SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS16P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD8SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD8SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD8P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD4SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD4SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD4P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD2SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD2P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD24SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD24SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD24P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD1P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD16SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD16SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD16P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD8SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD8SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD8P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD4SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD4SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD4P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD2SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD2P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD24SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD24SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD24P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD1P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD16SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD16SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD16P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL8SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL8SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL8P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL4SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL4SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL4P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL2SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL2P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL24SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL24SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL24P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL1P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL16SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL16SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL16P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD8SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD8SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD8P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD4SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD4SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD4P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD2SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD2P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD24SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD24SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD24P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD1P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD16SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD16SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD16P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD8SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD8SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD8P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD4SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD4SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD4P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD2SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD2P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD24SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD24SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD24P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD1P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD16SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD16SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD16P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA8SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA8SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA8P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA4SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA4SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA4P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA2SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA2P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA24SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA24SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA24P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA1P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA16SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA16SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA16P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC8SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC8SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC8P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC4SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC4SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC4P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC2SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC2P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC24SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC24SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC24P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC1P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC16SP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC16SMP does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC16P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW APR00P does not have antenna diff area.
[02/07 14:15:39    97s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW APR00DP does not have antenna diff area.
[02/07 14:15:40    98s]   VERIFY DRC ...... Starting Verification
[02/07 14:15:40    98s]   VERIFY DRC ...... Initializing
[02/07 14:15:40    98s]   VERIFY DRC ...... Deleting Existing Violations
[02/07 14:15:40    98s]   VERIFY DRC ...... Creating Sub-Areas
[02/07 14:15:40    98s]   VERIFY DRC ...... Using new threading
[02/07 14:15:40    98s]   VERIFY DRC ...... Sub-Area : 1 of 1
[02/07 14:15:46   104s]   VERIFY DRC ...... Sub-Area : 1 complete 120 Viols.
[02/07 14:15:46   104s] 
[02/07 14:15:46   104s]   Verification Complete : 120 Viols.
[02/07 14:15:46   104s] 
[02/07 14:15:46   104s]  *** End Verify DRC (CPU: 0:00:06.0  ELAPSED TIME: 6.00  MEM: 150.3M) ***
[02/07 14:15:46   104s] 
[02/07 14:17:37   118s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[02/07 14:18:25   125s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[02/07 14:18:26   125s] Innovus terminated by user interrupt.
