	component system is
		port (
			clk_clk                            : in    std_logic := 'X'; -- clk
			dht11_0_external_connection_export : inout std_logic := 'X'; -- export
			reset_reset_n                      : in    std_logic := 'X'  -- reset_n
		);
	end component system;

