Protel Design System Design Rule Check
PCB File : F:\GitAltium\WUB\WUB\PCB1.PcbDoc
Date     : 27.08.2020
Time     : 11:39:08

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) ((ObjectKind = 'Via') And (Net = 'GND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=0.5mm) (Preferred=0.2mm) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.1697mm < 0.254mm) Between Arc (4.475mm,7.905mm) on Top Overlay And Pad D6-1(4.005mm,8.205mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1697mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (10.24mm,13.65mm) on Bottom Overlay And Pad VD1-1(9.74mm,13.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2463mm < 0.254mm) Between Arc (11.2675mm,14.13mm) on Bottom Overlay And Pad D3-1(11.7375mm,14.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2463mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.53mm,3.41mm)(2.53mm,3.41mm) on Top Overlay And Pad R5-1(2.03mm,3.01mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (2.53mm,1.81mm)(2.53mm,3.41mm) on Top Overlay And Pad R5-1(2.03mm,3.01mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.53mm,1.81mm)(1.53mm,3.41mm) on Top Overlay And Pad R5-1(2.03mm,3.01mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.53mm,1.81mm)(2.53mm,1.81mm) on Top Overlay And Pad R5-2(2.03mm,2.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (2.53mm,1.81mm)(2.53mm,3.41mm) on Top Overlay And Pad R5-2(2.03mm,2.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.53mm,1.81mm)(1.53mm,3.41mm) on Top Overlay And Pad R5-2(2.03mm,2.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (6.54mm,5.7mm)(6.54mm,8.25mm) on Top Overlay And Pad XTAL3-2(7.1mm,7.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (6.54mm,8.25mm)(8.7mm,8.25mm) on Top Overlay And Pad XTAL3-2(7.1mm,7.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (8.7mm,5.7mm)(8.7mm,8.25mm) on Top Overlay And Pad XTAL3-GND(8.15mm,7.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (6.54mm,8.25mm)(8.7mm,8.25mm) on Top Overlay And Pad XTAL3-GND(8.15mm,7.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (8.7mm,5.7mm)(8.7mm,8.25mm) on Top Overlay And Pad XTAL3-1(8.15mm,6.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (6.54mm,5.7mm)(8.7mm,5.7mm) on Top Overlay And Pad XTAL3-1(8.15mm,6.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (6.54mm,5.7mm)(6.54mm,8.25mm) on Top Overlay And Pad XTAL3-GND(7.1mm,6.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (6.54mm,5.7mm)(8.7mm,5.7mm) on Top Overlay And Pad XTAL3-GND(7.1mm,6.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (16.36mm,5.34mm)(16.36mm,8.44mm) on Top Overlay And Pad XTAL1-1(17.26mm,7.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (18.16mm,5.34mm)(18.16mm,8.44mm) on Top Overlay And Pad XTAL1-1(17.26mm,7.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (16.36mm,8.44mm)(18.16mm,8.44mm) on Top Overlay And Pad XTAL1-1(17.26mm,7.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (16.36mm,5.34mm)(16.36mm,8.44mm) on Top Overlay And Pad XTAL1-2(17.26mm,6.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (18.16mm,5.34mm)(18.16mm,8.44mm) on Top Overlay And Pad XTAL1-2(17.26mm,6.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (16.36mm,5.34mm)(18.16mm,5.34mm) on Top Overlay And Pad XTAL1-2(17.26mm,6.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (5.58mm,2.79mm)(5.58mm,3.79mm) on Top Overlay And Pad VT1-3(5.28mm,3.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (4.28mm,2.79mm)(5.58mm,2.79mm) on Top Overlay And Pad VT1-3(5.28mm,3.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (4.28mm,3.79mm)(5.58mm,3.79mm) on Top Overlay And Pad VT1-3(5.28mm,3.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (4.28mm,2.79mm)(4.28mm,3.79mm) on Top Overlay And Pad VT1-1(4.63mm,3.49mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (4.28mm,3.79mm)(5.58mm,3.79mm) on Top Overlay And Pad VT1-1(4.63mm,3.49mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (4.28mm,2.79mm)(4.28mm,3.79mm) on Top Overlay And Pad VT1-2(4.63mm,3.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (4.28mm,2.79mm)(5.58mm,2.79mm) on Top Overlay And Pad VT1-2(4.63mm,3.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (19.17mm,28.48mm)(19.17mm,29.48mm) on Top Overlay And Pad T1-3(19.47mm,28.98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (19.17mm,28.48mm)(20.47mm,28.48mm) on Top Overlay And Pad T1-3(19.47mm,28.98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (19.17mm,29.48mm)(20.47mm,29.48mm) on Top Overlay And Pad T1-3(19.47mm,28.98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (20.47mm,28.48mm)(20.47mm,29.48mm) on Top Overlay And Pad T1-1(20.12mm,28.78mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (19.17mm,28.48mm)(20.47mm,28.48mm) on Top Overlay And Pad T1-1(20.12mm,28.78mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (20.47mm,28.48mm)(20.47mm,29.48mm) on Top Overlay And Pad T1-2(20.12mm,29.18mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (19.17mm,29.48mm)(20.47mm,29.48mm) on Top Overlay And Pad T1-2(20.12mm,29.18mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (2.81mm,2.47mm)(2.81mm,4.07mm) on Top Overlay And Pad R2-1(3.31mm,2.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (3.81mm,2.47mm)(3.81mm,4.07mm) on Top Overlay And Pad R2-1(3.31mm,2.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (2.81mm,2.47mm)(3.81mm,2.47mm) on Top Overlay And Pad R2-1(3.31mm,2.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (2.81mm,2.47mm)(2.81mm,4.07mm) on Top Overlay And Pad R2-2(3.31mm,3.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (3.81mm,2.47mm)(3.81mm,4.07mm) on Top Overlay And Pad R2-2(3.31mm,3.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (2.81mm,4.07mm)(3.81mm,4.07mm) on Top Overlay And Pad R2-2(3.31mm,3.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (20.86mm,28.05mm)(20.86mm,29.65mm) on Top Overlay And Pad R1-1(21.36mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (21.86mm,28.05mm)(21.86mm,29.65mm) on Top Overlay And Pad R1-1(21.36mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (20.86mm,29.65mm)(21.86mm,29.65mm) on Top Overlay And Pad R1-1(21.36mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (20.86mm,28.05mm)(20.86mm,29.65mm) on Top Overlay And Pad R1-2(21.36mm,28.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (21.86mm,28.05mm)(21.86mm,29.65mm) on Top Overlay And Pad R1-2(21.36mm,28.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (20.86mm,28.05mm)(21.86mm,28.05mm) on Top Overlay And Pad R1-2(21.36mm,28.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (12.41mm,8.87mm)(12.41mm,9.87mm) on Top Overlay And Pad L2-2(12.01mm,9.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (10.71mm,8.87mm)(12.41mm,8.87mm) on Top Overlay And Pad L2-2(12.01mm,9.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (10.71mm,9.87mm)(12.41mm,9.87mm) on Top Overlay And Pad L2-2(12.01mm,9.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (10.71mm,8.87mm)(10.71mm,9.87mm) on Top Overlay And Pad L2-1(11.11mm,9.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (10.71mm,8.87mm)(12.41mm,8.87mm) on Top Overlay And Pad L2-1(11.11mm,9.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (10.71mm,9.87mm)(12.41mm,9.87mm) on Top Overlay And Pad L2-1(11.11mm,9.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (10.26mm,8.81mm)(10.26mm,9.81mm) on Top Overlay And Pad L1-2(9.86mm,9.31mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (8.56mm,8.81mm)(10.26mm,8.81mm) on Top Overlay And Pad L1-2(9.86mm,9.31mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (8.56mm,9.81mm)(10.26mm,9.81mm) on Top Overlay And Pad L1-2(9.86mm,9.31mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (8.56mm,8.81mm)(8.56mm,9.81mm) on Top Overlay And Pad L1-1(8.96mm,9.31mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (8.56mm,8.81mm)(10.26mm,8.81mm) on Top Overlay And Pad L1-1(8.96mm,9.31mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (8.56mm,9.81mm)(10.26mm,9.81mm) on Top Overlay And Pad L1-1(8.96mm,9.31mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (20.495mm,26.245mm)(20.895mm,26.245mm) on Top Overlay And Pad J1-2(22.22mm,26.42mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (20.495mm,23.645mm)(20.895mm,23.645mm) on Top Overlay And Pad J1-2(22.22mm,23.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (20.495mm,23.645mm)(20.495mm,24.145mm) on Top Overlay And Pad J1-1(20.695mm,24.945mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (20.495mm,25.745mm)(20.495mm,26.245mm) on Top Overlay And Pad J1-1(20.695mm,24.945mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (3.075mm,7.805mm)(4.075mm,7.805mm) on Top Overlay And Pad D6-4(3.175mm,8.205mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (3.075mm,9.205mm)(4.075mm,9.205mm) on Top Overlay And Pad D6-3(3.175mm,8.855mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (3.075mm,7.805mm)(4.075mm,7.805mm) on Top Overlay And Pad D6-1(4.005mm,8.205mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (3.075mm,9.205mm)(4.075mm,9.205mm) on Top Overlay And Pad D6-2(4.005mm,8.855mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2459mm < 0.254mm) Between Track (14.79mm,1.47mm)(14.79mm,2.43mm) on Top Overlay And Pad D4-20(14.54mm,3.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2459mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2459mm < 0.254mm) Between Track (14.79mm,2.43mm)(16.35mm,2.43mm) on Top Overlay And Pad D4-20(14.54mm,3.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2459mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.79mm,1.47mm)(14.79mm,2.43mm) on Top Overlay And Pad C23-2(15.17mm,1.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.79mm,2.43mm)(16.35mm,2.43mm) on Top Overlay And Pad C23-2(15.17mm,1.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.79mm,1.47mm)(16.35mm,1.47mm) on Top Overlay And Pad C23-2(15.17mm,1.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (16.35mm,1.47mm)(16.35mm,2.43mm) on Top Overlay And Pad C23-1(15.97mm,1.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.79mm,2.43mm)(16.35mm,2.43mm) on Top Overlay And Pad C23-1(15.97mm,1.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.79mm,1.47mm)(16.35mm,1.47mm) on Top Overlay And Pad C23-1(15.97mm,1.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (8.1mm,4.31mm)(8.1mm,5.27mm) on Top Overlay And Pad C14-2(7.72mm,4.79mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.54mm,4.31mm)(8.1mm,4.31mm) on Top Overlay And Pad C14-2(7.72mm,4.79mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.54mm,5.27mm)(8.1mm,5.27mm) on Top Overlay And Pad C14-2(7.72mm,4.79mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.54mm,4.31mm)(6.54mm,5.27mm) on Top Overlay And Pad C14-1(6.92mm,4.79mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.54mm,4.31mm)(8.1mm,4.31mm) on Top Overlay And Pad C14-1(6.92mm,4.79mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.54mm,5.27mm)(8.1mm,5.27mm) on Top Overlay And Pad C14-1(6.92mm,4.79mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.56mm,7.82mm)(2.52mm,7.82mm) on Top Overlay And Pad C8-2(2.04mm,8.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.56mm,7.82mm)(1.56mm,9.38mm) on Top Overlay And Pad C8-2(2.04mm,8.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.52mm,7.82mm)(2.52mm,9.38mm) on Top Overlay And Pad C8-2(2.04mm,8.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.56mm,9.38mm)(2.52mm,9.38mm) on Top Overlay And Pad C8-1(2.04mm,9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.56mm,7.82mm)(1.56mm,9.38mm) on Top Overlay And Pad C8-1(2.04mm,9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.52mm,7.82mm)(2.52mm,9.38mm) on Top Overlay And Pad C8-1(2.04mm,9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (5.16mm,7.91mm)(6.12mm,7.91mm) on Top Overlay And Pad C7-2(5.64mm,7.53mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.12mm,6.35mm)(6.12mm,7.91mm) on Top Overlay And Pad C7-2(5.64mm,7.53mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (5.16mm,6.35mm)(5.16mm,7.91mm) on Top Overlay And Pad C7-2(5.64mm,7.53mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (5.16mm,6.35mm)(6.12mm,6.35mm) on Top Overlay And Pad C7-1(5.64mm,6.73mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.12mm,6.35mm)(6.12mm,7.91mm) on Top Overlay And Pad C7-1(5.64mm,6.73mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (5.16mm,6.35mm)(5.16mm,7.91mm) on Top Overlay And Pad C7-1(5.64mm,6.73mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (18.56mm,7.46mm)(18.56mm,9.02mm) on Top Overlay And Pad C5-2(19.04mm,7.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (19.52mm,7.46mm)(19.52mm,9.02mm) on Top Overlay And Pad C5-2(19.04mm,7.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (18.56mm,7.46mm)(19.52mm,7.46mm) on Top Overlay And Pad C5-2(19.04mm,7.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (18.56mm,7.46mm)(18.56mm,9.02mm) on Top Overlay And Pad C5-1(19.04mm,8.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (19.52mm,7.46mm)(19.52mm,9.02mm) on Top Overlay And Pad C5-1(19.04mm,8.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (18.56mm,9.02mm)(19.52mm,9.02mm) on Top Overlay And Pad C5-1(19.04mm,8.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (18.56mm,5.5mm)(18.56mm,7.06mm) on Top Overlay And Pad C3-2(19.04mm,6.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (19.52mm,5.5mm)(19.52mm,7.06mm) on Top Overlay And Pad C3-2(19.04mm,6.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (18.56mm,7.06mm)(19.52mm,7.06mm) on Top Overlay And Pad C3-2(19.04mm,6.68mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (18.56mm,5.5mm)(18.56mm,7.06mm) on Top Overlay And Pad C3-1(19.04mm,5.88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (19.52mm,5.5mm)(19.52mm,7.06mm) on Top Overlay And Pad C3-1(19.04mm,5.88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (18.56mm,5.5mm)(19.52mm,5.5mm) on Top Overlay And Pad C3-1(19.04mm,5.88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1098mm < 0.254mm) Between Track (6.54mm,4.31mm)(6.54mm,5.27mm) on Top Overlay And Pad Free-3(6.07mm,4.98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (6.54mm,5.27mm)(8.1mm,5.27mm) on Top Overlay And Pad Free-3(6.07mm,4.98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1988mm < 0.254mm) Between Track (6.54mm,4.31mm)(6.54mm,5.27mm) on Top Overlay And Pad Free-4(6.04mm,4.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1988mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1933mm < 0.254mm) Between Track (5.58mm,2.79mm)(5.58mm,3.79mm) on Top Overlay And Pad Free-4(6.04mm,4.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1933mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1933mm < 0.254mm) Between Track (4.28mm,3.79mm)(5.58mm,3.79mm) on Top Overlay And Pad Free-4(6.04mm,4.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1933mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1988mm < 0.254mm) Between Track (6.54mm,4.31mm)(8.1mm,4.31mm) on Top Overlay And Pad Free-4(6.04mm,4.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1988mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (8.5mm,2.85mm)(8.5mm,4.05mm) on Top Overlay And Pad C15-2(8mm,3.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (6.7mm,2.85mm)(8.5mm,2.85mm) on Top Overlay And Pad C15-2(8mm,3.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (6.7mm,4.05mm)(8.5mm,4.05mm) on Top Overlay And Pad C15-2(8mm,3.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (6.7mm,2.85mm)(6.7mm,4.05mm) on Top Overlay And Pad C15-1(7.2mm,3.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (6.7mm,2.85mm)(8.5mm,2.85mm) on Top Overlay And Pad C15-1(7.2mm,3.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (6.7mm,4.05mm)(8.5mm,4.05mm) on Top Overlay And Pad C15-1(7.2mm,3.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.5mm,1.56mm)(7.5mm,2.56mm) on Top Overlay And Pad R17-1(7.9mm,2.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.5mm,2.56mm)(9.1mm,2.56mm) on Top Overlay And Pad R17-1(7.9mm,2.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.5mm,1.56mm)(9.1mm,1.56mm) on Top Overlay And Pad R17-1(7.9mm,2.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.1mm,1.56mm)(9.1mm,2.56mm) on Top Overlay And Pad R17-2(8.7mm,2.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.5mm,2.56mm)(9.1mm,2.56mm) on Top Overlay And Pad R17-2(8.7mm,2.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.5mm,1.56mm)(9.1mm,1.56mm) on Top Overlay And Pad R17-2(8.7mm,2.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (8.06mm,8.63mm)(8.06mm,9.59mm) on Top Overlay And Pad C17-2(7.68mm,9.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.5mm,8.63mm)(8.06mm,8.63mm) on Top Overlay And Pad C17-2(7.68mm,9.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.5mm,9.59mm)(8.06mm,9.59mm) on Top Overlay And Pad C17-2(7.68mm,9.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.5mm,8.63mm)(6.5mm,9.59mm) on Top Overlay And Pad C17-1(6.88mm,9.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.5mm,8.63mm)(8.06mm,8.63mm) on Top Overlay And Pad C17-1(6.88mm,9.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.5mm,9.59mm)(8.06mm,9.59mm) on Top Overlay And Pad C17-1(6.88mm,9.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1998mm < 0.254mm) Between Track (15.74mm,22.49mm)(15.74mm,27.49mm) on Top Overlay And Pad D2-33(16.94mm,26.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1998mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1998mm < 0.254mm) Between Track (15.74mm,22.49mm)(15.74mm,27.49mm) on Top Overlay And Pad D2-32(16.94mm,24.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1998mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1998mm < 0.254mm) Between Track (15.74mm,22.49mm)(15.74mm,27.49mm) on Top Overlay And Pad D2-31(16.94mm,23.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1998mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1998mm < 0.254mm) Between Track (15.74mm,22.49mm)(15.74mm,27.49mm) on Top Overlay And Pad D2-30(16.94mm,22.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1998mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (13.69mm,22.49mm)(15.74mm,22.49mm) on Top Overlay And Pad D2-30(16.94mm,22.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (19.66mm,20.57mm)(20.06mm,20.57mm) on Bottom Overlay And Pad C2-2(21.86mm,21.07mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (23.66mm,20.57mm)(23.96mm,20.57mm) on Bottom Overlay And Pad C2-2(21.86mm,21.07mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (19.66mm,27.57mm)(20.06mm,27.57mm) on Bottom Overlay And Pad C2-1(21.86mm,27.07mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2412mm < 0.254mm) Between Track (19.46mm,28.17mm)(20.06mm,28.17mm) on Bottom Overlay And Pad C2-1(21.86mm,27.07mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2412mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (23.66mm,27.57mm)(23.96mm,27.57mm) on Bottom Overlay And Pad C2-1(21.86mm,27.07mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2183mm < 0.254mm) Between Track (18.265mm,22.16mm)(18.46mm,22.16mm) on Bottom Overlay And Pad D7-1(17.665mm,22.485mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2183mm < 0.254mm) Between Track (13.06mm,22.16mm)(13.255mm,22.16mm) on Bottom Overlay And Pad D7-4(13.855mm,22.485mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2183mm < 0.254mm) Between Track (13.06mm,28.56mm)(13.255mm,28.56mm) on Bottom Overlay And Pad D7-5(13.855mm,28.235mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2183mm < 0.254mm) Between Track (18.265mm,28.56mm)(18.46mm,28.56mm) on Bottom Overlay And Pad D7-8(17.665mm,28.235mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1943mm < 0.254mm) Between Track (10.04mm,14.25mm)(10.04mm,15.15mm) on Bottom Overlay And Pad VD1-1(9.74mm,13.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1943mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1943mm < 0.254mm) Between Track (8.14mm,14.25mm)(8.14mm,15.15mm) on Bottom Overlay And Pad VD1-5(8.44mm,13.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1943mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1943mm < 0.254mm) Between Track (8.14mm,14.25mm)(8.14mm,15.15mm) on Bottom Overlay And Pad VD1-4(8.44mm,15.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1943mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1943mm < 0.254mm) Between Track (10.04mm,14.25mm)(10.04mm,15.15mm) on Bottom Overlay And Pad VD1-2(9.74mm,15.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1943mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (16.24mm,6.19mm)(17.2mm,6.19mm) on Bottom Overlay And Pad C18-2(16.72mm,6.57mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (17.2mm,6.19mm)(17.2mm,7.75mm) on Bottom Overlay And Pad C18-2(16.72mm,6.57mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (16.24mm,6.19mm)(16.24mm,7.75mm) on Bottom Overlay And Pad C18-2(16.72mm,6.57mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (16.24mm,7.75mm)(17.2mm,7.75mm) on Bottom Overlay And Pad C18-1(16.72mm,7.37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (17.2mm,6.19mm)(17.2mm,7.75mm) on Bottom Overlay And Pad C18-1(16.72mm,7.37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (16.24mm,6.19mm)(16.24mm,7.75mm) on Bottom Overlay And Pad C18-1(16.72mm,7.37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.88mm,6.2mm)(14.88mm,7.76mm) on Bottom Overlay And Pad C22-2(15.36mm,7.38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.84mm,6.2mm)(15.84mm,7.76mm) on Bottom Overlay And Pad C22-2(15.36mm,7.38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.88mm,7.76mm)(15.84mm,7.76mm) on Bottom Overlay And Pad C22-2(15.36mm,7.38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.88mm,6.2mm)(14.88mm,7.76mm) on Bottom Overlay And Pad C22-1(15.36mm,6.58mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.84mm,6.2mm)(15.84mm,7.76mm) on Bottom Overlay And Pad C22-1(15.36mm,6.58mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.88mm,6.2mm)(15.84mm,6.2mm) on Bottom Overlay And Pad C22-1(15.36mm,6.58mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.27mm,7.78mm)(12.23mm,7.78mm) on Bottom Overlay And Pad C21-2(11.75mm,8.16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.23mm,7.78mm)(12.23mm,9.34mm) on Bottom Overlay And Pad C21-2(11.75mm,8.16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.27mm,7.78mm)(11.27mm,9.34mm) on Bottom Overlay And Pad C21-2(11.75mm,8.16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.27mm,9.34mm)(12.23mm,9.34mm) on Bottom Overlay And Pad C21-1(11.75mm,8.96mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.23mm,7.78mm)(12.23mm,9.34mm) on Bottom Overlay And Pad C21-1(11.75mm,8.96mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.27mm,7.78mm)(11.27mm,9.34mm) on Bottom Overlay And Pad C21-1(11.75mm,8.96mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.69mm,4.25mm)(16.65mm,4.25mm) on Bottom Overlay And Pad C9-2(16.17mm,4.63mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (16.65mm,4.25mm)(16.65mm,5.81mm) on Bottom Overlay And Pad C9-2(16.17mm,4.63mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.69mm,4.25mm)(15.69mm,5.81mm) on Bottom Overlay And Pad C9-2(16.17mm,4.63mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.69mm,5.81mm)(16.65mm,5.81mm) on Bottom Overlay And Pad C9-1(16.17mm,5.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (16.65mm,4.25mm)(16.65mm,5.81mm) on Bottom Overlay And Pad C9-1(16.17mm,5.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.69mm,4.25mm)(15.69mm,5.81mm) on Bottom Overlay And Pad C9-1(16.17mm,5.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.31mm,4.49mm)(15.31mm,5.45mm) on Bottom Overlay And Pad C10-2(14.93mm,4.97mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (13.75mm,4.49mm)(15.31mm,4.49mm) on Bottom Overlay And Pad C10-2(14.93mm,4.97mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (13.75mm,5.45mm)(15.31mm,5.45mm) on Bottom Overlay And Pad C10-2(14.93mm,4.97mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (13.75mm,4.49mm)(13.75mm,5.45mm) on Bottom Overlay And Pad C10-1(14.13mm,4.97mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (13.75mm,4.49mm)(15.31mm,4.49mm) on Bottom Overlay And Pad C10-1(14.13mm,4.97mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (13.75mm,5.45mm)(15.31mm,5.45mm) on Bottom Overlay And Pad C10-1(14.13mm,4.97mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (16.41mm,2.79mm)(16.41mm,3.75mm) on Bottom Overlay And Pad C12-2(16.03mm,3.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.85mm,2.79mm)(16.41mm,2.79mm) on Bottom Overlay And Pad C12-2(16.03mm,3.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.85mm,3.75mm)(16.41mm,3.75mm) on Bottom Overlay And Pad C12-2(16.03mm,3.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.85mm,2.79mm)(14.85mm,3.75mm) on Bottom Overlay And Pad C12-1(15.23mm,3.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.85mm,2.79mm)(16.41mm,2.79mm) on Bottom Overlay And Pad C12-1(15.23mm,3.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.85mm,3.75mm)(16.41mm,3.75mm) on Bottom Overlay And Pad C12-1(15.23mm,3.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (16.41mm,1.45mm)(16.41mm,2.41mm) on Bottom Overlay And Pad C13-2(16.03mm,1.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.85mm,2.41mm)(16.41mm,2.41mm) on Bottom Overlay And Pad C13-2(16.03mm,1.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.85mm,1.45mm)(16.41mm,1.45mm) on Bottom Overlay And Pad C13-2(16.03mm,1.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.85mm,1.45mm)(14.85mm,2.41mm) on Bottom Overlay And Pad C13-1(15.23mm,1.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.85mm,2.41mm)(16.41mm,2.41mm) on Bottom Overlay And Pad C13-1(15.23mm,1.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.85mm,1.45mm)(16.41mm,1.45mm) on Bottom Overlay And Pad C13-1(15.23mm,1.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.99mm,7.82mm)(3.99mm,9.38mm) on Bottom Overlay And Pad C11-2(3.51mm,8.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.03mm,7.82mm)(3.99mm,7.82mm) on Bottom Overlay And Pad C11-2(3.51mm,8.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.03mm,7.82mm)(3.03mm,9.38mm) on Bottom Overlay And Pad C11-2(3.51mm,8.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.99mm,7.82mm)(3.99mm,9.38mm) on Bottom Overlay And Pad C11-1(3.51mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.03mm,9.38mm)(3.99mm,9.38mm) on Bottom Overlay And Pad C11-1(3.51mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.03mm,7.82mm)(3.03mm,9.38mm) on Bottom Overlay And Pad C11-1(3.51mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (16.19mm,9.58mm)(16.19mm,10.58mm) on Bottom Overlay And Pad R6-1(15.79mm,10.08mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (14.59mm,10.58mm)(16.19mm,10.58mm) on Bottom Overlay And Pad R6-1(15.79mm,10.08mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (14.59mm,9.58mm)(16.19mm,9.58mm) on Bottom Overlay And Pad R6-1(15.79mm,10.08mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (14.59mm,9.58mm)(14.59mm,10.58mm) on Bottom Overlay And Pad R6-2(14.99mm,10.08mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (14.59mm,10.58mm)(16.19mm,10.58mm) on Bottom Overlay And Pad R6-2(14.99mm,10.08mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (14.59mm,9.58mm)(16.19mm,9.58mm) on Bottom Overlay And Pad R6-2(14.99mm,10.08mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (15.39mm,8.19mm)(16.99mm,8.19mm) on Bottom Overlay And Pad R4-1(15.79mm,8.69mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (15.39mm,9.19mm)(16.99mm,9.19mm) on Bottom Overlay And Pad R4-1(15.79mm,8.69mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (15.39mm,8.19mm)(15.39mm,9.19mm) on Bottom Overlay And Pad R4-1(15.79mm,8.69mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (15.39mm,8.19mm)(16.99mm,8.19mm) on Bottom Overlay And Pad R4-2(16.59mm,8.69mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (16.99mm,8.19mm)(16.99mm,9.19mm) on Bottom Overlay And Pad R4-2(16.59mm,8.69mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (15.39mm,9.19mm)(16.99mm,9.19mm) on Bottom Overlay And Pad R4-2(16.59mm,8.69mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (12.82mm,1.2mm)(12.82mm,2.2mm) on Bottom Overlay And Pad R7-1(13.22mm,1.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (12.82mm,1.2mm)(14.42mm,1.2mm) on Bottom Overlay And Pad R7-1(13.22mm,1.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (12.82mm,2.2mm)(14.42mm,2.2mm) on Bottom Overlay And Pad R7-1(13.22mm,1.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (14.42mm,1.2mm)(14.42mm,2.2mm) on Bottom Overlay And Pad R7-2(14.02mm,1.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (12.82mm,1.2mm)(14.42mm,1.2mm) on Bottom Overlay And Pad R7-2(14.02mm,1.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (12.82mm,2.2mm)(14.42mm,2.2mm) on Bottom Overlay And Pad R7-2(14.02mm,1.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
Rule Violations :215

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.0949mm < 0.254mm) Between Pad R7-2(14.02mm,1.7mm) on Bottom Layer And Pad *2-1(13.97mm,0.8mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.0949mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1097mm < 0.254mm) Between Pad R7-1(13.22mm,1.7mm) on Bottom Layer And Pad *2-1(13.97mm,0.8mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.1097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0984mm < 0.254mm) Between Pad R7-1(13.22mm,1.7mm) on Bottom Layer And Pad X2-1(12.7mm,0.8mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.0984mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R5-2(2.03mm,2.21mm) on Top Layer And Pad R5-1(2.03mm,3.01mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0968mm < 0.254mm) Between Pad XTAL3-GND(8.15mm,7.65mm) on Top Layer And Pad XTAL3-2(7.1mm,7.65mm) on Top Layer [Top Solder] Mask Sliver [0.0968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2376mm < 0.254mm) Between Via (8.81mm,5.49mm) from Top Layer to Bottom Layer And Pad XTAL3-1(8.15mm,6.3mm) on Top Layer [Top Solder] Mask Sliver [0.2376mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0968mm < 0.254mm) Between Pad XTAL3-GND(7.1mm,6.3mm) on Top Layer And Pad XTAL3-1(8.15mm,6.3mm) on Top Layer [Top Solder] Mask Sliver [0.0968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2534mm < 0.254mm) Between Via (16.18mm,7.97mm) from Top Layer to Bottom Layer And Pad XTAL1-1(17.26mm,7.64mm) on Top Layer [Top Solder] Mask Sliver [0.2534mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1848mm < 0.254mm) Between Via (16.27mm,5.43mm) from Top Layer to Bottom Layer And Pad XTAL1-2(17.26mm,6.14mm) on Top Layer [Top Solder] Mask Sliver [0.1848mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1183mm < 0.254mm) Between Via (18.17mm,5.42mm) from Top Layer to Bottom Layer And Pad XTAL1-2(17.26mm,6.14mm) on Top Layer [Top Solder] Mask Sliver [0.1183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2058mm < 0.254mm) Between Via (4.8298mm,2.7298mm) from Top Layer to Bottom Layer And Pad VT1-3(5.28mm,3.29mm) on Top Layer [Top Solder] Mask Sliver [0.2058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT1-1(4.63mm,3.49mm) on Top Layer And Pad VT1-3(5.28mm,3.29mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT1-2(4.63mm,3.09mm) on Top Layer And Pad VT1-3(5.28mm,3.29mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0586mm < 0.254mm) Between Via (4.8298mm,2.7298mm) from Top Layer to Bottom Layer And Pad VT1-2(4.63mm,3.09mm) on Top Layer [Top Solder] Mask Sliver [0.0586mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad T1-2(20.12mm,29.18mm) on Top Layer And Pad T1-3(19.47mm,28.98mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad T1-1(20.12mm,28.78mm) on Top Layer And Pad T1-3(19.47mm,28.98mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R2-2(3.31mm,3.67mm) on Top Layer And Pad R2-1(3.31mm,2.87mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1284mm < 0.254mm) Between Via (3.94mm,3.55mm) from Top Layer to Bottom Layer And Pad R2-2(3.31mm,3.67mm) on Top Layer [Top Solder] Mask Sliver [0.1284mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R1-2(21.36mm,28.45mm) on Top Layer And Pad R1-1(21.36mm,29.25mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1384mm < 0.254mm) Between Via (12.55mm,9.15mm) from Top Layer to Bottom Layer And Pad L2-2(12.01mm,9.37mm) on Top Layer [Top Solder] Mask Sliver [0.1384mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2468mm < 0.254mm) Between Pad J1-1(20.695mm,24.945mm) on Top Layer And Pad J1-2(22.22mm,26.42mm) on Top Layer [Top Solder] Mask Sliver [0.2468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2468mm < 0.254mm) Between Pad J1-2(22.22mm,23.47mm) on Top Layer And Pad J1-1(20.695mm,24.945mm) on Top Layer [Top Solder] Mask Sliver [0.2468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1917mm < 0.254mm) Between Via (4.36mm,4.51mm) from Top Layer to Bottom Layer And Pad D9-A1(4.18mm,4.98mm) on Top Layer [Top Solder] Mask Sliver [0.1917mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D9-B2(4.58mm,5.38mm) on Top Layer And Pad D9-A1(4.18mm,4.98mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D9-B1(4.58mm,4.98mm) on Top Layer And Pad D9-A2(4.18mm,5.38mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2073mm < 0.254mm) Between Via (4.36mm,4.51mm) from Top Layer to Bottom Layer And Pad D9-B1(4.58mm,4.98mm) on Top Layer [Top Solder] Mask Sliver [0.2073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D9-C2(4.98mm,5.38mm) on Top Layer And Pad D9-B1(4.58mm,4.98mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D9-C1(4.98mm,4.98mm) on Top Layer And Pad D9-B2(4.58mm,5.38mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D9-D2(5.38mm,5.38mm) on Top Layer And Pad D9-C1(4.98mm,4.98mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1484mm < 0.254mm) Between Via (4.98mm,5.84mm) from Top Layer to Bottom Layer And Pad D9-C2(4.98mm,5.38mm) on Top Layer [Top Solder] Mask Sliver [0.1484mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D9-D1(5.38mm,4.98mm) on Top Layer And Pad D9-C2(4.98mm,5.38mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0768mm < 0.254mm) Between Pad Free-3(6.07mm,4.98mm) on Top Layer And Pad D9-D1(5.38mm,4.98mm) on Top Layer [Top Solder] Mask Sliver [0.0768mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1844mm < 0.254mm) Between Pad Free-3(6.07mm,4.98mm) on Top Layer And Pad D9-D2(5.38mm,5.38mm) on Top Layer [Top Solder] Mask Sliver [0.1844mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0784mm < 0.254mm) Between Via (2.67mm,8.2mm) from Top Layer to Bottom Layer And Pad D6-4(3.175mm,8.205mm) on Top Layer [Top Solder] Mask Sliver [0.0784mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1768mm < 0.254mm) Between Pad D6-1(4.005mm,8.205mm) on Top Layer And Pad D6-4(3.175mm,8.205mm) on Top Layer [Top Solder] Mask Sliver [0.1768mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2168mm < 0.254mm) Between Pad D6-3(3.175mm,8.855mm) on Top Layer And Pad D6-4(3.175mm,8.205mm) on Top Layer [Top Solder] Mask Sliver [0.2168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1768mm < 0.254mm) Between Pad D6-2(4.005mm,8.855mm) on Top Layer And Pad D6-3(3.175mm,8.855mm) on Top Layer [Top Solder] Mask Sliver [0.1768mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0534mm < 0.254mm) Between Via (4.485mm,8.205mm) from Top Layer to Bottom Layer And Pad D6-1(4.005mm,8.205mm) on Top Layer [Top Solder] Mask Sliver [0.0534mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2168mm < 0.254mm) Between Pad D6-2(4.005mm,8.855mm) on Top Layer And Pad D6-1(4.005mm,8.205mm) on Top Layer [Top Solder] Mask Sliver [0.2168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0211mm < 0.254mm) Between Pad D4-40(10.94mm,7.925mm) on Top Layer And Pad D4-1(10.315mm,7.3mm) on Top Layer [Top Solder] Mask Sliver [0.0211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Via (10.97mm,4.5mm) from Top Layer to Bottom Layer And Pad D4-7(10.315mm,4.9mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0284mm < 0.254mm) Between Via (10.97mm,4.5mm) from Top Layer to Bottom Layer And Pad D4-8(10.315mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.0284mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Via (10.97mm,4.5mm) from Top Layer to Bottom Layer And Pad D4-9(10.315mm,4.1mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0211mm < 0.254mm) Between Pad D4-11(10.94mm,3.075mm) on Top Layer And Pad D4-10(10.315mm,3.7mm) on Top Layer [Top Solder] Mask Sliver [0.0211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2106mm < 0.254mm) Between Via (12.94mm,3.72mm) from Top Layer to Bottom Layer And Pad D4-15(12.54mm,3.075mm) on Top Layer [Top Solder] Mask Sliver [0.2107mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0184mm < 0.254mm) Between Via (12.94mm,3.72mm) from Top Layer to Bottom Layer And Pad D4-16(12.94mm,3.075mm) on Top Layer [Top Solder] Mask Sliver [0.0184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1725mm < 0.254mm) Between Via (13.16mm,2.33mm) from Top Layer to Bottom Layer And Pad D4-16(12.94mm,3.075mm) on Top Layer [Top Solder] Mask Sliver [0.1725mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2106mm < 0.254mm) Between Via (12.94mm,3.72mm) from Top Layer to Bottom Layer And Pad D4-17(13.34mm,3.075mm) on Top Layer [Top Solder] Mask Sliver [0.2106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Via (13.74mm,3.73mm) from Top Layer to Bottom Layer And Pad D4-17(13.34mm,3.075mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1554mm < 0.254mm) Between Via (13.16mm,2.33mm) from Top Layer to Bottom Layer And Pad D4-17(13.34mm,3.075mm) on Top Layer [Top Solder] Mask Sliver [0.1554mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1394mm < 0.254mm) Between Via (13.71mm,2.31mm) from Top Layer to Bottom Layer And Pad D4-18(13.74mm,3.075mm) on Top Layer [Top Solder] Mask Sliver [0.1394mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0284mm < 0.254mm) Between Via (13.74mm,3.73mm) from Top Layer to Bottom Layer And Pad D4-18(13.74mm,3.075mm) on Top Layer [Top Solder] Mask Sliver [0.0284mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Via (13.74mm,3.73mm) from Top Layer to Bottom Layer And Pad D4-19(14.14mm,3.075mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0211mm < 0.254mm) Between Pad D4-21(15.165mm,3.7mm) on Top Layer And Pad D4-20(14.54mm,3.075mm) on Top Layer [Top Solder] Mask Sliver [0.0211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2418mm < 0.254mm) Between Via (16.02mm,3.98mm) from Top Layer to Bottom Layer And Pad D4-22(15.165mm,4.1mm) on Top Layer [Top Solder] Mask Sliver [0.2418mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1549mm < 0.254mm) Between Via (14.62mm,5.7mm) from Top Layer to Bottom Layer And Pad D4-25(15.165mm,5.3mm) on Top Layer [Top Solder] Mask Sliver [0.1549mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1549mm < 0.254mm) Between Via (14.62mm,5.7mm) from Top Layer to Bottom Layer And Pad D4-27(15.165mm,6.1mm) on Top Layer [Top Solder] Mask Sliver [0.1549mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0211mm < 0.254mm) Between Pad D4-31(14.54mm,7.925mm) on Top Layer And Pad D4-30(15.165mm,7.3mm) on Top Layer [Top Solder] Mask Sliver [0.0211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (11.64mm,7.24mm) from Top Layer to Bottom Layer And Pad D4-38(11.74mm,7.925mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Via (11.64mm,7.24mm) from Top Layer to Bottom Layer And Pad D4-39(11.34mm,7.925mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1784mm < 0.254mm) Between Via (12.94mm,3.72mm) from Top Layer to Bottom Layer And Pad D4-41(12.74mm,5.5mm) on Top Layer [Top Solder] Mask Sliver [0.1784mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1684mm < 0.254mm) Between Via (13.74mm,3.73mm) from Top Layer to Bottom Layer And Pad D4-41(12.74mm,5.5mm) on Top Layer [Top Solder] Mask Sliver [0.1684mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1384mm < 0.254mm) Between Via (11.64mm,7.24mm) from Top Layer to Bottom Layer And Pad D4-41(12.74mm,5.5mm) on Top Layer [Top Solder] Mask Sliver [0.1384mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1684mm < 0.254mm) Between Via (10.97mm,4.5mm) from Top Layer to Bottom Layer And Pad D4-41(12.74mm,5.5mm) on Top Layer [Top Solder] Mask Sliver [0.1684mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C23-1(15.97mm,1.95mm) on Top Layer And Pad C23-2(15.17mm,1.95mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1004mm < 0.254mm) Between Via (7.35mm,4.2mm) from Top Layer to Bottom Layer And Pad C14-2(7.72mm,4.79mm) on Top Layer [Top Solder] Mask Sliver [0.1004mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C14-1(6.92mm,4.79mm) on Top Layer And Pad C14-2(7.72mm,4.79mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2284mm < 0.254mm) Between Via (6.71mm,4.06mm) from Top Layer to Bottom Layer And Pad C14-1(6.92mm,4.79mm) on Top Layer [Top Solder] Mask Sliver [0.2284mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Via (7.35mm,4.2mm) from Top Layer to Bottom Layer And Pad C14-1(6.92mm,4.79mm) on Top Layer [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1468mm < 0.254mm) Between Pad Free-3(6.07mm,4.98mm) on Top Layer And Pad C14-1(6.92mm,4.79mm) on Top Layer [Top Solder] Mask Sliver [0.1468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1898mm < 0.254mm) Between Via (2.67mm,7.72mm) from Top Layer to Bottom Layer And Pad C8-2(2.04mm,8.2mm) on Top Layer [Top Solder] Mask Sliver [0.1898mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1284mm < 0.254mm) Between Via (2.67mm,8.2mm) from Top Layer to Bottom Layer And Pad C8-2(2.04mm,8.2mm) on Top Layer [Top Solder] Mask Sliver [0.1284mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C8-1(2.04mm,9mm) on Top Layer And Pad C8-2(2.04mm,8.2mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C7-1(5.64mm,6.73mm) on Top Layer And Pad C7-2(5.64mm,7.53mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2184mm < 0.254mm) Between Via (19.76mm,7.69mm) from Top Layer to Bottom Layer And Pad C5-2(19.04mm,7.84mm) on Top Layer [Top Solder] Mask Sliver [0.2184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C5-1(19.04mm,8.64mm) on Top Layer And Pad C5-2(19.04mm,7.84mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1584mm < 0.254mm) Between Via (18.77mm,9.2mm) from Top Layer to Bottom Layer And Pad C5-1(19.04mm,8.64mm) on Top Layer [Top Solder] Mask Sliver [0.1584mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C3-1(19.04mm,5.88mm) on Top Layer And Pad C3-2(19.04mm,6.68mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1884mm < 0.254mm) Between Via (6.07mm,5.67mm) from Top Layer to Bottom Layer And Pad Free-3(6.07mm,4.98mm) on Top Layer [Top Solder] Mask Sliver [0.1884mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1173mm < 0.254mm) Between Pad Free-4(6.04mm,4.06mm) on Top Layer And Pad Free-3(6.07mm,4.98mm) on Top Layer [Top Solder] Mask Sliver [0.1173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1684mm < 0.254mm) Between Via (6.71mm,4.06mm) from Top Layer to Bottom Layer And Pad Free-4(6.04mm,4.06mm) on Top Layer [Top Solder] Mask Sliver [0.1684mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2084mm < 0.254mm) Between Via (3.16mm,6.5mm) from Top Layer to Bottom Layer And Pad Free-5(3.16mm,5.79mm) on Top Layer [Top Solder] Mask Sliver [0.2084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1343mm < 0.254mm) Between Via (3.785mm,4.4111mm) from Top Layer to Bottom Layer And Pad Free-6(3.26mm,4.77mm) on Top Layer [Top Solder] Mask Sliver [0.1343mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2217mm < 0.254mm) Between Pad Free-5(3.16mm,5.79mm) on Top Layer And Pad Free-6(3.26mm,4.77mm) on Top Layer [Top Solder] Mask Sliver [0.2217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C15-1(7.2mm,3.45mm) on Top Layer And Pad C15-2(8mm,3.45mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1921mm < 0.254mm) Between Via (6.81mm,2.77mm) from Top Layer to Bottom Layer And Pad C15-1(7.2mm,3.45mm) on Top Layer [Top Solder] Mask Sliver [0.1921mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1809mm < 0.254mm) Between Via (6.71mm,4.06mm) from Top Layer to Bottom Layer And Pad C15-1(7.2mm,3.45mm) on Top Layer [Top Solder] Mask Sliver [0.1809mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2484mm < 0.254mm) Between Via (7.35mm,4.2mm) from Top Layer to Bottom Layer And Pad C15-1(7.2mm,3.45mm) on Top Layer [Top Solder] Mask Sliver [0.2484mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0784mm < 0.254mm) Between Via (7.9mm,2.64mm) from Top Layer to Bottom Layer And Pad R17-1(7.9mm,2.06mm) on Top Layer [Top Solder] Mask Sliver [0.0784mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R17-2(8.7mm,2.06mm) on Top Layer And Pad R17-1(7.9mm,2.06mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C17-2(7.68mm,9.11mm) on Top Layer And Pad C17-1(6.88mm,9.11mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0284mm < 0.254mm) Between Via (6.89mm,27.67mm) from Top Layer to Bottom Layer And Pad D2-40(6.89mm,28.8mm) on Top Layer [Top Solder] Mask Sliver [0.0284mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1384mm < 0.254mm) Between Via (15.7mm,21.5mm) from Top Layer to Bottom Layer And Pad D2-29(16.94mm,21.65mm) on Top Layer [Top Solder] Mask Sliver [0.1384mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1592mm < 0.254mm) Between Via (18.16mm,21.3mm) from Top Layer to Bottom Layer And Pad D2-29(16.94mm,21.65mm) on Top Layer [Top Solder] Mask Sliver [0.1592mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2092mm < 0.254mm) Between Via (15.63mm,20.73mm) from Top Layer to Bottom Layer And Pad D2-28(16.94mm,20.55mm) on Top Layer [Top Solder] Mask Sliver [0.2092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2184mm < 0.254mm) Between Via (18.26mm,19.42mm) from Top Layer to Bottom Layer And Pad D2-27(16.94mm,19.45mm) on Top Layer [Top Solder] Mask Sliver [0.2184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2384mm < 0.254mm) Between Via (18.28mm,18.42mm) from Top Layer to Bottom Layer And Pad D2-26(16.94mm,18.35mm) on Top Layer [Top Solder] Mask Sliver [0.2384mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1833mm < 0.254mm) Between Via (15.69mm,15.81mm) from Top Layer to Bottom Layer And Pad D2-24(16.94mm,16.15mm) on Top Layer [Top Solder] Mask Sliver [0.1833mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2084mm < 0.254mm) Between Via (18.25mm,16.29mm) from Top Layer to Bottom Layer And Pad D2-24(16.94mm,16.15mm) on Top Layer [Top Solder] Mask Sliver [0.2084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2114mm < 0.254mm) Between Via (18.16mm,15.69mm) from Top Layer to Bottom Layer And Pad D2-24(16.94mm,16.15mm) on Top Layer [Top Solder] Mask Sliver [0.2114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1301mm < 0.254mm) Between Via (15.71mm,14.86mm) from Top Layer to Bottom Layer And Pad D2-23(16.94mm,15.05mm) on Top Layer [Top Solder] Mask Sliver [0.1301mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1534mm < 0.254mm) Between Via (18.195mm,14.895mm) from Top Layer to Bottom Layer And Pad D2-23(16.94mm,15.05mm) on Top Layer [Top Solder] Mask Sliver [0.1534mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2526mm < 0.254mm) Between Via (12.67mm,9.86mm) from Top Layer to Bottom Layer And Pad D2-20(12.39mm,11.2mm) on Top Layer [Top Solder] Mask Sliver [0.2526mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1405mm < 0.254mm) Between Via (9.65mm,10.15mm) from Top Layer to Bottom Layer And Pad D2-18(10.19mm,11.2mm) on Top Layer [Top Solder] Mask Sliver [0.1405mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1564mm < 0.254mm) Between Via (9.65mm,10.15mm) from Top Layer to Bottom Layer And Pad D2-17(9.09mm,11.2mm) on Top Layer [Top Solder] Mask Sliver [0.1564mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2192mm < 0.254mm) Between Via (8.17mm,9.88mm) from Top Layer to Bottom Layer And Pad D2-16(7.99mm,11.2mm) on Top Layer [Top Solder] Mask Sliver [0.2192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1671mm < 0.254mm) Between Via (23.6mm,28.4mm) from Top Layer to Bottom Layer And Pad C2-1(21.86mm,27.07mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1671mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1618mm < 0.254mm) Between Via (15.63mm,20.73mm) from Top Layer to Bottom Layer And Pad D8-1(15.3mm,20.045mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1618mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-2(15.8mm,20.045mm) on Bottom Layer And Pad D8-1(15.3mm,20.045mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-1(15.3mm,20.045mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0715mm < 0.254mm) Between Via (15.63mm,20.73mm) from Top Layer to Bottom Layer And Pad D8-2(15.8mm,20.045mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0715mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-3(16.3mm,20.045mm) on Bottom Layer And Pad D8-2(15.8mm,20.045mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-2(15.8mm,20.045mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-4(16.8mm,20.045mm) on Bottom Layer And Pad D8-3(16.3mm,20.045mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-3(16.3mm,20.045mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-4(16.8mm,20.045mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1834mm < 0.254mm) Between Via (18.26mm,19.42mm) from Top Layer to Bottom Layer And Pad D8-5(17.425mm,19.42mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1834mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-5(17.425mm,19.42mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-6(17.425mm,18.92mm) on Bottom Layer And Pad D8-5(17.425mm,19.42mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-6(17.425mm,18.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-7(17.425mm,18.42mm) on Bottom Layer And Pad D8-6(17.425mm,18.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2034mm < 0.254mm) Between Via (18.28mm,18.42mm) from Top Layer to Bottom Layer And Pad D8-7(17.425mm,18.42mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2034mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-7(17.425mm,18.42mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-8(17.425mm,17.92mm) on Bottom Layer And Pad D8-7(17.425mm,18.42mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-8(17.425mm,17.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-9(16.8mm,17.295mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-10(16.3mm,17.295mm) on Bottom Layer And Pad D8-9(16.8mm,17.295mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-10(16.3mm,17.295mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-11(15.8mm,17.295mm) on Bottom Layer And Pad D8-10(16.3mm,17.295mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-11(15.8mm,17.295mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-12(15.3mm,17.295mm) on Bottom Layer And Pad D8-11(15.8mm,17.295mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-12(15.3mm,17.295mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-14(14.675mm,18.42mm) on Bottom Layer And Pad D8-13(14.675mm,17.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-13(14.675mm,17.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0534mm < 0.254mm) Between Via (13.97mm,18.42mm) from Top Layer to Bottom Layer And Pad D8-14(14.675mm,18.42mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0534mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-15(14.675mm,18.92mm) on Bottom Layer And Pad D8-14(14.675mm,18.42mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-14(14.675mm,18.42mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D8-16(14.675mm,19.42mm) on Bottom Layer And Pad D8-15(14.675mm,18.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-15(14.675mm,18.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D8-17(16.05mm,18.67mm) on Bottom Layer And Pad D8-16(14.675mm,19.42mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1738mm < 0.254mm) Between Via (14.56mm,27.69mm) from Top Layer to Bottom Layer And Pad D7-6(15.125mm,28.235mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1738mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1738mm < 0.254mm) Between Via (16.96mm,27.69mm) from Top Layer to Bottom Layer And Pad D7-7(16.395mm,28.235mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1738mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad VD1-6(9.09mm,13.75mm) on Bottom Layer And Pad VD1-1(9.74mm,13.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad VD1-5(8.44mm,13.75mm) on Bottom Layer And Pad VD1-6(9.09mm,13.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1584mm < 0.254mm) Between Via (8.44mm,16.26mm) from Top Layer to Bottom Layer And Pad VD1-4(8.44mm,15.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1584mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad VD1-3(9.09mm,15.65mm) on Bottom Layer And Pad VD1-4(8.44mm,15.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1684mm < 0.254mm) Between Via (9.09mm,16.27mm) from Top Layer to Bottom Layer And Pad VD1-3(9.09mm,15.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1684mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad VD1-2(9.74mm,15.65mm) on Bottom Layer And Pad VD1-3(9.09mm,15.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1684mm < 0.254mm) Between Via (9.74mm,16.27mm) from Top Layer to Bottom Layer And Pad VD1-2(9.74mm,15.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1684mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1934mm < 0.254mm) Between Via (4.16mm,18.09mm) from Top Layer to Bottom Layer And Pad D10-12(4.01mm,17.195mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1934mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D10-5(0.93mm,24.27mm) on Bottom Layer And Pad D10-6(0.93mm,23.07mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D10-3(0.93mm,25.47mm) on Bottom Layer And Pad D10-5(0.93mm,24.27mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D10-2(10.73mm,24.27mm) on Bottom Layer And Pad D10-1(10.73mm,25.47mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D10-4(10.73mm,23.07mm) on Bottom Layer And Pad D10-2(10.73mm,24.27mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1382mm < 0.254mm) Between Via (16.15mm,6.1mm) from Top Layer to Bottom Layer And Pad C18-2(16.72mm,6.57mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1382mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C18-1(16.72mm,7.37mm) on Bottom Layer And Pad C18-2(16.72mm,6.57mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2289mm < 0.254mm) Between Via (16.18mm,7.97mm) from Top Layer to Bottom Layer And Pad C18-1(16.72mm,7.37mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2289mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2334mm < 0.254mm) Between Via (15.165mm,8.015mm) from Top Layer to Bottom Layer And Pad C22-2(15.36mm,7.38mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2334mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C22-1(15.36mm,6.58mm) on Bottom Layer And Pad C22-2(15.36mm,7.38mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C21-1(11.75mm,8.96mm) on Bottom Layer And Pad C21-2(11.75mm,8.16mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2484mm < 0.254mm) Between Via (16.02mm,3.98mm) from Top Layer to Bottom Layer And Pad C9-2(16.17mm,4.63mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2484mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (16.7mm,4.1mm) from Top Layer to Bottom Layer And Pad C9-2(16.17mm,4.63mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C9-1(16.17mm,5.43mm) on Bottom Layer And Pad C9-2(16.17mm,4.63mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2285mm < 0.254mm) Between Via (14.62mm,5.7mm) from Top Layer to Bottom Layer And Pad C10-2(14.93mm,4.97mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2285mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C10-1(14.13mm,4.97mm) on Bottom Layer And Pad C10-2(14.93mm,4.97mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0684mm < 0.254mm) Between Via (13.84mm,4.4mm) from Top Layer to Bottom Layer And Pad C10-1(14.13mm,4.97mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0684mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0284mm < 0.254mm) Between Via (13.84mm,5.5mm) from Top Layer to Bottom Layer And Pad C10-1(14.13mm,4.97mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0284mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2084mm < 0.254mm) Between Via (16.02mm,3.98mm) from Top Layer to Bottom Layer And Pad C12-2(16.03mm,3.27mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C12-1(15.23mm,3.27mm) on Bottom Layer And Pad C12-2(16.03mm,3.27mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C13-1(15.23mm,1.93mm) on Bottom Layer And Pad C13-2(16.03mm,1.93mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2184mm < 0.254mm) Between Via (3.51mm,7.58mm) from Top Layer to Bottom Layer And Pad C11-2(3.51mm,8.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C11-1(3.51mm,9mm) on Bottom Layer And Pad C11-2(3.51mm,8.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R6-2(14.99mm,10.08mm) on Bottom Layer And Pad R6-1(15.79mm,10.08mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2284mm < 0.254mm) Between Via (15.24mm,9.35mm) from Top Layer to Bottom Layer And Pad R6-2(14.99mm,10.08mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2284mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2304mm < 0.254mm) Between Via (16.18mm,7.97mm) from Top Layer to Bottom Layer And Pad R4-1(15.79mm,8.69mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2304mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R4-2(16.59mm,8.69mm) on Bottom Layer And Pad R4-1(15.79mm,8.69mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2363mm < 0.254mm) Between Via (16.18mm,7.97mm) from Top Layer to Bottom Layer And Pad R4-2(16.59mm,8.69mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2363mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0322mm < 0.254mm) Between Pad Free-17(15.94mm,9.35mm) on Bottom Layer And Pad R4-2(16.59mm,8.69mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0322mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1809mm < 0.254mm) Between Via (13.71mm,2.31mm) from Top Layer to Bottom Layer And Pad R7-1(13.22mm,1.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1809mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1284mm < 0.254mm) Between Via (13.16mm,2.33mm) from Top Layer to Bottom Layer And Pad R7-1(13.22mm,1.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1284mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R7-2(14.02mm,1.7mm) on Bottom Layer And Pad R7-1(13.22mm,1.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1097mm < 0.254mm) Between Area Fill (13.37mm,0.2mm) (14.57mm,1mm) on Bottom Solder And Pad R7-1(13.22mm,1.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0984mm < 0.254mm) Between Area Fill (12.1mm,0.2mm) (13.3mm,1mm) on Bottom Solder And Pad R7-1(13.22mm,1.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0984mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1086mm < 0.254mm) Between Via (13.71mm,2.31mm) from Top Layer to Bottom Layer And Pad R7-2(14.02mm,1.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0984mm < 0.254mm) Between Area Fill (13.37mm,0.2mm) (14.57mm,1mm) on Bottom Solder And Pad R7-2(14.02mm,1.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0984mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1161mm < 0.254mm) Between Via (19.64mm,13.18mm) from Top Layer to Bottom Layer And Pad D1-14(18.92mm,12.98mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D1-13(18.52mm,13.88mm) on Bottom Layer And Pad D1-14(18.92mm,12.98mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1267mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D1-1(18.92mm,12.48mm) on Bottom Layer And Pad D1-14(18.92mm,12.98mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0625mm < 0.254mm) Between Via (19.59mm,12.3mm) from Top Layer to Bottom Layer And Pad D1-1(18.92mm,12.48mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0625mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D1-2(18.52mm,11.58mm) on Bottom Layer And Pad D1-1(18.92mm,12.48mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1267mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D1-3(18.02mm,11.58mm) on Bottom Layer And Pad D1-2(18.52mm,11.58mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0416mm < 0.254mm) Between Pad D1-15(17.52mm,12.73mm) on Bottom Layer And Pad D1-2(18.52mm,11.58mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0416mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D1-4(17.52mm,11.58mm) on Bottom Layer And Pad D1-3(18.02mm,11.58mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D1-5(17.02mm,11.58mm) on Bottom Layer And Pad D1-4(17.52mm,11.58mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D1-6(16.52mm,11.58mm) on Bottom Layer And Pad D1-5(17.02mm,11.58mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D1-7(16.12mm,12.48mm) on Bottom Layer And Pad D1-6(16.52mm,11.58mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1267mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0416mm < 0.254mm) Between Pad D1-15(17.52mm,12.73mm) on Bottom Layer And Pad D1-6(16.52mm,11.58mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0416mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D1-8(16.12mm,12.98mm) on Bottom Layer And Pad D1-7(16.12mm,12.48mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D1-9(16.52mm,13.88mm) on Bottom Layer And Pad D1-8(16.12mm,12.98mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1267mm]
Rule Violations :199

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X1-1(0.8mm,2.54mm) on Multi-Layer And Pad X1-1(0mm,2.54mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *3-1(15.24mm,0mm) on Multi-Layer And Pad *3-1(15.24mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *2-1(13.97mm,0mm) on Multi-Layer And Pad *2-1(13.97mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X17-1(16.51mm,0mm) on Multi-Layer And Pad X17-1(16.51mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X14-1(20.32mm,0mm) on Multi-Layer And Pad X14-1(20.32mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X13-1(25mm,21.59mm) on Multi-Layer And Pad X13-1(24.2mm,21.59mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X12-1(25mm,20.32mm) on Multi-Layer And Pad X12-1(24.2mm,20.32mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X11-1(6.35mm,0mm) on Multi-Layer And Pad X11-1(6.35mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X10-1(0mm,7.62mm) on Multi-Layer And Pad X10-1(0.8mm,7.62mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X9-1(0mm,8.89mm) on Multi-Layer And Pad X9-1(0.8mm,8.89mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X8-1(0mm,3.81mm) on Multi-Layer And Pad X8-1(0.8mm,3.81mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X7-1(0mm,5.08mm) on Multi-Layer And Pad X7-1(0.8mm,5.08mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X4-1(19.05mm,0mm) on Multi-Layer And Pad X4-1(19.05mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X6-1(17.78mm,0mm) on Multi-Layer And Pad X6-1(17.78mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X5-1(3.81mm,0mm) on Multi-Layer And Pad X5-1(3.81mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X3-1(2.54mm,0mm) on Multi-Layer And Pad X3-1(2.54mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X2-1(12.7mm,0mm) on Multi-Layer And Pad X2-1(12.7mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *1-1(5.08mm,0mm) on Multi-Layer And Pad *1-1(5.08mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X18-1(8.89mm,0mm) on Multi-Layer And Pad X18-1(8.89mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X16-1(10.16mm,0mm) on Multi-Layer And Pad X16-1(10.16mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X15-1(11.43mm,0mm) on Multi-Layer And Pad X15-1(11.43mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X19-1(7.62mm,0mm) on Multi-Layer And Pad X19-1(7.62mm,0.8mm) on Multi-Layer 
Rule Violations :22

Processing Rule : Hole Size Constraint (Min=0.0254mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.5mm) (InNet('3V3'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Area Fill (8.29mm,0.2mm) (9.49mm,1mm) on Multi-Layer And Pad X18-1(8.89mm,0.8mm) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Area Fill (8.29mm,0.2mm) (9.49mm,1mm) on Bottom Layer And Pad X18-1(8.89mm,0.8mm) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Area Fill (8.29mm,0.2mm) (9.49mm,1mm) on Multi-Layer And Pad X18-1(8.89mm,0mm) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Area Fill (8.29mm,0.2mm) (9.49mm,1mm) on Bottom Layer And Pad X18-1(8.89mm,0mm) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (24.53mm,14.3mm)(24.53mm,16.5mm) on Top Layer And Pad J2-11(24.53mm,16.5mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (20.59mm,16.5mm)(24.53mm,16.5mm) on Top Layer And Pad J2-11(24.53mm,16.5mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (24.53mm,14.3mm)(24.53mm,16.5mm) on Top Layer And Pad J2-10(24.53mm,14.3mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,14.3mm)(24.53mm,14.3mm) on Top Layer And Pad J2-10(24.53mm,14.3mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,11.8mm)(21.89mm,14.3mm) on Top Layer And Pad J2-8(21.89mm,11.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,11.8mm)(24.53mm,11.8mm) on Top Layer And Pad J2-8(21.89mm,11.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (24.53mm,9.6mm)(24.53mm,11.8mm) on Top Layer And Pad J2-7(24.53mm,11.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,11.8mm)(24.53mm,11.8mm) on Top Layer And Pad J2-7(24.53mm,11.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,7.1mm)(21.89mm,9.6mm) on Top Layer And Pad J2-5(21.89mm,9.6mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,9.6mm)(24.53mm,9.6mm) on Top Layer And Pad J2-5(21.89mm,9.6mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (24.53mm,2.8mm)(24.53mm,7.1mm) on Top Layer And Pad J2-3(24.53mm,7.1mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,7.1mm)(24.53mm,7.1mm) on Top Layer And Pad J2-3(24.53mm,7.1mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (24.53mm,2.8mm)(24.53mm,7.1mm) on Top Layer And Pad J2-2(24.53mm,2.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (19.832mm,2.8mm)(24.33mm,2.8mm) on Top Layer And Pad J2-2(24.53mm,2.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (19.81mm,2.8mm)(19.83mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (19.83mm,2.8mm)(19.832mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (19.81mm,1.8mm)(19.81mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (19.83mm,2.8mm)(19.83mm,3.57mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (18.92mm,2.8mm)(19.81mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (19.832mm,2.8mm)(24.33mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,7.1mm)(21.89mm,9.6mm) on Top Layer And Pad J2-4(21.89mm,7.1mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,7.1mm)(24.53mm,7.1mm) on Top Layer And Pad J2-4(21.89mm,7.1mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (24.53mm,9.6mm)(24.53mm,11.8mm) on Top Layer And Pad J2-6(24.53mm,9.6mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,9.6mm)(24.53mm,9.6mm) on Top Layer And Pad J2-6(24.53mm,9.6mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,11.8mm)(21.89mm,14.3mm) on Top Layer And Pad J2-9(21.89mm,14.3mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (21.89mm,14.3mm)(24.53mm,14.3mm) on Top Layer And Pad J2-9(21.89mm,14.3mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (20.59mm,16.5mm)(24.53mm,16.5mm) on Top Layer And Pad J2-12(20.59mm,16.5mm) on Top Layer 
Rule Violations :31

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Area Fill (8.29mm,0.2mm) (9.49mm,1mm) on Multi-Layer And Pad X18-1(8.89mm,0.8mm) on Multi-Layer Location : [X = 34.29mm][Y = 26.2mm]
   Violation between Short-Circuit Constraint: Between Area Fill (8.29mm,0.2mm) (9.49mm,1mm) on Bottom Layer And Pad X18-1(8.89mm,0.8mm) on Multi-Layer Location : [X = 34.29mm][Y = 26.2mm]
   Violation between Short-Circuit Constraint: Between Area Fill (8.29mm,0.2mm) (9.49mm,1mm) on Multi-Layer And Pad X18-1(8.89mm,0mm) on Multi-Layer Location : [X = 34.29mm][Y = 25.5513mm]
   Violation between Short-Circuit Constraint: Between Area Fill (8.29mm,0.2mm) (9.49mm,1mm) on Bottom Layer And Pad X18-1(8.89mm,0mm) on Multi-Layer Location : [X = 34.29mm][Y = 25.5513mm]
   Violation between Short-Circuit Constraint: Between Track (24.53mm,14.3mm)(24.53mm,16.5mm) on Top Layer And Pad J2-11(24.53mm,16.5mm) on Top Layer Location : [X = 49.93mm][Y = 41.9mm]
   Violation between Short-Circuit Constraint: Between Track (20.59mm,16.5mm)(24.53mm,16.5mm) on Top Layer And Pad J2-11(24.53mm,16.5mm) on Top Layer Location : [X = 49.93mm][Y = 41.9mm]
   Violation between Short-Circuit Constraint: Between Track (24.53mm,14.3mm)(24.53mm,16.5mm) on Top Layer And Pad J2-10(24.53mm,14.3mm) on Top Layer Location : [X = 49.93mm][Y = 39.7mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,14.3mm)(24.53mm,14.3mm) on Top Layer And Pad J2-10(24.53mm,14.3mm) on Top Layer Location : [X = 49.93mm][Y = 39.7mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,11.8mm)(21.89mm,14.3mm) on Top Layer And Pad J2-8(21.89mm,11.8mm) on Top Layer Location : [X = 47.29mm][Y = 37.2mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,11.8mm)(24.53mm,11.8mm) on Top Layer And Pad J2-8(21.89mm,11.8mm) on Top Layer Location : [X = 47.29mm][Y = 37.2mm]
   Violation between Short-Circuit Constraint: Between Track (24.53mm,9.6mm)(24.53mm,11.8mm) on Top Layer And Pad J2-7(24.53mm,11.8mm) on Top Layer Location : [X = 49.93mm][Y = 37.2mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,11.8mm)(24.53mm,11.8mm) on Top Layer And Pad J2-7(24.53mm,11.8mm) on Top Layer Location : [X = 49.93mm][Y = 37.2mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,7.1mm)(21.89mm,9.6mm) on Top Layer And Pad J2-5(21.89mm,9.6mm) on Top Layer Location : [X = 47.29mm][Y = 35mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,9.6mm)(24.53mm,9.6mm) on Top Layer And Pad J2-5(21.89mm,9.6mm) on Top Layer Location : [X = 47.29mm][Y = 35mm]
   Violation between Short-Circuit Constraint: Between Track (24.53mm,2.8mm)(24.53mm,7.1mm) on Top Layer And Pad J2-3(24.53mm,7.1mm) on Top Layer Location : [X = 49.93mm][Y = 32.5mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,7.1mm)(24.53mm,7.1mm) on Top Layer And Pad J2-3(24.53mm,7.1mm) on Top Layer Location : [X = 49.93mm][Y = 32.5mm]
   Violation between Short-Circuit Constraint: Between Track (24.53mm,2.8mm)(24.53mm,7.1mm) on Top Layer And Pad J2-2(24.53mm,2.8mm) on Top Layer Location : [X = 49.93mm][Y = 28.2989mm]
   Violation between Short-Circuit Constraint: Between Track (19.832mm,2.8mm)(24.33mm,2.8mm) on Top Layer And Pad J2-2(24.53mm,2.8mm) on Top Layer Location : [X = 49.93mm][Y = 28.2mm]
   Violation between Short-Circuit Constraint: Between Track (19.81mm,2.8mm)(19.832mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer Location : [X = 45.2068mm][Y = 28.2mm]
   Violation between Short-Circuit Constraint: Between Track (19.83mm,2.8mm)(19.832mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer Location : [X = 45.2168mm][Y = 28.2mm]
   Violation between Short-Circuit Constraint: Between Track (19.81mm,2.8mm)(19.83mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer Location : [X = 45.2068mm][Y = 28.2mm]
   Violation between Short-Circuit Constraint: Between Track (19.83mm,2.8mm)(19.832mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer Location : [X = 45.2168mm][Y = 28.2mm]
   Violation between Short-Circuit Constraint: Between Track (19.81mm,1.8mm)(19.81mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer Location : [X = 45.2068mm][Y = 28.0132mm]
   Violation between Short-Circuit Constraint: Between Track (19.83mm,2.8mm)(19.83mm,3.57mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer Location : [X = 45.2168mm][Y = 28.3868mm]
   Violation between Short-Circuit Constraint: Between Track (18.92mm,2.8mm)(19.81mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer Location : [X = 45.03mm][Y = 28.2mm]
   Violation between Short-Circuit Constraint: Between Track (19.832mm,2.8mm)(24.33mm,2.8mm) on Top Layer And Pad J2-GND(19.63mm,2.8mm) on Top Layer Location : [X = 45.03mm][Y = 28.2mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,7.1mm)(21.89mm,9.6mm) on Top Layer And Pad J2-4(21.89mm,7.1mm) on Top Layer Location : [X = 47.29mm][Y = 32.5mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,7.1mm)(24.53mm,7.1mm) on Top Layer And Pad J2-4(21.89mm,7.1mm) on Top Layer Location : [X = 47.29mm][Y = 32.5mm]
   Violation between Short-Circuit Constraint: Between Track (24.53mm,9.6mm)(24.53mm,11.8mm) on Top Layer And Pad J2-6(24.53mm,9.6mm) on Top Layer Location : [X = 49.93mm][Y = 35mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,9.6mm)(24.53mm,9.6mm) on Top Layer And Pad J2-6(24.53mm,9.6mm) on Top Layer Location : [X = 49.93mm][Y = 35mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,11.8mm)(21.89mm,14.3mm) on Top Layer And Pad J2-9(21.89mm,14.3mm) on Top Layer Location : [X = 47.29mm][Y = 39.7mm]
   Violation between Short-Circuit Constraint: Between Track (21.89mm,14.3mm)(24.53mm,14.3mm) on Top Layer And Pad J2-9(21.89mm,14.3mm) on Top Layer Location : [X = 47.29mm][Y = 39.7mm]
   Violation between Short-Circuit Constraint: Between Track (20.59mm,16.5mm)(24.53mm,16.5mm) on Top Layer And Pad J2-12(20.59mm,16.5mm) on Top Layer Location : [X = 45.99mm][Y = 41.9mm]
Rule Violations :33

Processing Rule : Clearance Constraint (Gap=0.15mm) ((Net = 'NetD4_19')),(All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01