// Seed: 1220479301
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_4;
  assign #id_5 id_4 = 1;
  logic id_6 = 1'b0;
  logic id_7;
endmodule
