<h1>Project documentation: </h1>
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: %0 Pages: 1 -->
<svg width="26452pt" height="476pt"
 viewBox="0.00 0.00 26451.70 476.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 472)">
<title>%0</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-472 26447.7012,-472 26447.7012,4 -4,4"/>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ad9767/hdl/ad9767.v -->
<g id="node1" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ad9767/hdl/ad9767.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="306.7809,-468 233.6061,-468 233.6061,-464 229.6061,-464 229.6061,-460 233.6061,-460 233.6061,-440 229.6061,-440 229.6061,-436 233.6061,-436 233.6061,-432 306.7809,-432 306.7809,-468"/>
<polyline fill="none" stroke="#069302" points="233.6061,-464 237.6061,-464 237.6061,-460 233.6061,-460 "/>
<polyline fill="none" stroke="#069302" points="233.6061,-440 237.6061,-440 237.6061,-436 233.6061,-436 "/>
<text text-anchor="middle" x="270.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9767.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd -->
<g id="node2" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="487.4573,-468 324.9297,-468 324.9297,-464 320.9297,-464 320.9297,-460 324.9297,-460 324.9297,-440 320.9297,-440 320.9297,-436 324.9297,-436 324.9297,-432 487.4573,-432 487.4573,-468"/>
<polyline fill="none" stroke="#069302" points="324.9297,-464 328.9297,-464 328.9297,-460 324.9297,-460 "/>
<polyline fill="none" stroke="#069302" points="324.9297,-440 328.9297,-440 328.9297,-436 324.9297,-436 "/>
<text text-anchor="middle" x="406.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd -->
<g id="node3" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="242.5808,-396 -.1938,-396 -.1938,-392 -4.1938,-392 -4.1938,-388 -.1938,-388 -.1938,-368 -4.1938,-368 -4.1938,-364 -.1938,-364 -.1938,-360 242.5808,-360 242.5808,-396"/>
<polyline fill="none" stroke="#069302" points="-.1938,-392 3.8062,-392 3.8062,-388 -.1938,-388 "/>
<polyline fill="none" stroke="#069302" points="-.1938,-368 3.8062,-368 3.8062,-364 -.1938,-364 "/>
<text text-anchor="middle" x="121.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd -->
<g id="edge1" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M334.6438,-431.9243C294.4969,-421.7819 244.2627,-409.0912 202.6142,-398.5694"/>
<polygon fill="#000000" stroke="#000000" points="203.3253,-395.1392 192.7726,-396.0831 201.6107,-401.926 203.3253,-395.1392"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd -->
<g id="node4" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="459.5182,-396 260.8688,-396 260.8688,-392 256.8688,-392 256.8688,-388 260.8688,-388 260.8688,-368 256.8688,-368 256.8688,-364 260.8688,-364 260.8688,-360 459.5182,-360 459.5182,-396"/>
<polyline fill="none" stroke="#069302" points="260.8688,-392 264.8688,-392 264.8688,-388 260.8688,-388 "/>
<polyline fill="none" stroke="#069302" points="260.8688,-368 264.8688,-368 264.8688,-364 260.8688,-364 "/>
<text text-anchor="middle" x="360.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd -->
<g id="edge2" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd</title>
<path fill="none" stroke="#000000" d="M394.5858,-431.8314C389.3957,-423.7079 383.1703,-413.9637 377.451,-405.0118"/>
<polygon fill="#000000" stroke="#000000" points="380.2909,-402.9559 371.9575,-396.4133 374.392,-406.7246 380.2909,-402.9559"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd -->
<g id="node6" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="772.9796,-396 477.4074,-396 477.4074,-392 473.4074,-392 473.4074,-388 477.4074,-388 477.4074,-368 473.4074,-368 473.4074,-364 477.4074,-364 477.4074,-360 772.9796,-360 772.9796,-396"/>
<polyline fill="none" stroke="#069302" points="477.4074,-392 481.4074,-392 481.4074,-388 477.4074,-388 "/>
<polyline fill="none" stroke="#069302" points="477.4074,-368 481.4074,-368 481.4074,-364 477.4074,-364 "/>
<text text-anchor="middle" x="625.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd -->
<g id="edge4" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M461.1738,-431.9243C491.3727,-421.9959 528.9993,-409.6255 560.5939,-399.2382"/>
<polygon fill="#000000" stroke="#000000" points="561.784,-402.5313 570.1906,-396.0831 559.5977,-395.8815 561.784,-402.5313"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd -->
<g id="node7" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="979.1289,-396 791.2581,-396 791.2581,-392 787.2581,-392 787.2581,-388 791.2581,-388 791.2581,-368 787.2581,-368 787.2581,-364 791.2581,-364 791.2581,-360 979.1289,-360 979.1289,-396"/>
<polyline fill="none" stroke="#069302" points="791.2581,-392 795.2581,-392 795.2581,-388 791.2581,-388 "/>
<polyline fill="none" stroke="#069302" points="791.2581,-368 795.2581,-368 795.2581,-364 791.2581,-364 "/>
<text text-anchor="middle" x="885.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_add_constComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd -->
<g id="edge3" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd</title>
<path fill="none" stroke="#000000" d="M487.3481,-439.0697C561.2645,-428.9477 673.6992,-413.1364 781.1422,-396.144"/>
<polygon fill="#000000" stroke="#000000" points="781.8613,-399.5737 791.189,-394.5492 780.7639,-392.6603 781.8613,-399.5737"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_rst.vhd -->
<g id="node5" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_rst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="749.7913,-468 564.5957,-468 564.5957,-464 560.5957,-464 560.5957,-460 564.5957,-460 564.5957,-440 560.5957,-440 560.5957,-436 564.5957,-436 564.5957,-432 749.7913,-432 749.7913,-468"/>
<polyline fill="none" stroke="#069302" points="564.5957,-464 568.5957,-464 568.5957,-460 564.5957,-460 "/>
<polyline fill="none" stroke="#069302" points="564.5957,-440 568.5957,-440 568.5957,-436 564.5957,-436 "/>
<text text-anchor="middle" x="657.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_rst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd -->
<g id="node8" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1140.8632,-468 1009.5238,-468 1009.5238,-464 1005.5238,-464 1005.5238,-460 1009.5238,-460 1009.5238,-440 1005.5238,-440 1005.5238,-436 1009.5238,-436 1009.5238,-432 1140.8632,-432 1140.8632,-468"/>
<polyline fill="none" stroke="#069302" points="1009.5238,-464 1013.5238,-464 1013.5238,-460 1009.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="1009.5238,-440 1013.5238,-440 1013.5238,-436 1009.5238,-436 "/>
<text text-anchor="middle" x="1075.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="node143" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1128.8632,-396 997.5238,-396 997.5238,-392 993.5238,-392 993.5238,-388 997.5238,-388 997.5238,-368 993.5238,-368 993.5238,-364 997.5238,-364 997.5238,-360 1128.8632,-360 1128.8632,-396"/>
<polyline fill="none" stroke="#069302" points="997.5238,-392 1001.5238,-392 1001.5238,-388 997.5238,-388 "/>
<polyline fill="none" stroke="#069302" points="997.5238,-368 1001.5238,-368 1001.5238,-364 997.5238,-364 "/>
<text text-anchor="middle" x="1063.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge5" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M1072.1654,-431.8314C1070.882,-424.131 1069.3559,-414.9743 1067.9296,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="1071.3588,-405.7018 1066.2624,-396.4133 1064.4541,-406.8526 1071.3588,-405.7018"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd -->
<g id="node9" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="991.8632,-468 860.5238,-468 860.5238,-464 856.5238,-464 856.5238,-460 860.5238,-460 860.5238,-440 856.5238,-440 856.5238,-436 860.5238,-436 860.5238,-432 991.8632,-432 991.8632,-468"/>
<polyline fill="none" stroke="#069302" points="860.5238,-464 864.5238,-464 864.5238,-460 860.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="860.5238,-440 864.5238,-440 864.5238,-436 860.5238,-436 "/>
<text text-anchor="middle" x="926.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge6" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M960.7644,-431.8314C978.612,-422.4516 1000.5709,-410.9112 1019.5735,-400.9244"/>
<polygon fill="#000000" stroke="#000000" points="1021.4099,-403.9132 1028.6337,-396.1628 1018.1534,-397.7168 1021.4099,-403.9132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd -->
<g id="node10" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1524.014,-396 1388.373,-396 1388.373,-392 1384.373,-392 1384.373,-388 1388.373,-388 1388.373,-368 1384.373,-368 1384.373,-364 1388.373,-364 1388.373,-360 1524.014,-360 1524.014,-396"/>
<polyline fill="none" stroke="#069302" points="1388.373,-392 1392.373,-392 1392.373,-388 1388.373,-388 "/>
<polyline fill="none" stroke="#069302" points="1388.373,-368 1392.373,-368 1392.373,-364 1388.373,-364 "/>
<text text-anchor="middle" x="1456.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd -->
<g id="node11" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1495.1373,-324 1279.2497,-324 1279.2497,-320 1275.2497,-320 1275.2497,-316 1279.2497,-316 1279.2497,-296 1275.2497,-296 1275.2497,-292 1279.2497,-292 1279.2497,-288 1495.1373,-288 1495.1373,-324"/>
<polyline fill="none" stroke="#069302" points="1279.2497,-320 1283.2497,-320 1283.2497,-316 1279.2497,-316 "/>
<polyline fill="none" stroke="#069302" points="1279.2497,-296 1283.2497,-296 1283.2497,-292 1279.2497,-292 "/>
<text text-anchor="middle" x="1387.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd -->
<g id="edge7" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M1438.7819,-359.8314C1430.6725,-351.3694 1420.8779,-341.1489 1412.0115,-331.8971"/>
<polygon fill="#000000" stroke="#000000" points="1414.2856,-329.2115 1404.8395,-324.4133 1409.2317,-334.0549 1414.2856,-329.2115"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd -->
<g id="node12" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1685.5753,-324 1512.8117,-324 1512.8117,-320 1508.8117,-320 1508.8117,-316 1512.8117,-316 1512.8117,-296 1508.8117,-296 1508.8117,-292 1512.8117,-292 1512.8117,-288 1685.5753,-288 1685.5753,-324"/>
<polyline fill="none" stroke="#069302" points="1512.8117,-320 1516.8117,-320 1516.8117,-316 1512.8117,-316 "/>
<polyline fill="none" stroke="#069302" points="1512.8117,-296 1516.8117,-296 1516.8117,-292 1512.8117,-292 "/>
<text text-anchor="middle" x="1599.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd -->
<g id="edge10" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M1492.2784,-359.8314C1510.9924,-350.4089 1534.0367,-338.8062 1553.9335,-328.7883"/>
<polygon fill="#000000" stroke="#000000" points="1555.7624,-331.7861 1563.1201,-324.1628 1552.6143,-325.5339 1555.7624,-331.7861"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd -->
<g id="node14" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1972.5363,-324 1703.8507,-324 1703.8507,-320 1699.8507,-320 1699.8507,-316 1703.8507,-316 1703.8507,-296 1699.8507,-296 1699.8507,-292 1703.8507,-292 1703.8507,-288 1972.5363,-288 1972.5363,-324"/>
<polyline fill="none" stroke="#069302" points="1703.8507,-320 1707.8507,-320 1707.8507,-316 1703.8507,-316 "/>
<polyline fill="none" stroke="#069302" points="1703.8507,-296 1707.8507,-296 1707.8507,-292 1703.8507,-292 "/>
<text text-anchor="middle" x="1838.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd -->
<g id="edge8" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M1524.0473,-365.2108C1581.8611,-354.314 1665.9165,-338.4711 1732.5353,-325.9146"/>
<polygon fill="#000000" stroke="#000000" points="1733.4724,-329.2997 1742.6511,-324.008 1732.1758,-322.4208 1733.4724,-329.2997"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd -->
<g id="node15" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2152.1865,-324 1990.2005,-324 1990.2005,-320 1986.2005,-320 1986.2005,-316 1990.2005,-316 1990.2005,-296 1986.2005,-296 1986.2005,-292 1990.2005,-292 1990.2005,-288 2152.1865,-288 2152.1865,-324"/>
<polyline fill="none" stroke="#069302" points="1990.2005,-320 1994.2005,-320 1994.2005,-316 1990.2005,-316 "/>
<polyline fill="none" stroke="#069302" points="1990.2005,-296 1994.2005,-296 1994.2005,-292 1990.2005,-292 "/>
<text text-anchor="middle" x="2071.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_add_constReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd -->
<g id="edge9" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd</title>
<path fill="none" stroke="#000000" d="M1524.1073,-366.8904C1540.4802,-364.4197 1557.9396,-361.9566 1574.1935,-360 1751.2298,-338.6892 1799.7067,-349.4389 1980.2134,-324.048"/>
<polygon fill="#000000" stroke="#000000" points="1980.906,-327.4847 1990.3124,-322.6093 1979.9187,-320.5547 1980.906,-327.4847"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_rst.vhd -->
<g id="node13" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_rst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5194.8478,-468 5035.5392,-468 5035.5392,-464 5031.5392,-464 5031.5392,-460 5035.5392,-460 5035.5392,-440 5031.5392,-440 5031.5392,-436 5035.5392,-436 5035.5392,-432 5194.8478,-432 5194.8478,-468"/>
<polyline fill="none" stroke="#069302" points="5035.5392,-464 5039.5392,-464 5039.5392,-460 5035.5392,-460 "/>
<polyline fill="none" stroke="#069302" points="5035.5392,-440 5039.5392,-440 5039.5392,-436 5035.5392,-436 "/>
<text text-anchor="middle" x="5115.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_rst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd -->
<g id="node16" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1509.8632,-468 1378.5238,-468 1378.5238,-464 1374.5238,-464 1374.5238,-460 1378.5238,-460 1378.5238,-440 1374.5238,-440 1374.5238,-436 1378.5238,-436 1378.5238,-432 1509.8632,-432 1509.8632,-468"/>
<polyline fill="none" stroke="#069302" points="1378.5238,-464 1382.5238,-464 1382.5238,-460 1378.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="1378.5238,-440 1382.5238,-440 1382.5238,-436 1378.5238,-436 "/>
<text text-anchor="middle" x="1444.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd -->
<g id="edge11" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd</title>
<path fill="none" stroke="#000000" d="M1447.2216,-431.8314C1448.505,-424.131 1450.0311,-414.9743 1451.4574,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="1454.9329,-406.8526 1453.1246,-396.4133 1448.0282,-405.7018 1454.9329,-406.8526"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge12" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M1378.5804,-437.8524C1367.7638,-435.8775 1356.6668,-433.8681 1346.1935,-432 1256.8991,-416.0725 1231.7303,-415.0124 1138.8089,-396.0609"/>
<polygon fill="#000000" stroke="#000000" points="1139.4899,-392.6278 1128.9901,-394.0437 1138.0812,-399.4846 1139.4899,-392.6278"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd -->
<g id="node17" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1336.8632,-468 1205.5238,-468 1205.5238,-464 1201.5238,-464 1201.5238,-460 1205.5238,-460 1205.5238,-440 1201.5238,-440 1201.5238,-436 1205.5238,-436 1205.5238,-432 1336.8632,-432 1336.8632,-468"/>
<polyline fill="none" stroke="#069302" points="1205.5238,-464 1209.5238,-464 1209.5238,-460 1205.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="1205.5238,-440 1209.5238,-440 1209.5238,-436 1205.5238,-436 "/>
<text text-anchor="middle" x="1271.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd -->
<g id="edge13" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd</title>
<path fill="none" stroke="#000000" d="M1317.8768,-431.8314C1342.9494,-422.0734 1374.0302,-409.977 1400.3744,-399.7242"/>
<polygon fill="#000000" stroke="#000000" points="1401.7962,-402.9266 1409.8459,-396.038 1399.2573,-396.4033 1401.7962,-402.9266"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge14" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M1218.9748,-431.9243C1190.4164,-422.0387 1154.864,-409.7321 1124.9367,-399.3726"/>
<polygon fill="#000000" stroke="#000000" points="1126.0285,-396.0469 1115.4337,-396.0831 1123.7386,-402.6618 1126.0285,-396.0469"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_complex/hdl/adder_substracter_complex.vhd -->
<g id="node18" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_complex/hdl/adder_substracter_complex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5427.8534,-468 5212.5336,-468 5212.5336,-464 5208.5336,-464 5208.5336,-460 5212.5336,-460 5212.5336,-440 5208.5336,-440 5208.5336,-436 5212.5336,-436 5212.5336,-432 5427.8534,-432 5427.8534,-468"/>
<polyline fill="none" stroke="#069302" points="5212.5336,-464 5216.5336,-464 5216.5336,-460 5212.5336,-460 "/>
<polyline fill="none" stroke="#069302" points="5212.5336,-440 5216.5336,-440 5216.5336,-436 5212.5336,-436 "/>
<text text-anchor="middle" x="5320.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">adder_substracter_complex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_real/hdl/adder_substracter_real.vhd -->
<g id="node19" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_real/hdl/adder_substracter_real.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5632.5711,-468 5445.8159,-468 5445.8159,-464 5441.8159,-464 5441.8159,-460 5445.8159,-460 5445.8159,-440 5441.8159,-440 5441.8159,-436 5445.8159,-436 5445.8159,-432 5632.5711,-432 5632.5711,-468"/>
<polyline fill="none" stroke="#069302" points="5445.8159,-464 5449.8159,-464 5449.8159,-460 5445.8159,-460 "/>
<polyline fill="none" stroke="#069302" points="5445.8159,-440 5449.8159,-440 5449.8159,-436 5445.8159,-436 "/>
<text text-anchor="middle" x="5539.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">adder_substracter_real.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToComplex/hdl/axiStreamToComplex.vhd -->
<g id="node20" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToComplex/hdl/axiStreamToComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5827.7089,-468 5650.6781,-468 5650.6781,-464 5646.6781,-464 5646.6781,-460 5650.6781,-460 5650.6781,-440 5646.6781,-440 5646.6781,-436 5650.6781,-436 5650.6781,-432 5827.7089,-432 5827.7089,-468"/>
<polyline fill="none" stroke="#069302" points="5650.6781,-464 5654.6781,-464 5654.6781,-460 5650.6781,-460 "/>
<polyline fill="none" stroke="#069302" points="5650.6781,-440 5654.6781,-440 5654.6781,-436 5650.6781,-436 "/>
<text text-anchor="middle" x="5739.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axiStreamToComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToReal/hdl/axiStreamToReal.vhd -->
<g id="node21" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToReal/hdl/axiStreamToReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5996.2663,-468 5846.1207,-468 5846.1207,-464 5842.1207,-464 5842.1207,-460 5846.1207,-460 5846.1207,-440 5842.1207,-440 5842.1207,-436 5846.1207,-436 5846.1207,-432 5996.2663,-432 5996.2663,-468"/>
<polyline fill="none" stroke="#069302" points="5846.1207,-464 5850.1207,-464 5850.1207,-460 5846.1207,-460 "/>
<polyline fill="none" stroke="#069302" points="5846.1207,-440 5850.1207,-440 5850.1207,-436 5846.1207,-436 "/>
<text text-anchor="middle" x="5921.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axiStreamToReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd -->
<g id="node22" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5975.9764,-396 5882.4106,-396 5882.4106,-392 5878.4106,-392 5878.4106,-388 5882.4106,-388 5882.4106,-368 5878.4106,-368 5878.4106,-364 5882.4106,-364 5882.4106,-360 5975.9764,-360 5975.9764,-396"/>
<polyline fill="none" stroke="#069302" points="5882.4106,-392 5886.4106,-392 5886.4106,-388 5882.4106,-388 "/>
<polyline fill="none" stroke="#069302" points="5882.4106,-368 5886.4106,-368 5886.4106,-364 5882.4106,-364 "/>
<text text-anchor="middle" x="5929.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_ctrlif.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd -->
<g id="node23" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6152.3352,-468 6014.0518,-468 6014.0518,-464 6010.0518,-464 6010.0518,-460 6014.0518,-460 6014.0518,-440 6010.0518,-440 6010.0518,-436 6014.0518,-436 6014.0518,-432 6152.3352,-432 6152.3352,-468"/>
<polyline fill="none" stroke="#069302" points="6014.0518,-464 6018.0518,-464 6018.0518,-460 6014.0518,-460 "/>
<polyline fill="none" stroke="#069302" points="6014.0518,-440 6018.0518,-440 6018.0518,-436 6014.0518,-436 "/>
<text text-anchor="middle" x="6083.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_deltaSigma.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd -->
<g id="edge17" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd</title>
<path fill="none" stroke="#000000" d="M6044.3328,-431.8314C6023.9193,-422.2874 5998.7212,-410.5065 5977.1075,-400.4013"/>
<polygon fill="#000000" stroke="#000000" points="5978.316,-397.1027 5967.7748,-396.038 5975.3512,-403.4439 5978.316,-397.1027"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd -->
<g id="node26" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6172.0014,-396 5994.3856,-396 5994.3856,-392 5990.3856,-392 5990.3856,-388 5994.3856,-388 5994.3856,-368 5990.3856,-368 5990.3856,-364 5994.3856,-364 5994.3856,-360 6172.0014,-360 6172.0014,-396"/>
<polyline fill="none" stroke="#069302" points="5994.3856,-392 5998.3856,-392 5998.3856,-388 5994.3856,-388 "/>
<polyline fill="none" stroke="#069302" points="5994.3856,-368 5998.3856,-368 5998.3856,-364 5994.3856,-364 "/>
<text text-anchor="middle" x="6083.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma_controller.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd -->
<g id="edge16" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd</title>
<path fill="none" stroke="#000000" d="M6083.1935,-431.8314C6083.1935,-424.131 6083.1935,-414.9743 6083.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="6086.6936,-406.4132 6083.1935,-396.4133 6079.6936,-406.4133 6086.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd -->
<g id="node29" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6328.3478,-396 6190.0392,-396 6190.0392,-392 6186.0392,-392 6186.0392,-388 6190.0392,-388 6190.0392,-368 6186.0392,-368 6186.0392,-364 6190.0392,-364 6190.0392,-360 6328.3478,-360 6328.3478,-396"/>
<polyline fill="none" stroke="#069302" points="6190.0392,-392 6194.0392,-392 6194.0392,-388 6190.0392,-388 "/>
<polyline fill="none" stroke="#069302" points="6190.0392,-368 6194.0392,-368 6194.0392,-364 6190.0392,-364 "/>
<text text-anchor="middle" x="6259.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pl330_dma_fifo.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd -->
<g id="edge15" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd</title>
<path fill="none" stroke="#000000" d="M6127.6057,-431.8314C6151.3539,-422.1162 6180.7681,-410.0831 6205.7599,-399.8592"/>
<polygon fill="#000000" stroke="#000000" points="6207.1704,-403.0638 6215.1006,-396.038 6204.5199,-396.585 6207.1704,-403.0638"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v -->
<g id="node24" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6603.5981,-396 6506.7889,-396 6506.7889,-392 6502.7889,-392 6502.7889,-388 6506.7889,-388 6506.7889,-368 6502.7889,-368 6502.7889,-364 6506.7889,-364 6506.7889,-360 6603.5981,-360 6603.5981,-396"/>
<polyline fill="none" stroke="#069302" points="6506.7889,-392 6510.7889,-392 6510.7889,-388 6506.7889,-388 "/>
<polyline fill="none" stroke="#069302" points="6506.7889,-368 6510.7889,-368 6510.7889,-364 6506.7889,-364 "/>
<text text-anchor="middle" x="6555.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd -->
<g id="node25" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6021.4006,-324 5860.9864,-324 5860.9864,-320 5856.9864,-320 5856.9864,-316 5860.9864,-316 5860.9864,-296 5856.9864,-296 5856.9864,-292 5860.9864,-292 5860.9864,-288 6021.4006,-288 6021.4006,-324"/>
<polyline fill="none" stroke="#069302" points="5860.9864,-320 5864.9864,-320 5864.9864,-316 5860.9864,-316 "/>
<polyline fill="none" stroke="#069302" points="5860.9864,-296 5864.9864,-296 5864.9864,-292 5860.9864,-292 "/>
<text text-anchor="middle" x="5941.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma_clkgen.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd -->
<g id="edge19" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd</title>
<path fill="none" stroke="#000000" d="M6047.3609,-359.8314C6028.7778,-350.4089 6005.8946,-338.8062 5986.137,-328.7883"/>
<polygon fill="#000000" stroke="#000000" points="5987.5165,-325.5635 5977.0146,-324.1628 5984.3508,-331.8069 5987.5165,-325.5635"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd -->
<g id="node27" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6170.8366,-324 6039.5504,-324 6039.5504,-320 6035.5504,-320 6035.5504,-316 6039.5504,-316 6039.5504,-296 6035.5504,-296 6035.5504,-292 6039.5504,-292 6039.5504,-288 6170.8366,-288 6170.8366,-324"/>
<polyline fill="none" stroke="#069302" points="6039.5504,-320 6043.5504,-320 6043.5504,-316 6039.5504,-316 "/>
<polyline fill="none" stroke="#069302" points="6039.5504,-296 6043.5504,-296 6043.5504,-292 6039.5504,-292 "/>
<text text-anchor="middle" x="6105.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma_tx.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd -->
<g id="edge18" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd</title>
<path fill="none" stroke="#000000" d="M6088.745,-359.8314C6091.1238,-352.0463 6093.9573,-342.7729 6096.5968,-334.1347"/>
<polygon fill="#000000" stroke="#000000" points="6099.9922,-334.9996 6099.5672,-324.4133 6093.2977,-332.954 6099.9922,-334.9996"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd -->
<g id="node28" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6386.3282,-324 6290.0588,-324 6290.0588,-320 6286.0588,-320 6286.0588,-316 6290.0588,-316 6290.0588,-296 6286.0588,-296 6286.0588,-292 6290.0588,-292 6290.0588,-288 6386.3282,-288 6386.3282,-324"/>
<polyline fill="none" stroke="#069302" points="6290.0588,-320 6294.0588,-320 6294.0588,-316 6290.0588,-316 "/>
<polyline fill="none" stroke="#069302" points="6290.0588,-296 6294.0588,-296 6294.0588,-292 6290.0588,-292 "/>
<text text-anchor="middle" x="6338.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dma_fifo.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd -->
<g id="edge20" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd</title>
<path fill="none" stroke="#000000" d="M6279.1285,-359.8314C6288.6718,-351.1337 6300.2534,-340.5783 6310.6241,-331.1265"/>
<polygon fill="#000000" stroke="#000000" points="6313.2315,-333.4857 6318.2648,-324.1628 6308.5163,-328.3121 6313.2315,-333.4857"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v -->
<g id="node30" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6614.409,-468 6495.978,-468 6495.978,-464 6491.978,-464 6491.978,-460 6495.978,-460 6495.978,-440 6491.978,-440 6491.978,-436 6495.978,-436 6495.978,-432 6614.409,-432 6614.409,-468"/>
<polyline fill="none" stroke="#069302" points="6495.978,-464 6499.978,-464 6499.978,-460 6495.978,-460 "/>
<polyline fill="none" stroke="#069302" points="6495.978,-440 6499.978,-440 6499.978,-436 6495.978,-436 "/>
<text text-anchor="middle" x="6555.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_cs4344_tb.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v -->
<g id="edge21" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v</title>
<path fill="none" stroke="#000000" d="M6555.1935,-431.8314C6555.1935,-424.131 6555.1935,-414.9743 6555.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="6558.6936,-406.4132 6555.1935,-396.4133 6551.6936,-406.4133 6558.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd -->
<g id="node31" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6488.5224,-396 6345.8646,-396 6345.8646,-392 6341.8646,-392 6341.8646,-388 6345.8646,-388 6345.8646,-368 6341.8646,-368 6341.8646,-364 6345.8646,-364 6345.8646,-360 6488.5224,-360 6488.5224,-396"/>
<polyline fill="none" stroke="#069302" points="6345.8646,-392 6349.8646,-392 6349.8646,-388 6345.8646,-388 "/>
<polyline fill="none" stroke="#069302" points="6345.8646,-368 6349.8646,-368 6349.8646,-364 6345.8646,-364 "/>
<text text-anchor="middle" x="6417.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dma_fifo_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd -->
<g id="edge22" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd</title>
<path fill="none" stroke="#000000" d="M6397.2585,-359.8314C6387.7152,-351.1337 6376.1336,-340.5783 6365.7629,-331.1265"/>
<polygon fill="#000000" stroke="#000000" points="6367.8707,-328.3121 6358.1222,-324.1628 6363.1555,-333.4857 6367.8707,-328.3121"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd -->
<g id="node32" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6972.3422,-468 6862.0448,-468 6862.0448,-464 6858.0448,-464 6858.0448,-460 6862.0448,-460 6862.0448,-440 6858.0448,-440 6858.0448,-436 6862.0448,-436 6862.0448,-432 6972.3422,-432 6972.3422,-468"/>
<polyline fill="none" stroke="#069302" points="6862.0448,-464 6866.0448,-464 6866.0448,-460 6862.0448,-460 "/>
<polyline fill="none" stroke="#069302" points="6862.0448,-440 6866.0448,-440 6866.0448,-436 6862.0448,-436 "/>
<text text-anchor="middle" x="6917.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_to_dac.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd -->
<g id="node33" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6808.859,-396 6621.528,-396 6621.528,-392 6617.528,-392 6617.528,-388 6621.528,-388 6621.528,-368 6617.528,-368 6617.528,-364 6621.528,-364 6621.528,-360 6808.859,-360 6808.859,-396"/>
<polyline fill="none" stroke="#069302" points="6621.528,-392 6625.528,-392 6625.528,-388 6621.528,-388 "/>
<polyline fill="none" stroke="#069302" points="6621.528,-368 6625.528,-368 6625.528,-364 6621.528,-364 "/>
<text text-anchor="middle" x="6715.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_to_dac_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd -->
<g id="edge25" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M6866.4811,-431.9243C6838.8665,-422.0815 6804.5185,-409.8386 6775.5334,-399.5073"/>
<polygon fill="#000000" stroke="#000000" points="6776.5214,-396.1438 6765.9268,-396.0831 6774.1712,-402.7375 6776.5214,-396.1438"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd -->
<g id="node34" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7007.3632,-396 6827.0238,-396 6827.0238,-392 6823.0238,-392 6823.0238,-388 6827.0238,-388 6827.0238,-368 6823.0238,-368 6823.0238,-364 6827.0238,-364 6827.0238,-360 7007.3632,-360 7007.3632,-396"/>
<polyline fill="none" stroke="#069302" points="6827.0238,-392 6831.0238,-392 6831.0238,-388 6827.0238,-388 "/>
<polyline fill="none" stroke="#069302" points="6827.0238,-368 6831.0238,-368 6831.0238,-364 6827.0238,-364 "/>
<text text-anchor="middle" x="6917.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_to_dac_sync_vect.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd -->
<g id="edge24" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd</title>
<path fill="none" stroke="#000000" d="M6917.1935,-431.8314C6917.1935,-424.131 6917.1935,-414.9743 6917.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="6920.6936,-406.4132 6917.1935,-396.4133 6913.6936,-406.4133 6920.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd -->
<g id="node35" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7161.014,-396 7025.373,-396 7025.373,-392 7021.373,-392 7021.373,-388 7025.373,-388 7025.373,-368 7021.373,-368 7021.373,-364 7025.373,-364 7025.373,-360 7161.014,-360 7161.014,-396"/>
<polyline fill="none" stroke="#069302" points="7025.373,-392 7029.373,-392 7029.373,-388 7025.373,-388 "/>
<polyline fill="none" stroke="#069302" points="7025.373,-368 7029.373,-368 7029.373,-364 7025.373,-364 "/>
<text text-anchor="middle" x="7093.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_axi_to_dac.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd -->
<g id="edge23" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd</title>
<path fill="none" stroke="#000000" d="M6961.6057,-431.8314C6985.3539,-422.1162 7014.7681,-410.0831 7039.7599,-399.8592"/>
<polygon fill="#000000" stroke="#000000" points="7041.1704,-403.0638 7049.1006,-396.038 7038.5199,-396.585 7041.1704,-403.0638"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd -->
<g id="node36" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7266.7807,-396 7179.6063,-396 7179.6063,-392 7175.6063,-392 7175.6063,-388 7179.6063,-388 7179.6063,-368 7175.6063,-368 7175.6063,-364 7179.6063,-364 7179.6063,-360 7266.7807,-360 7266.7807,-396"/>
<polyline fill="none" stroke="#069302" points="7179.6063,-392 7183.6063,-392 7183.6063,-388 7179.6063,-388 "/>
<polyline fill="none" stroke="#069302" points="7179.6063,-368 7183.6063,-368 7183.6063,-364 7179.6063,-364 "/>
<text text-anchor="middle" x="7223.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cacode.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd -->
<g id="node37" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7135.2579,-324 6993.1291,-324 6993.1291,-320 6989.1291,-320 6989.1291,-316 6993.1291,-316 6993.1291,-296 6989.1291,-296 6989.1291,-292 6993.1291,-292 6993.1291,-288 7135.2579,-288 7135.2579,-324"/>
<polyline fill="none" stroke="#069302" points="6993.1291,-320 6997.1291,-320 6997.1291,-316 6993.1291,-316 "/>
<polyline fill="none" stroke="#069302" points="6993.1291,-296 6997.1291,-296 6997.1291,-292 6993.1291,-292 "/>
<text text-anchor="middle" x="7064.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cacode_g1_gen.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd -->
<g id="edge27" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd</title>
<path fill="none" stroke="#000000" d="M7183.0711,-359.8314C7161.9003,-350.2446 7135.7452,-338.4008 7113.3632,-328.2655"/>
<polygon fill="#000000" stroke="#000000" points="7114.5807,-324.9748 7104.0274,-324.038 7111.6932,-331.3515 7114.5807,-324.9748"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd -->
<g id="node38" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7295.2579,-324 7153.1291,-324 7153.1291,-320 7149.1291,-320 7149.1291,-316 7153.1291,-316 7153.1291,-296 7149.1291,-296 7149.1291,-292 7153.1291,-292 7153.1291,-288 7295.2579,-288 7295.2579,-324"/>
<polyline fill="none" stroke="#069302" points="7153.1291,-320 7157.1291,-320 7157.1291,-316 7153.1291,-316 "/>
<polyline fill="none" stroke="#069302" points="7153.1291,-296 7157.1291,-296 7157.1291,-292 7153.1291,-292 "/>
<text text-anchor="middle" x="7224.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cacode_g2_gen.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd -->
<g id="edge26" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd</title>
<path fill="none" stroke="#000000" d="M7223.4458,-359.8314C7223.5528,-352.131 7223.68,-342.9743 7223.7988,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="7227.2984,-334.4609 7223.9378,-324.4133 7220.2991,-334.3637 7227.2984,-334.4609"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd -->
<g id="node39" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7290.4742,-468 7155.9128,-468 7155.9128,-464 7151.9128,-464 7151.9128,-460 7155.9128,-460 7155.9128,-440 7151.9128,-440 7151.9128,-436 7155.9128,-436 7155.9128,-432 7290.4742,-432 7290.4742,-468"/>
<polyline fill="none" stroke="#069302" points="7155.9128,-464 7159.9128,-464 7159.9128,-460 7155.9128,-460 "/>
<polyline fill="none" stroke="#069302" points="7155.9128,-440 7159.9128,-440 7159.9128,-436 7155.9128,-436 "/>
<text text-anchor="middle" x="7223.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_cacode_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd -->
<g id="edge28" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd</title>
<path fill="none" stroke="#000000" d="M7223.1935,-431.8314C7223.1935,-424.131 7223.1935,-414.9743 7223.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="7226.6936,-406.4132 7223.1935,-396.4133 7219.6936,-406.4133 7226.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd -->
<g id="node40" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4464.6753,-468 4309.7117,-468 4309.7117,-464 4305.7117,-464 4305.7117,-460 4309.7117,-460 4309.7117,-440 4305.7117,-440 4305.7117,-436 4309.7117,-436 4309.7117,-432 4464.6753,-432 4464.6753,-468"/>
<polyline fill="none" stroke="#069302" points="4309.7117,-464 4313.7117,-464 4313.7117,-460 4309.7117,-460 "/>
<polyline fill="none" stroke="#069302" points="4309.7117,-440 4313.7117,-440 4313.7117,-436 4309.7117,-436 "/>
<text text-anchor="middle" x="4387.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">check_valid_burst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd -->
<g id="node45" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4545.5558,-396 4400.8312,-396 4400.8312,-392 4396.8312,-392 4396.8312,-388 4400.8312,-388 4400.8312,-368 4396.8312,-368 4396.8312,-364 4400.8312,-364 4400.8312,-360 4545.5558,-360 4545.5558,-396"/>
<polyline fill="none" stroke="#069302" points="4400.8312,-392 4404.8312,-392 4404.8312,-388 4400.8312,-388 "/>
<polyline fill="none" stroke="#069302" points="4400.8312,-368 4404.8312,-368 4404.8312,-364 4400.8312,-364 "/>
<text text-anchor="middle" x="4473.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd -->
<g id="edge31" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M4408.8949,-431.8314C4419.3856,-423.0485 4432.139,-412.3712 4443.5129,-402.8489"/>
<polygon fill="#000000" stroke="#000000" points="4446.0782,-405.2659 4451.499,-396.1628 4441.5846,-399.8986 4446.0782,-405.2659"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd -->
<g id="node46" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4103.4931,-396 4002.8939,-396 4002.8939,-392 3998.8939,-392 3998.8939,-388 4002.8939,-388 4002.8939,-368 3998.8939,-368 3998.8939,-364 4002.8939,-364 4002.8939,-360 4103.4931,-360 4103.4931,-396"/>
<polyline fill="none" stroke="#069302" points="4002.8939,-392 4006.8939,-392 4006.8939,-388 4002.8939,-388 "/>
<polyline fill="none" stroke="#069302" points="4002.8939,-368 4006.8939,-368 4006.8939,-364 4002.8939,-364 "/>
<text text-anchor="middle" x="4053.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd -->
<g id="edge30" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd</title>
<path fill="none" stroke="#000000" d="M4309.8843,-433.943C4306.6111,-433.2828 4303.3702,-432.6327 4300.1935,-432 4219.855,-415.998 4196.491,-416.3874 4113.4937,-396.2014"/>
<polygon fill="#000000" stroke="#000000" points="4114.1719,-392.7639 4103.6253,-393.7737 4112.4996,-399.5613 4114.1719,-392.7639"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd -->
<g id="node48" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4211.1037,-396 4121.2833,-396 4121.2833,-392 4117.2833,-392 4117.2833,-388 4121.2833,-388 4121.2833,-368 4117.2833,-368 4117.2833,-364 4121.2833,-364 4121.2833,-360 4211.1037,-360 4211.1037,-396"/>
<polyline fill="none" stroke="#069302" points="4121.2833,-392 4125.2833,-392 4125.2833,-388 4121.2833,-388 "/>
<polyline fill="none" stroke="#069302" points="4121.2833,-368 4125.2833,-368 4125.2833,-364 4121.2833,-364 "/>
<text text-anchor="middle" x="4166.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_cvb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd -->
<g id="edge29" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd</title>
<path fill="none" stroke="#000000" d="M4330.7229,-431.8796C4300.6245,-422.1891 4262.7362,-409.9395 4220.8381,-396.1999"/>
<polygon fill="#000000" stroke="#000000" points="4221.8575,-392.8509 4211.2647,-393.0574 4219.6743,-399.5017 4221.8575,-392.8509"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd -->
<g id="node41" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4117.0712,-324 3965.3158,-324 3965.3158,-320 3961.3158,-320 3961.3158,-316 3965.3158,-316 3965.3158,-296 3961.3158,-296 3961.3158,-292 3965.3158,-292 3965.3158,-288 4117.0712,-288 4117.0712,-324"/>
<polyline fill="none" stroke="#069302" points="3965.3158,-320 3969.3158,-320 3969.3158,-316 3965.3158,-316 "/>
<polyline fill="none" stroke="#069302" points="3965.3158,-296 3969.3158,-296 3969.3158,-292 3965.3158,-292 "/>
<text text-anchor="middle" x="4041.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_check_mean.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd -->
<g id="node42" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4249.2355,-324 4135.1515,-324 4135.1515,-320 4131.1515,-320 4131.1515,-316 4135.1515,-316 4135.1515,-296 4131.1515,-296 4131.1515,-292 4135.1515,-292 4135.1515,-288 4249.2355,-288 4249.2355,-324"/>
<polyline fill="none" stroke="#069302" points="4135.1515,-320 4139.1515,-320 4139.1515,-316 4135.1515,-316 "/>
<polyline fill="none" stroke="#069302" points="4135.1515,-296 4139.1515,-296 4139.1515,-292 4135.1515,-292 "/>
<text text-anchor="middle" x="4192.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_cpt_en.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd -->
<g id="node43" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4397.5558,-324 4266.8312,-324 4266.8312,-320 4262.8312,-320 4262.8312,-316 4266.8312,-316 4266.8312,-296 4262.8312,-296 4262.8312,-292 4266.8312,-292 4266.8312,-288 4397.5558,-288 4397.5558,-324"/>
<polyline fill="none" stroke="#069302" points="4266.8312,-320 4270.8312,-320 4270.8312,-316 4266.8312,-316 "/>
<polyline fill="none" stroke="#069302" points="4266.8312,-296 4270.8312,-296 4270.8312,-292 4266.8312,-292 "/>
<text text-anchor="middle" x="4332.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_dual_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd -->
<g id="node47" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4093.3184,-252 3997.0686,-252 3997.0686,-248 3993.0686,-248 3993.0686,-244 3997.0686,-244 3997.0686,-224 3993.0686,-224 3993.0686,-220 3997.0686,-220 3997.0686,-216 4093.3184,-216 4093.3184,-252"/>
<polyline fill="none" stroke="#069302" points="3997.0686,-248 4001.0686,-248 4001.0686,-244 3997.0686,-244 "/>
<polyline fill="none" stroke="#069302" points="3997.0686,-224 4001.0686,-224 4001.0686,-220 3997.0686,-220 "/>
<text text-anchor="middle" x="4045.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd -->
<g id="edge32" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd</title>
<path fill="none" stroke="#000000" d="M4266.7096,-289.572C4217.4389,-277.2114 4150.5386,-260.428 4103.1884,-248.5492"/>
<polygon fill="#000000" stroke="#000000" points="4103.9456,-245.1308 4093.3945,-246.0922 4102.2423,-251.9204 4103.9456,-245.1308"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd -->
<g id="node44" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3948.1865,-324 3786.2005,-324 3786.2005,-320 3782.2005,-320 3782.2005,-316 3786.2005,-316 3786.2005,-296 3782.2005,-296 3782.2005,-292 3786.2005,-292 3786.2005,-288 3948.1865,-288 3948.1865,-324"/>
<polyline fill="none" stroke="#069302" points="3786.2005,-320 3790.2005,-320 3790.2005,-316 3786.2005,-316 "/>
<polyline fill="none" stroke="#069302" points="3786.2005,-296 3790.2005,-296 3790.2005,-292 3786.2005,-292 "/>
<text text-anchor="middle" x="3867.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_gen_new_flow.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd -->
<g id="edge36" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd</title>
<path fill="none" stroke="#000000" d="M4050.1654,-359.8314C4048.882,-352.131 4047.3559,-342.9743 4045.9296,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="4049.3588,-333.7018 4044.2624,-324.4133 4042.4541,-334.8526 4049.3588,-333.7018"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd -->
<g id="edge35" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd</title>
<path fill="none" stroke="#000000" d="M4088.2691,-359.8314C4106.4596,-350.4089 4128.8593,-338.8062 4148.1995,-328.7883"/>
<polygon fill="#000000" stroke="#000000" points="4149.8595,-331.8701 4157.1292,-324.1628 4146.6398,-325.6545 4149.8595,-331.8701"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd -->
<g id="edge33" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd</title>
<path fill="none" stroke="#000000" d="M4103.6704,-362.3992C4106.5494,-361.5721 4109.4056,-360.7668 4112.1935,-360 4119.4225,-358.0117 4196.1179,-339.2274 4256.9462,-324.3649"/>
<polygon fill="#000000" stroke="#000000" points="4258.0592,-327.696 4266.9429,-321.9228 4256.3979,-320.896 4258.0592,-327.696"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd -->
<g id="edge34" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd</title>
<path fill="none" stroke="#000000" d="M4006.2578,-359.8314C3981.0498,-350.0734 3949.8009,-337.977 3923.3144,-327.7242"/>
<polygon fill="#000000" stroke="#000000" points="3924.3808,-324.384 3913.7916,-324.038 3921.8538,-330.912 3924.3808,-324.384"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd -->
<g id="node49" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2516.5841,-468 2335.8029,-468 2335.8029,-464 2331.8029,-464 2331.8029,-460 2335.8029,-460 2335.8029,-440 2331.8029,-440 2331.8029,-436 2335.8029,-436 2335.8029,-432 2516.5841,-432 2516.5841,-468"/>
<polyline fill="none" stroke="#069302" points="2335.8029,-464 2339.8029,-464 2339.8029,-460 2335.8029,-460 "/>
<polyline fill="none" stroke="#069302" points="2335.8029,-440 2339.8029,-440 2339.8029,-436 2335.8029,-436 "/>
<text text-anchor="middle" x="2426.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readComplexFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="node118" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2842.5841,-396 2661.8029,-396 2661.8029,-392 2657.8029,-392 2657.8029,-388 2661.8029,-388 2661.8029,-368 2657.8029,-368 2657.8029,-364 2661.8029,-364 2661.8029,-360 2842.5841,-360 2842.5841,-396"/>
<polyline fill="none" stroke="#069302" points="2661.8029,-392 2665.8029,-392 2665.8029,-388 2661.8029,-388 "/>
<polyline fill="none" stroke="#069302" points="2661.8029,-368 2665.8029,-368 2665.8029,-364 2661.8029,-364 "/>
<text text-anchor="middle" x="2752.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readComplexFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="edge37" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2508.0363,-431.9243C2554.4343,-421.6769 2612.611,-408.828 2660.5366,-398.2432"/>
<polygon fill="#000000" stroke="#000000" points="2661.59,-401.595 2670.5999,-396.0207 2660.0803,-394.7597 2661.59,-401.595"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd -->
<g id="node50" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3210.8629,-468 3085.5241,-468 3085.5241,-464 3081.5241,-464 3081.5241,-460 3085.5241,-460 3085.5241,-440 3081.5241,-440 3081.5241,-436 3085.5241,-436 3085.5241,-432 3210.8629,-432 3210.8629,-468"/>
<polyline fill="none" stroke="#069302" points="3085.5241,-464 3089.5241,-464 3089.5241,-460 3085.5241,-460 "/>
<polyline fill="none" stroke="#069302" points="3085.5241,-440 3089.5241,-440 3089.5241,-436 3085.5241,-436 "/>
<text text-anchor="middle" x="3148.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="node261" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3066.8629,-396 2941.5241,-396 2941.5241,-392 2937.5241,-392 2937.5241,-388 2941.5241,-388 2941.5241,-368 2937.5241,-368 2937.5241,-364 2941.5241,-364 2941.5241,-360 3066.8629,-360 3066.8629,-396"/>
<polyline fill="none" stroke="#069302" points="2941.5241,-392 2945.5241,-392 2945.5241,-388 2941.5241,-388 "/>
<polyline fill="none" stroke="#069302" points="2941.5241,-368 2945.5241,-368 2945.5241,-364 2941.5241,-364 "/>
<text text-anchor="middle" x="3004.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge38" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3111.8562,-431.8314C3092.8539,-422.3302 3069.4177,-410.6121 3049.2683,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="3050.779,-397.3797 3040.2695,-396.038 3047.6485,-403.6407 3050.779,-397.3797"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd -->
<g id="node51" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4108.6261,-468 3997.7609,-468 3997.7609,-464 3993.7609,-464 3993.7609,-460 3997.7609,-460 3997.7609,-440 3993.7609,-440 3993.7609,-436 3997.7609,-436 3997.7609,-432 4108.6261,-432 4108.6261,-468"/>
<polyline fill="none" stroke="#069302" points="3997.7609,-464 4001.7609,-464 4001.7609,-460 3997.7609,-460 "/>
<polyline fill="none" stroke="#069302" points="3997.7609,-440 4001.7609,-440 4001.7609,-436 3997.7609,-436 "/>
<text text-anchor="middle" x="4053.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_cvb_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd -->
<g id="edge41" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd</title>
<path fill="none" stroke="#000000" d="M4053.1935,-431.8314C4053.1935,-424.131 4053.1935,-414.9743 4053.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="4056.6936,-406.4132 4053.1935,-396.4133 4049.6936,-406.4133 4056.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd -->
<g id="edge40" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd</title>
<path fill="none" stroke="#000000" d="M3997.4558,-432.5093C3924.3444,-408.3083 3802.3632,-363.159 3777.1935,-324 3768.5423,-310.5405 3767.0586,-300.3807 3777.1935,-288 3803.1624,-256.2767 3916.125,-242.7778 3986.8454,-237.3531"/>
<polygon fill="#000000" stroke="#000000" points="3987.241,-240.8336 3996.9576,-236.6102 3986.728,-233.8524 3987.241,-240.8336"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="edge39" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3997.7119,-433.7085C3994.5074,-433.0573 3991.3185,-432.4791 3988.1935,-432 3524.0102,-360.8408 3400.7498,-427.3806 2932.1935,-396 2906.4664,-394.277 2878.7274,-391.8078 2852.913,-389.2482"/>
<polygon fill="#000000" stroke="#000000" points="2853.0439,-385.7438 2842.7439,-388.2256 2852.3435,-392.7087 2853.0439,-385.7438"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/clkChangeComplex/hdl/clkChangeComplex.vhd -->
<g id="node52" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/clkChangeComplex/hdl/clkChangeComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7733.9972,-468 7570.3898,-468 7570.3898,-464 7566.3898,-464 7566.3898,-460 7570.3898,-460 7570.3898,-440 7566.3898,-440 7566.3898,-436 7570.3898,-436 7570.3898,-432 7733.9972,-432 7733.9972,-468"/>
<polyline fill="none" stroke="#069302" points="7570.3898,-464 7574.3898,-464 7574.3898,-460 7570.3898,-460 "/>
<polyline fill="none" stroke="#069302" points="7570.3898,-440 7574.3898,-440 7574.3898,-436 7570.3898,-436 "/>
<text text-anchor="middle" x="7652.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">clkChangeComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/complexToAxiStream/hdl/complexToAxiStream.vhd -->
<g id="node53" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/complexToAxiStream/hdl/complexToAxiStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7928.1569,-468 7752.2301,-468 7752.2301,-464 7748.2301,-464 7748.2301,-460 7752.2301,-460 7752.2301,-440 7748.2301,-440 7748.2301,-436 7752.2301,-436 7752.2301,-432 7928.1569,-432 7928.1569,-468"/>
<polyline fill="none" stroke="#069302" points="7752.2301,-464 7756.2301,-464 7756.2301,-460 7752.2301,-460 "/>
<polyline fill="none" stroke="#069302" points="7752.2301,-440 7756.2301,-440 7756.2301,-436 7752.2301,-436 "/>
<text text-anchor="middle" x="7840.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">complexToAxiStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertComplexToReal/hdl/convertComplexToReal.vhd -->
<g id="node54" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertComplexToReal/hdl/convertComplexToReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8134.3838,-468 7946.0032,-468 7946.0032,-464 7942.0032,-464 7942.0032,-460 7946.0032,-460 7946.0032,-440 7942.0032,-440 7942.0032,-436 7946.0032,-436 7946.0032,-432 8134.3838,-432 8134.3838,-468"/>
<polyline fill="none" stroke="#069302" points="7946.0032,-464 7950.0032,-464 7950.0032,-460 7946.0032,-460 "/>
<polyline fill="none" stroke="#069302" points="7946.0032,-440 7950.0032,-440 7950.0032,-436 7946.0032,-436 "/>
<text text-anchor="middle" x="8040.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">convertComplexToReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertRealToComplex/hdl/convertRealToComplex.vhd -->
<g id="node55" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertRealToComplex/hdl/convertRealToComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8341.3838,-468 8153.0032,-468 8153.0032,-464 8149.0032,-464 8149.0032,-460 8153.0032,-460 8153.0032,-440 8149.0032,-440 8149.0032,-436 8153.0032,-436 8153.0032,-432 8341.3838,-432 8341.3838,-468"/>
<polyline fill="none" stroke="#069302" points="8153.0032,-464 8157.0032,-464 8157.0032,-460 8153.0032,-460 "/>
<polyline fill="none" stroke="#069302" points="8153.0032,-440 8157.0032,-440 8157.0032,-436 8153.0032,-436 "/>
<text text-anchor="middle" x="8247.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">convertRealToComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd -->
<g id="node56" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8468.2749,-468 8360.1121,-468 8360.1121,-464 8356.1121,-464 8356.1121,-460 8360.1121,-460 8360.1121,-440 8356.1121,-440 8356.1121,-436 8360.1121,-436 8360.1121,-432 8468.2749,-432 8468.2749,-468"/>
<polyline fill="none" stroke="#069302" points="8360.1121,-464 8364.1121,-464 8364.1121,-460 8360.1121,-460 "/>
<polyline fill="none" stroke="#069302" points="8360.1121,-440 8364.1121,-440 8364.1121,-436 8360.1121,-436 "/>
<text text-anchor="middle" x="8414.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cordicAtan.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd -->
<g id="node57" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8485.2131,-396 8343.1739,-396 8343.1739,-392 8339.1739,-392 8339.1739,-388 8343.1739,-388 8343.1739,-368 8339.1739,-368 8339.1739,-364 8343.1739,-364 8343.1739,-360 8485.2131,-360 8485.2131,-396"/>
<polyline fill="none" stroke="#069302" points="8343.1739,-392 8347.1739,-392 8347.1739,-388 8343.1739,-388 "/>
<polyline fill="none" stroke="#069302" points="8343.1739,-368 8347.1739,-368 8347.1739,-364 8343.1739,-364 "/>
<text text-anchor="middle" x="8414.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cordicAtan_impl.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd -->
<g id="edge42" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd</title>
<path fill="none" stroke="#000000" d="M8414.1935,-431.8314C8414.1935,-424.131 8414.1935,-414.9743 8414.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="8417.6936,-406.4132 8414.1935,-396.4133 8410.6936,-406.4133 8417.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v -->
<g id="node58" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8588.928,-396 8503.459,-396 8503.459,-392 8499.459,-392 8499.459,-388 8503.459,-388 8503.459,-368 8499.459,-368 8499.459,-364 8503.459,-364 8503.459,-360 8588.928,-360 8588.928,-396"/>
<polyline fill="none" stroke="#069302" points="8503.459,-392 8507.459,-392 8507.459,-388 8503.459,-388 "/>
<polyline fill="none" stroke="#069302" points="8503.459,-368 8507.459,-368 8507.459,-364 8503.459,-364 "/>
<text text-anchor="middle" x="8546.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cplx_conj.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v -->
<g id="node59" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8582.7795,-468 8509.6075,-468 8509.6075,-464 8505.6075,-464 8505.6075,-460 8509.6075,-460 8509.6075,-440 8505.6075,-440 8505.6075,-436 8509.6075,-436 8509.6075,-432 8582.7795,-432 8582.7795,-468"/>
<polyline fill="none" stroke="#069302" points="8509.6075,-464 8513.6075,-464 8513.6075,-460 8509.6075,-460 "/>
<polyline fill="none" stroke="#069302" points="8509.6075,-440 8513.6075,-440 8513.6075,-436 8509.6075,-436 "/>
<text text-anchor="middle" x="8546.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dut.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v -->
<g id="edge43" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v</title>
<path fill="none" stroke="#000000" d="M8546.1935,-431.8314C8546.1935,-424.131 8546.1935,-414.9743 8546.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="8549.6936,-406.4132 8546.1935,-396.4133 8542.6936,-406.4133 8549.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd -->
<g id="node60" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9624.7954,-396 9397.5916,-396 9397.5916,-392 9393.5916,-392 9393.5916,-388 9397.5916,-388 9397.5916,-368 9393.5916,-368 9393.5916,-364 9397.5916,-364 9397.5916,-360 9624.7954,-360 9624.7954,-396"/>
<polyline fill="none" stroke="#069302" points="9397.5916,-392 9401.5916,-392 9401.5916,-388 9397.5916,-388 "/>
<polyline fill="none" stroke="#069302" points="9397.5916,-368 9401.5916,-368 9401.5916,-364 9397.5916,-364 "/>
<text text-anchor="middle" x="9511.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_dataComplex_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd -->
<g id="node61" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9241.1233,-468 9039.2637,-468 9039.2637,-464 9035.2637,-464 9035.2637,-460 9039.2637,-460 9039.2637,-440 9035.2637,-440 9035.2637,-436 9039.2637,-436 9039.2637,-432 9241.1233,-432 9241.1233,-468"/>
<polyline fill="none" stroke="#069302" points="9039.2637,-464 9043.2637,-464 9043.2637,-460 9039.2637,-460 "/>
<polyline fill="none" stroke="#069302" points="9039.2637,-440 9043.2637,-440 9043.2637,-436 9039.2637,-436 "/>
<text text-anchor="middle" x="9140.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd -->
<g id="edge46" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M9233.3336,-431.9243C9286.5781,-421.5911 9353.4525,-408.6128 9408.2513,-397.978"/>
<polygon fill="#000000" stroke="#000000" points="9409.1869,-401.3618 9418.3369,-396.0207 9407.8533,-394.49 9409.1869,-401.3618"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd -->
<g id="node62" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8877.5864,-396 8606.8006,-396 8606.8006,-392 8602.8006,-392 8602.8006,-388 8606.8006,-388 8606.8006,-368 8602.8006,-368 8602.8006,-364 8606.8006,-364 8606.8006,-360 8877.5864,-360 8877.5864,-396"/>
<polyline fill="none" stroke="#069302" points="8606.8006,-392 8610.8006,-392 8610.8006,-388 8606.8006,-388 "/>
<polyline fill="none" stroke="#069302" points="8606.8006,-368 8610.8006,-368 8610.8006,-364 8606.8006,-364 "/>
<text text-anchor="middle" x="8742.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_dma_direct_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd -->
<g id="edge47" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M9040.5316,-431.9707C8983.1776,-421.5951 8911.017,-408.5409 8852.0317,-397.8702"/>
<polygon fill="#000000" stroke="#000000" points="8852.3957,-394.3793 8841.9323,-396.0432 8851.1495,-401.2675 8852.3957,-394.3793"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd -->
<g id="node63" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9133.689,-396 8894.698,-396 8894.698,-392 8890.698,-392 8890.698,-388 8894.698,-388 8894.698,-368 8890.698,-368 8890.698,-364 8894.698,-364 8894.698,-360 9133.689,-360 9133.689,-396"/>
<polyline fill="none" stroke="#069302" points="8894.698,-392 8898.698,-392 8898.698,-388 8894.698,-388 "/>
<polyline fill="none" stroke="#069302" points="8894.698,-368 8898.698,-368 8898.698,-364 8894.698,-364 "/>
<text text-anchor="middle" x="9014.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_dma_direct_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd -->
<g id="edge45" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd</title>
<path fill="none" stroke="#000000" d="M9108.3984,-431.8314C9092.133,-422.5368 9072.1549,-411.1208 9054.7884,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="9056.3974,-398.0854 9045.9784,-396.1628 9052.9244,-404.1631 9056.3974,-398.0854"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd -->
<g id="node64" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9378.7954,-396 9151.5916,-396 9151.5916,-392 9147.5916,-392 9147.5916,-388 9151.5916,-388 9151.5916,-368 9147.5916,-368 9147.5916,-364 9151.5916,-364 9151.5916,-360 9378.7954,-360 9378.7954,-396"/>
<polyline fill="none" stroke="#069302" points="9151.5916,-392 9155.5916,-392 9155.5916,-388 9151.5916,-388 "/>
<polyline fill="none" stroke="#069302" points="9151.5916,-368 9155.5916,-368 9155.5916,-364 9151.5916,-364 "/>
<text text-anchor="middle" x="9265.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataComplex_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd -->
<g id="edge44" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M9171.7363,-431.8314C9187.8726,-422.5368 9207.6921,-411.1208 9224.9207,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="9226.7424,-404.187 9233.6608,-396.1628 9223.2485,-398.1212 9226.7424,-404.187"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd -->
<g id="node65" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9671.6768,-468 9544.7102,-468 9544.7102,-464 9540.7102,-464 9540.7102,-460 9544.7102,-460 9544.7102,-440 9540.7102,-440 9540.7102,-436 9544.7102,-436 9544.7102,-432 9671.6768,-432 9671.6768,-468"/>
<polyline fill="none" stroke="#069302" points="9544.7102,-464 9548.7102,-464 9548.7102,-460 9544.7102,-460 "/>
<polyline fill="none" stroke="#069302" points="9544.7102,-440 9548.7102,-440 9548.7102,-436 9544.7102,-436 "/>
<text text-anchor="middle" x="9608.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dataDma.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd -->
<g id="edge49" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M9583.7163,-431.8314C9571.654,-422.8779 9556.9395,-411.9558 9543.9249,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="9545.7787,-399.3127 9535.6629,-396.1628 9541.6065,-404.9335 9545.7787,-399.3127"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd -->
<g id="node80" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9769.6768,-396 9642.7102,-396 9642.7102,-392 9638.7102,-392 9638.7102,-388 9642.7102,-388 9642.7102,-368 9638.7102,-368 9638.7102,-364 9642.7102,-364 9642.7102,-360 9769.6768,-360 9769.6768,-396"/>
<polyline fill="none" stroke="#069302" points="9642.7102,-392 9646.7102,-392 9646.7102,-388 9642.7102,-388 "/>
<polyline fill="none" stroke="#069302" points="9642.7102,-368 9646.7102,-368 9646.7102,-364 9642.7102,-364 "/>
<text text-anchor="middle" x="9706.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dataDma.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd -->
<g id="edge48" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd</title>
<path fill="none" stroke="#000000" d="M9632.923,-431.8314C9645.1097,-422.8779 9659.9758,-411.9558 9673.1247,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="9675.4853,-404.9042 9681.4719,-396.1628 9671.3408,-399.263 9675.4853,-404.9042"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd -->
<g id="node66" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10344.0725,-396 10150.3145,-396 10150.3145,-392 10146.3145,-392 10146.3145,-388 10150.3145,-388 10150.3145,-368 10146.3145,-368 10146.3145,-364 10150.3145,-364 10150.3145,-360 10344.0725,-360 10344.0725,-396"/>
<polyline fill="none" stroke="#069302" points="10150.3145,-392 10154.3145,-392 10154.3145,-388 10150.3145,-388 "/>
<polyline fill="none" stroke="#069302" points="10150.3145,-368 10154.3145,-368 10154.3145,-364 10150.3145,-364 "/>
<text text-anchor="middle" x="10247.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd -->
<g id="node67" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10698.171,-324 10536.216,-324 10536.216,-320 10532.216,-320 10532.216,-316 10536.216,-316 10536.216,-296 10532.216,-296 10532.216,-292 10536.216,-292 10536.216,-288 10698.171,-288 10698.171,-324"/>
<polyline fill="none" stroke="#069302" points="10536.216,-320 10540.216,-320 10540.216,-316 10536.216,-316 "/>
<polyline fill="none" stroke="#069302" points="10536.216,-296 10540.216,-296 10540.216,-292 10536.216,-292 "/>
<text text-anchor="middle" x="10617.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd -->
<g id="node68" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10509.3852,-252 10335.0018,-252 10335.0018,-248 10331.0018,-248 10331.0018,-244 10335.0018,-244 10335.0018,-224 10331.0018,-224 10331.0018,-220 10335.0018,-220 10335.0018,-216 10509.3852,-216 10509.3852,-252"/>
<polyline fill="none" stroke="#069302" points="10335.0018,-248 10339.0018,-248 10339.0018,-244 10335.0018,-244 "/>
<polyline fill="none" stroke="#069302" points="10335.0018,-224 10339.0018,-224 10339.0018,-220 10335.0018,-220 "/>
<text text-anchor="middle" x="10422.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_resizer.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd -->
<g id="edge52" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd</title>
<path fill="none" stroke="#000000" d="M10568.2385,-287.9243C10541.6967,-278.1243 10508.7112,-265.945 10480.8077,-255.6422"/>
<polygon fill="#000000" stroke="#000000" points="10481.762,-252.2636 10471.1687,-252.0831 10479.3373,-258.8303 10481.762,-252.2636"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd -->
<g id="node69" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10707.0739,-252 10527.3131,-252 10527.3131,-248 10523.3131,-248 10523.3131,-244 10527.3131,-244 10527.3131,-224 10523.3131,-224 10523.3131,-220 10527.3131,-220 10527.3131,-216 10707.0739,-216 10707.0739,-252"/>
<polyline fill="none" stroke="#069302" points="10527.3131,-248 10531.3131,-248 10531.3131,-244 10527.3131,-244 "/>
<polyline fill="none" stroke="#069302" points="10527.3131,-224 10531.3131,-224 10531.3131,-220 10527.3131,-220 "/>
<text text-anchor="middle" x="10617.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_storage.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd -->
<g id="edge50" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd</title>
<path fill="none" stroke="#000000" d="M10617.1935,-287.8314C10617.1935,-280.131 10617.1935,-270.9743 10617.1935,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="10620.6936,-262.4132 10617.1935,-252.4133 10613.6936,-262.4133 10620.6936,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd -->
<g id="node70" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10886.1752,-252 10724.2118,-252 10724.2118,-248 10720.2118,-248 10720.2118,-244 10724.2118,-244 10724.2118,-224 10720.2118,-224 10720.2118,-220 10724.2118,-220 10724.2118,-216 10886.1752,-216 10886.1752,-252"/>
<polyline fill="none" stroke="#069302" points="10724.2118,-248 10728.2118,-248 10728.2118,-244 10724.2118,-244 "/>
<polyline fill="none" stroke="#069302" points="10724.2118,-224 10728.2118,-224 10728.2118,-220 10724.2118,-220 "/>
<text text-anchor="middle" x="10805.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd -->
<g id="edge51" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd</title>
<path fill="none" stroke="#000000" d="M10664.6338,-287.8314C10690.113,-278.0734 10721.6979,-265.977 10748.4692,-255.7242"/>
<polygon fill="#000000" stroke="#000000" points="10750.0075,-258.883 10758.0943,-252.038 10747.5039,-252.346 10750.0075,-258.883"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd -->
<g id="node71" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10526.4517,-468 10349.9353,-468 10349.9353,-464 10345.9353,-464 10345.9353,-460 10349.9353,-460 10349.9353,-440 10345.9353,-440 10345.9353,-436 10349.9353,-436 10349.9353,-432 10526.4517,-432 10526.4517,-468"/>
<polyline fill="none" stroke="#069302" points="10349.9353,-464 10353.9353,-464 10353.9353,-460 10349.9353,-460 "/>
<polyline fill="none" stroke="#069302" points="10349.9353,-440 10353.9353,-440 10353.9353,-436 10349.9353,-436 "/>
<text text-anchor="middle" x="10438.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_to_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd -->
<g id="edge54" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M10389.9961,-431.8314C10363.9969,-422.0306 10331.7399,-409.8709 10304.4654,-399.5894"/>
<polygon fill="#000000" stroke="#000000" points="10305.6361,-396.2904 10295.0443,-396.038 10303.1669,-402.8404 10305.6361,-396.2904"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd -->
<g id="node72" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10514.3478,-396 10362.0392,-396 10362.0392,-392 10358.0392,-392 10358.0392,-388 10362.0392,-388 10362.0392,-368 10358.0392,-368 10358.0392,-364 10362.0392,-364 10362.0392,-360 10514.3478,-360 10514.3478,-396"/>
<polyline fill="none" stroke="#069302" points="10362.0392,-392 10366.0392,-392 10366.0392,-388 10362.0392,-388 "/>
<polyline fill="none" stroke="#069302" points="10362.0392,-368 10366.0392,-368 10366.0392,-364 10362.0392,-364 "/>
<text text-anchor="middle" x="10438.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd -->
<g id="edge55" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd</title>
<path fill="none" stroke="#000000" d="M10438.1935,-431.8314C10438.1935,-424.131 10438.1935,-414.9743 10438.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="10441.6936,-406.4132 10438.1935,-396.4133 10434.6936,-406.4133 10441.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd -->
<g id="node73" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10682.2817,-396 10532.1053,-396 10532.1053,-392 10528.1053,-392 10528.1053,-388 10532.1053,-388 10532.1053,-368 10528.1053,-368 10528.1053,-364 10532.1053,-364 10532.1053,-360 10682.2817,-360 10682.2817,-396"/>
<polyline fill="none" stroke="#069302" points="10532.1053,-392 10536.1053,-392 10536.1053,-388 10532.1053,-388 "/>
<polyline fill="none" stroke="#069302" points="10532.1053,-368 10536.1053,-368 10536.1053,-364 10532.1053,-364 "/>
<text text-anchor="middle" x="10607.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd -->
<g id="edge53" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd</title>
<path fill="none" stroke="#000000" d="M10480.8393,-431.8314C10503.5425,-422.159 10531.6386,-410.1891 10555.5677,-399.9944"/>
<polygon fill="#000000" stroke="#000000" points="10557.0263,-403.1775 10564.8543,-396.038 10554.2826,-396.7376 10557.0263,-403.1775"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd -->
<g id="edge56" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd</title>
<path fill="none" stroke="#000000" d="M10483.3628,-359.8314C10507.5158,-350.1162 10537.4313,-338.0831 10562.8491,-327.8592"/>
<polygon fill="#000000" stroke="#000000" points="10564.3776,-331.017 10572.3491,-324.038 10561.7653,-324.5227 10564.3776,-331.017"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd -->
<g id="node74" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10866.3856,-396 10700.0014,-396 10700.0014,-392 10696.0014,-392 10696.0014,-388 10700.0014,-388 10700.0014,-368 10696.0014,-368 10696.0014,-364 10700.0014,-364 10700.0014,-360 10866.3856,-360 10866.3856,-396"/>
<polyline fill="none" stroke="#069302" points="10700.0014,-392 10704.0014,-392 10704.0014,-388 10700.0014,-388 "/>
<polyline fill="none" stroke="#069302" points="10700.0014,-368 10704.0014,-368 10704.0014,-364 10700.0014,-364 "/>
<text text-anchor="middle" x="10783.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_data_subtop_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd -->
<g id="edge57" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd</title>
<path fill="none" stroke="#000000" d="M10741.3047,-359.8314C10719.1032,-350.2018 10691.6513,-338.295 10668.2151,-328.1299"/>
<polygon fill="#000000" stroke="#000000" points="10669.348,-324.8062 10658.7811,-324.038 10666.5626,-331.2282 10669.348,-324.8062"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd -->
<g id="node75" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9806.852,-324 9605.535,-324 9605.535,-320 9601.535,-320 9601.535,-316 9605.535,-316 9605.535,-296 9601.535,-296 9601.535,-292 9605.535,-292 9605.535,-288 9806.852,-288 9806.852,-324"/>
<polyline fill="none" stroke="#069302" points="9605.535,-320 9609.535,-320 9609.535,-316 9605.535,-316 "/>
<polyline fill="none" stroke="#069302" points="9605.535,-296 9609.535,-296 9609.535,-292 9605.535,-292 "/>
<text text-anchor="middle" x="9706.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_dataReal_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd -->
<g id="node76" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10084.1808,-396 9908.2062,-396 9908.2062,-392 9904.2062,-392 9904.2062,-388 9908.2062,-388 9908.2062,-368 9904.2062,-368 9904.2062,-364 9908.2062,-364 9908.2062,-360 10084.1808,-360 10084.1808,-396"/>
<polyline fill="none" stroke="#069302" points="9908.2062,-392 9912.2062,-392 9912.2062,-388 9908.2062,-388 "/>
<polyline fill="none" stroke="#069302" points="9908.2062,-368 9912.2062,-368 9912.2062,-364 9908.2062,-364 "/>
<text text-anchor="middle" x="9996.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd -->
<g id="edge58" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M9923.3886,-359.9243C9882.3733,-349.7412 9831.0112,-336.9892 9788.5326,-326.4428"/>
<polygon fill="#000000" stroke="#000000" points="9789.3255,-323.0335 9778.7768,-324.0207 9787.6388,-329.8272 9789.3255,-323.0335"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd -->
<g id="node77" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10069.1429,-324 9825.2441,-324 9825.2441,-320 9821.2441,-320 9821.2441,-316 9825.2441,-316 9825.2441,-296 9821.2441,-296 9821.2441,-292 9825.2441,-292 9825.2441,-288 10069.1429,-288 10069.1429,-324"/>
<polyline fill="none" stroke="#069302" points="9825.2441,-320 9829.2441,-320 9829.2441,-316 9825.2441,-316 "/>
<polyline fill="none" stroke="#069302" points="9825.2441,-296 9829.2441,-296 9829.2441,-292 9825.2441,-292 "/>
<text text-anchor="middle" x="9947.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_dma_direct_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd -->
<g id="edge60" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M9983.8287,-359.8314C9978.2426,-351.6232 9971.5305,-341.7606 9965.3863,-332.7323"/>
<polygon fill="#000000" stroke="#000000" points="9968.2445,-330.7112 9959.7248,-324.4133 9962.4575,-334.6496 9968.2445,-330.7112"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd -->
<g id="node78" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10299.2453,-324 10087.1417,-324 10087.1417,-320 10083.1417,-320 10083.1417,-316 10087.1417,-316 10087.1417,-296 10083.1417,-296 10083.1417,-292 10087.1417,-292 10087.1417,-288 10299.2453,-288 10299.2453,-324"/>
<polyline fill="none" stroke="#069302" points="10087.1417,-320 10091.1417,-320 10091.1417,-316 10087.1417,-316 "/>
<polyline fill="none" stroke="#069302" points="10087.1417,-296 10091.1417,-296 10091.1417,-292 10087.1417,-292 "/>
<text text-anchor="middle" x="10193.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_dma_direct_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd -->
<g id="edge61" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd</title>
<path fill="none" stroke="#000000" d="M10045.6506,-359.9243C10072.4646,-350.1243 10105.7884,-337.945 10133.9782,-327.6422"/>
<polygon fill="#000000" stroke="#000000" points="10135.5251,-330.8033 10143.716,-324.0831 10133.1222,-324.2286 10135.5251,-330.8033"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd -->
<g id="node79" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10518.852,-324 10317.535,-324 10317.535,-320 10313.535,-320 10313.535,-316 10317.535,-316 10317.535,-296 10313.535,-296 10313.535,-292 10317.535,-292 10317.535,-288 10518.852,-288 10518.852,-324"/>
<polyline fill="none" stroke="#069302" points="10317.535,-320 10321.535,-320 10321.535,-316 10317.535,-316 "/>
<polyline fill="none" stroke="#069302" points="10317.535,-296 10321.535,-296 10321.535,-292 10317.535,-292 "/>
<text text-anchor="middle" x="10418.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataReal_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd -->
<g id="edge59" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M10084.1449,-362.9941C10148.9551,-351.9364 10237.5732,-336.8167 10307.2493,-324.9289"/>
<polygon fill="#000000" stroke="#000000" points="10308.118,-328.3313 10317.3869,-323.1992 10306.9406,-321.431 10308.118,-328.3313"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd -->
<g id="edge62" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M9706.1935,-359.8314C9706.1935,-352.131 9706.1935,-342.9743 9706.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="9709.6936,-334.4132 9706.1935,-324.4133 9702.6936,-334.4133 9709.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd -->
<g id="node81" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11148.6289,-396 10981.7581,-396 10981.7581,-392 10977.7581,-392 10977.7581,-388 10981.7581,-388 10981.7581,-368 10977.7581,-368 10977.7581,-364 10981.7581,-364 10981.7581,-360 11148.6289,-360 11148.6289,-396"/>
<polyline fill="none" stroke="#069302" points="10981.7581,-392 10985.7581,-392 10985.7581,-388 10981.7581,-388 "/>
<polyline fill="none" stroke="#069302" points="10981.7581,-368 10985.7581,-368 10985.7581,-364 10981.7581,-364 "/>
<text text-anchor="middle" x="11065.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd -->
<g id="node82" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11296.7271,-324 11161.6599,-324 11161.6599,-320 11157.6599,-320 11157.6599,-316 11161.6599,-316 11161.6599,-296 11157.6599,-296 11157.6599,-292 11161.6599,-292 11161.6599,-288 11296.7271,-288 11296.7271,-324"/>
<polyline fill="none" stroke="#069302" points="11161.6599,-320 11165.6599,-320 11165.6599,-316 11161.6599,-316 "/>
<polyline fill="none" stroke="#069302" points="11161.6599,-296 11165.6599,-296 11165.6599,-292 11161.6599,-292 "/>
<text text-anchor="middle" x="11229.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd -->
<g id="node83" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11134.4419,-252 10985.9451,-252 10985.9451,-248 10981.9451,-248 10981.9451,-244 10985.9451,-244 10985.9451,-224 10981.9451,-224 10981.9451,-220 10985.9451,-220 10985.9451,-216 11134.4419,-216 11134.4419,-252"/>
<polyline fill="none" stroke="#069302" points="10985.9451,-248 10989.9451,-248 10989.9451,-244 10985.9451,-244 "/>
<polyline fill="none" stroke="#069302" points="10985.9451,-224 10989.9451,-224 10989.9451,-220 10985.9451,-220 "/>
<text text-anchor="middle" x="11060.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_resizer.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd -->
<g id="edge65" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd</title>
<path fill="none" stroke="#000000" d="M11186.5477,-287.8314C11163.8445,-278.159 11135.7484,-266.1891 11111.8193,-255.9944"/>
<polygon fill="#000000" stroke="#000000" points="11113.1044,-252.7376 11102.5327,-252.038 11110.3607,-259.1775 11113.1044,-252.7376"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd -->
<g id="node84" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11305.6303,-252 11152.7567,-252 11152.7567,-248 11148.7567,-248 11148.7567,-244 11152.7567,-244 11152.7567,-224 11148.7567,-224 11148.7567,-220 11152.7567,-220 11152.7567,-216 11305.6303,-216 11305.6303,-252"/>
<polyline fill="none" stroke="#069302" points="11152.7567,-248 11156.7567,-248 11156.7567,-244 11152.7567,-244 "/>
<polyline fill="none" stroke="#069302" points="11152.7567,-224 11156.7567,-224 11156.7567,-220 11152.7567,-220 "/>
<text text-anchor="middle" x="11229.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_storage.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd -->
<g id="edge64" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd</title>
<path fill="none" stroke="#000000" d="M11229.1935,-287.8314C11229.1935,-280.131 11229.1935,-270.9743 11229.1935,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="11232.6936,-262.4132 11229.1935,-252.4133 11225.6936,-262.4133 11232.6936,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd -->
<g id="node85" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11458.7313,-252 11323.6557,-252 11323.6557,-248 11319.6557,-248 11319.6557,-244 11323.6557,-244 11323.6557,-224 11319.6557,-224 11319.6557,-220 11323.6557,-220 11323.6557,-216 11458.7313,-216 11458.7313,-252"/>
<polyline fill="none" stroke="#069302" points="11323.6557,-248 11327.6557,-248 11327.6557,-244 11323.6557,-244 "/>
<polyline fill="none" stroke="#069302" points="11323.6557,-224 11327.6557,-224 11327.6557,-220 11323.6557,-220 "/>
<text text-anchor="middle" x="11391.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd -->
<g id="edge63" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd</title>
<path fill="none" stroke="#000000" d="M11270.0729,-287.8314C11291.7395,-278.2018 11318.5298,-266.295 11341.4013,-256.1299"/>
<polygon fill="#000000" stroke="#000000" points="11342.8914,-259.2978 11350.608,-252.038 11340.0484,-252.9011 11342.8914,-259.2978"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd -->
<g id="node86" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11304.0084,-468 11154.3786,-468 11154.3786,-464 11150.3786,-464 11150.3786,-460 11154.3786,-460 11154.3786,-440 11150.3786,-440 11150.3786,-436 11154.3786,-436 11154.3786,-432 11304.0084,-432 11304.0084,-468"/>
<polyline fill="none" stroke="#069302" points="11154.3786,-464 11158.3786,-464 11158.3786,-460 11154.3786,-460 "/>
<polyline fill="none" stroke="#069302" points="11154.3786,-440 11158.3786,-440 11158.3786,-436 11154.3786,-436 "/>
<text text-anchor="middle" x="11229.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_to_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd -->
<g id="edge68" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M11187.8094,-431.8314C11165.8753,-422.2018 11138.7543,-410.295 11115.6004,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="11116.8435,-396.8532 11106.28,-396.038 11114.0295,-403.2627 11116.8435,-396.8532"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd -->
<g id="node87" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11291.9048,-396 11166.4822,-396 11166.4822,-392 11162.4822,-392 11162.4822,-388 11166.4822,-388 11166.4822,-368 11162.4822,-368 11162.4822,-364 11166.4822,-364 11166.4822,-360 11291.9048,-360 11291.9048,-396"/>
<polyline fill="none" stroke="#069302" points="11166.4822,-392 11170.4822,-392 11170.4822,-388 11166.4822,-388 "/>
<polyline fill="none" stroke="#069302" points="11166.4822,-368 11170.4822,-368 11170.4822,-364 11166.4822,-364 "/>
<text text-anchor="middle" x="11229.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd -->
<g id="edge67" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd</title>
<path fill="none" stroke="#000000" d="M11229.1935,-431.8314C11229.1935,-424.131 11229.1935,-414.9743 11229.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="11232.6936,-406.4132 11229.1935,-396.4133 11225.6936,-406.4133 11232.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd -->
<g id="node88" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11434.338,-396 11310.049,-396 11310.049,-392 11306.049,-392 11306.049,-388 11310.049,-388 11310.049,-368 11306.049,-368 11306.049,-364 11310.049,-364 11310.049,-360 11434.338,-360 11434.338,-396"/>
<polyline fill="none" stroke="#069302" points="11310.049,-392 11314.049,-392 11314.049,-388 11310.049,-388 "/>
<polyline fill="none" stroke="#069302" points="11310.049,-368 11314.049,-368 11314.049,-364 11310.049,-364 "/>
<text text-anchor="middle" x="11372.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd -->
<g id="edge66" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd</title>
<path fill="none" stroke="#000000" d="M11265.2784,-431.8314C11283.9924,-422.4089 11307.0367,-410.8062 11326.9335,-400.7883"/>
<polygon fill="#000000" stroke="#000000" points="11328.7624,-403.7861 11336.1201,-396.1628 11325.6143,-397.5339 11328.7624,-403.7861"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd -->
<g id="edge69" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M11229.1935,-359.8314C11229.1935,-352.131 11229.1935,-342.9743 11229.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="11232.6936,-334.4132 11229.1935,-324.4133 11225.6936,-334.4133 11232.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd -->
<g id="node89" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12026.1149,-468 11852.2721,-468 11852.2721,-464 11848.2721,-464 11848.2721,-460 11852.2721,-460 11852.2721,-440 11848.2721,-440 11848.2721,-436 11852.2721,-436 11852.2721,-432 12026.1149,-432 12026.1149,-468"/>
<polyline fill="none" stroke="#069302" points="11852.2721,-464 11856.2721,-464 11856.2721,-460 11852.2721,-460 "/>
<polyline fill="none" stroke="#069302" points="11852.2721,-440 11856.2721,-440 11856.2721,-436 11852.2721,-436 "/>
<text text-anchor="middle" x="11939.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd -->
<g id="node90" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11672.0014,-396 11452.3856,-396 11452.3856,-392 11448.3856,-392 11448.3856,-388 11452.3856,-388 11452.3856,-368 11448.3856,-368 11448.3856,-364 11452.3856,-364 11452.3856,-360 11672.0014,-360 11672.0014,-396"/>
<polyline fill="none" stroke="#069302" points="11452.3856,-392 11456.3856,-392 11456.3856,-388 11452.3856,-388 "/>
<polyline fill="none" stroke="#069302" points="11452.3856,-368 11456.3856,-368 11456.3856,-364 11452.3856,-364 "/>
<text text-anchor="middle" x="11562.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd -->
<g id="edge73" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd</title>
<path fill="none" stroke="#000000" d="M11852.2287,-433.3913C11796.9322,-422.8307 11725.0198,-409.0968 11666.6363,-397.9466"/>
<polygon fill="#000000" stroke="#000000" points="11667.1243,-394.4767 11656.6453,-396.0385 11665.8111,-401.3524 11667.1243,-394.4767"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd -->
<g id="node91" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11932.578,-396 11689.809,-396 11689.809,-392 11685.809,-392 11685.809,-388 11689.809,-388 11689.809,-368 11685.809,-368 11685.809,-364 11689.809,-364 11689.809,-360 11932.578,-360 11932.578,-396"/>
<polyline fill="none" stroke="#069302" points="11689.809,-392 11693.809,-392 11693.809,-388 11689.809,-388 "/>
<polyline fill="none" stroke="#069302" points="11689.809,-368 11693.809,-368 11693.809,-364 11689.809,-364 "/>
<text text-anchor="middle" x="11811.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd -->
<g id="edge71" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M11906.8937,-431.8314C11890.3701,-422.5368 11870.0749,-411.1208 11852.4328,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="11853.9147,-398.015 11843.483,-396.1628 11850.4828,-404.116 11853.9147,-398.015"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd -->
<g id="node92" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12414.6765,-396 12203.7105,-396 12203.7105,-392 12199.7105,-392 12199.7105,-388 12203.7105,-388 12203.7105,-368 12199.7105,-368 12199.7105,-364 12203.7105,-364 12203.7105,-360 12414.6765,-360 12414.6765,-396"/>
<polyline fill="none" stroke="#069302" points="12203.7105,-392 12207.7105,-392 12207.7105,-388 12203.7105,-388 "/>
<polyline fill="none" stroke="#069302" points="12203.7105,-368 12207.7105,-368 12207.7105,-364 12203.7105,-364 "/>
<text text-anchor="middle" x="12309.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd -->
<g id="edge72" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M12026.4098,-433.0282C12080.3238,-422.5368 12149.7864,-409.0198 12206.374,-398.0081"/>
<polygon fill="#000000" stroke="#000000" points="12207.2741,-401.3987 12216.4214,-396.0529 12205.937,-394.5276 12207.2741,-401.3987"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd -->
<g id="node93" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12186.0696,-396 11950.3174,-396 11950.3174,-392 11946.3174,-392 11946.3174,-388 11950.3174,-388 11950.3174,-368 11946.3174,-368 11946.3174,-364 11950.3174,-364 11950.3174,-360 12186.0696,-360 12186.0696,-396"/>
<polyline fill="none" stroke="#069302" points="11950.3174,-392 11954.3174,-392 11954.3174,-388 11950.3174,-388 "/>
<polyline fill="none" stroke="#069302" points="11950.3174,-368 11954.3174,-368 11954.3174,-364 11950.3174,-364 "/>
<text text-anchor="middle" x="12068.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_sync_slv.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd -->
<g id="edge70" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd</title>
<path fill="none" stroke="#000000" d="M11971.7456,-431.8314C11988.3983,-422.5368 12008.852,-411.1208 12026.632,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="12028.6256,-404.0927 12035.6518,-396.1628 12025.214,-397.9803 12028.6256,-404.0927"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd -->
<g id="node94" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12392.359,-468 12226.028,-468 12226.028,-464 12222.028,-464 12222.028,-460 12226.028,-460 12226.028,-440 12222.028,-440 12222.028,-436 12226.028,-436 12226.028,-432 12392.359,-432 12392.359,-468"/>
<polyline fill="none" stroke="#069302" points="12226.028,-464 12230.028,-464 12230.028,-460 12226.028,-460 "/>
<polyline fill="none" stroke="#069302" points="12226.028,-440 12230.028,-440 12230.028,-436 12226.028,-436 "/>
<text text-anchor="middle" x="12309.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_delayTempo_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd -->
<g id="edge74" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M12309.1935,-431.8314C12309.1935,-424.131 12309.1935,-414.9743 12309.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="12312.6936,-406.4132 12309.1935,-396.4133 12305.6936,-406.4133 12312.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex/hdl/dupplComplex.vhd -->
<g id="node95" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex/hdl/dupplComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12542.1079,-468 12410.2791,-468 12410.2791,-464 12406.2791,-464 12406.2791,-460 12410.2791,-460 12410.2791,-440 12406.2791,-440 12406.2791,-436 12410.2791,-436 12410.2791,-432 12542.1079,-432 12542.1079,-468"/>
<polyline fill="none" stroke="#069302" points="12410.2791,-464 12414.2791,-464 12414.2791,-460 12410.2791,-460 "/>
<polyline fill="none" stroke="#069302" points="12410.2791,-440 12414.2791,-440 12414.2791,-436 12410.2791,-436 "/>
<text text-anchor="middle" x="12476.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex_1_to_2/hdl/dupplComplex_1_to_2.vhd -->
<g id="node96" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex_1_to_2/hdl/dupplComplex_1_to_2.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12742.1948,-468 12560.1922,-468 12560.1922,-464 12556.1922,-464 12556.1922,-460 12560.1922,-460 12560.1922,-440 12556.1922,-440 12556.1922,-436 12560.1922,-436 12560.1922,-432 12742.1948,-432 12742.1948,-468"/>
<polyline fill="none" stroke="#069302" points="12560.1922,-464 12564.1922,-464 12564.1922,-460 12560.1922,-460 "/>
<polyline fill="none" stroke="#069302" points="12560.1922,-440 12564.1922,-440 12564.1922,-436 12560.1922,-436 "/>
<text text-anchor="middle" x="12651.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplComplex_1_to_2.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal/hdl/dupplReal.vhd -->
<g id="node97" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal/hdl/dupplReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12866.1658,-468 12760.2212,-468 12760.2212,-464 12756.2212,-464 12756.2212,-460 12760.2212,-460 12760.2212,-440 12756.2212,-440 12756.2212,-436 12760.2212,-436 12760.2212,-432 12866.1658,-432 12866.1658,-468"/>
<polyline fill="none" stroke="#069302" points="12760.2212,-464 12764.2212,-464 12764.2212,-460 12760.2212,-460 "/>
<polyline fill="none" stroke="#069302" points="12760.2212,-440 12764.2212,-440 12764.2212,-436 12760.2212,-436 "/>
<text text-anchor="middle" x="12813.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal_1_to_2/hdl/dupplReal_1_to_2.vhd -->
<g id="node98" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal_1_to_2/hdl/dupplReal_1_to_2.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13040.2509,-468 12884.1361,-468 12884.1361,-464 12880.1361,-464 12880.1361,-460 12884.1361,-460 12884.1361,-440 12880.1361,-440 12880.1361,-436 12884.1361,-436 12884.1361,-432 13040.2509,-432 13040.2509,-468"/>
<polyline fill="none" stroke="#069302" points="12884.1361,-464 12888.1361,-464 12888.1361,-460 12884.1361,-460 "/>
<polyline fill="none" stroke="#069302" points="12884.1361,-440 12888.1361,-440 12888.1361,-436 12884.1361,-436 "/>
<text text-anchor="middle" x="12962.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplReal_1_to_2.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/hdl/expanderComplex.vhd -->
<g id="node99" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/hdl/expanderComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13214.2271,-468 13058.1599,-468 13058.1599,-464 13054.1599,-464 13054.1599,-460 13058.1599,-460 13058.1599,-440 13054.1599,-440 13054.1599,-436 13058.1599,-436 13058.1599,-432 13214.2271,-432 13214.2271,-468"/>
<polyline fill="none" stroke="#069302" points="13058.1599,-464 13062.1599,-464 13062.1599,-460 13058.1599,-460 "/>
<polyline fill="none" stroke="#069302" points="13058.1599,-440 13062.1599,-440 13062.1599,-436 13058.1599,-436 "/>
<text text-anchor="middle" x="13136.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">expanderComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/hdl/expanderReal.vhd -->
<g id="node100" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/hdl/expanderReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13361.7845,-468 13232.6025,-468 13232.6025,-464 13228.6025,-464 13228.6025,-460 13232.6025,-460 13232.6025,-440 13228.6025,-440 13228.6025,-436 13232.6025,-436 13232.6025,-432 13361.7845,-432 13361.7845,-468"/>
<polyline fill="none" stroke="#069302" points="13232.6025,-464 13236.6025,-464 13236.6025,-460 13232.6025,-460 "/>
<polyline fill="none" stroke="#069302" points="13232.6025,-440 13236.6025,-440 13236.6025,-436 13232.6025,-436 "/>
<text text-anchor="middle" x="13297.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">expanderReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd -->
<g id="node101" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13412.0112,-396 13262.3758,-396 13262.3758,-392 13258.3758,-392 13258.3758,-388 13262.3758,-388 13262.3758,-368 13258.3758,-368 13258.3758,-364 13262.3758,-364 13262.3758,-360 13412.0112,-360 13412.0112,-396"/>
<polyline fill="none" stroke="#069302" points="13262.3758,-392 13266.3758,-392 13266.3758,-388 13262.3758,-388 "/>
<polyline fill="none" stroke="#069302" points="13262.3758,-368 13266.3758,-368 13266.3758,-364 13262.3758,-364 "/>
<text text-anchor="middle" x="13337.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">edfb_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd -->
<g id="node102" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13574.3534,-468 13380.0336,-468 13380.0336,-464 13376.0336,-464 13376.0336,-460 13380.0336,-460 13380.0336,-440 13376.0336,-440 13376.0336,-436 13380.0336,-436 13380.0336,-432 13574.3534,-432 13574.3534,-468"/>
<polyline fill="none" stroke="#069302" points="13380.0336,-464 13384.0336,-464 13384.0336,-460 13380.0336,-460 "/>
<polyline fill="none" stroke="#069302" points="13380.0336,-440 13384.0336,-440 13384.0336,-436 13380.0336,-436 "/>
<text text-anchor="middle" x="13477.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">extract_data_from_burst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd -->
<g id="edge76" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M13441.8656,-431.8314C13423.5442,-422.4089 13400.9833,-410.8062 13381.504,-400.7883"/>
<polygon fill="#000000" stroke="#000000" points="13383.0037,-397.6239 13372.5101,-396.1628 13379.8023,-403.8489 13383.0037,-397.6239"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd -->
<g id="node103" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13526.0602,-396 13430.3268,-396 13430.3268,-392 13426.3268,-392 13426.3268,-388 13430.3268,-388 13430.3268,-368 13426.3268,-368 13426.3268,-364 13430.3268,-364 13430.3268,-360 13526.0602,-360 13526.0602,-396"/>
<polyline fill="none" stroke="#069302" points="13430.3268,-392 13434.3268,-392 13434.3268,-388 13430.3268,-388 "/>
<polyline fill="none" stroke="#069302" points="13430.3268,-368 13434.3268,-368 13434.3268,-364 13430.3268,-364 "/>
<text text-anchor="middle" x="13478.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_edfb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd -->
<g id="edge75" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd</title>
<path fill="none" stroke="#000000" d="M13477.4458,-431.8314C13477.5528,-424.131 13477.68,-414.9743 13477.7988,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="13481.2984,-406.4609 13477.9378,-396.4133 13474.2991,-406.3637 13481.2984,-406.4609"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd -->
<g id="node104" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2149.3213,-468 2095.0657,-468 2095.0657,-464 2091.0657,-464 2091.0657,-460 2095.0657,-460 2095.0657,-440 2091.0657,-440 2091.0657,-436 2095.0657,-436 2095.0657,-432 2149.3213,-432 2149.3213,-468"/>
<polyline fill="none" stroke="#069302" points="2095.0657,-464 2099.0657,-464 2099.0657,-460 2095.0657,-460 "/>
<polyline fill="none" stroke="#069302" points="2095.0657,-440 2099.0657,-440 2099.0657,-436 2095.0657,-436 "/>
<text text-anchor="middle" x="2122.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd -->
<g id="node105" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2151.9932,-396 2072.3938,-396 2072.3938,-392 2068.3938,-392 2068.3938,-388 2072.3938,-388 2072.3938,-368 2068.3938,-368 2068.3938,-364 2072.3938,-364 2072.3938,-360 2151.9932,-360 2151.9932,-396"/>
<polyline fill="none" stroke="#069302" points="2072.3938,-392 2076.3938,-392 2076.3938,-388 2072.3938,-388 "/>
<polyline fill="none" stroke="#069302" points="2072.3938,-368 2076.3938,-368 2076.3938,-364 2072.3938,-364 "/>
<text text-anchor="middle" x="2112.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd -->
<g id="edge78" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd</title>
<path fill="none" stroke="#000000" d="M2119.6701,-431.8314C2118.6006,-424.131 2117.3288,-414.9743 2116.1403,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="2119.5934,-405.8367 2114.7509,-396.4133 2112.6599,-406.7997 2119.5934,-405.8367"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd -->
<g id="node110" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2054.2846,-396 1932.1024,-396 1932.1024,-392 1928.1024,-392 1928.1024,-388 1932.1024,-388 1932.1024,-368 1928.1024,-368 1928.1024,-364 1932.1024,-364 1932.1024,-360 2054.2846,-360 2054.2846,-396"/>
<polyline fill="none" stroke="#069302" points="1932.1024,-392 1936.1024,-392 1936.1024,-388 1932.1024,-388 "/>
<polyline fill="none" stroke="#069302" points="1932.1024,-368 1936.1024,-368 1936.1024,-364 1932.1024,-364 "/>
<text text-anchor="middle" x="1993.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd -->
<g id="edge80" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M2094.8359,-434.7307C2077.2627,-424.9223 2054.1094,-411.9996 2034.3401,-400.9655"/>
<polygon fill="#000000" stroke="#000000" points="2035.9649,-397.8642 2025.5272,-396.0467 2032.5533,-403.9766 2035.9649,-397.8642"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd -->
<g id="node114" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2391.3366,-36 2267.0504,-36 2267.0504,-32 2263.0504,-32 2263.0504,-28 2267.0504,-28 2267.0504,-8 2263.0504,-8 2263.0504,-4 2267.0504,-4 2267.0504,0 2391.3366,0 2391.3366,-36"/>
<polyline fill="none" stroke="#069302" points="2267.0504,-32 2271.0504,-32 2271.0504,-28 2267.0504,-28 "/>
<polyline fill="none" stroke="#069302" points="2267.0504,-8 2271.0504,-8 2271.0504,-4 2267.0504,-4 "/>
<text text-anchor="middle" x="2329.1935" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_ram_coeff.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd -->
<g id="edge77" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd</title>
<path fill="none" stroke="#000000" d="M2138.3691,-431.707C2146.3572,-421.7696 2155.4822,-408.9009 2161.1935,-396 2177.7428,-358.6178 2180.1935,-346.8816 2180.1935,-306 2180.1935,-306 2180.1935,-306 2180.1935,-162 2180.1935,-121.1184 2173.0896,-103.4626 2199.1935,-72 2214.0782,-54.0596 2235.9186,-41.9916 2257.465,-33.9105"/>
<polygon fill="#000000" stroke="#000000" points="2258.7045,-37.1849 2266.9876,-30.5787 2256.3927,-30.5776 2258.7045,-37.1849"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd -->
<g id="node115" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2644.1205,-396 2526.2665,-396 2526.2665,-392 2522.2665,-392 2522.2665,-388 2526.2665,-388 2526.2665,-368 2522.2665,-368 2522.2665,-364 2526.2665,-364 2526.2665,-360 2644.1205,-360 2644.1205,-396"/>
<polyline fill="none" stroke="#069302" points="2526.2665,-392 2530.2665,-392 2530.2665,-388 2526.2665,-388 "/>
<polyline fill="none" stroke="#069302" points="2526.2665,-368 2530.2665,-368 2530.2665,-364 2526.2665,-364 "/>
<text text-anchor="middle" x="2585.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_top_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd -->
<g id="edge79" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd</title>
<path fill="none" stroke="#000000" d="M2149.3304,-440.018C2158.1237,-437.0812 2167.9852,-434.0973 2177.1935,-432 2294.6112,-405.2573 2434.2669,-390.3215 2515.9851,-383.2376"/>
<polygon fill="#000000" stroke="#000000" points="2516.4795,-386.7082 2526.1461,-382.3714 2515.8849,-379.7335 2516.4795,-386.7082"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd -->
<g id="node106" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2528.4132,-108 2381.9738,-108 2381.9738,-104 2377.9738,-104 2377.9738,-100 2381.9738,-100 2381.9738,-80 2377.9738,-80 2377.9738,-76 2381.9738,-76 2381.9738,-72 2528.4132,-72 2528.4132,-108"/>
<polyline fill="none" stroke="#069302" points="2381.9738,-104 2385.9738,-104 2385.9738,-100 2381.9738,-100 "/>
<polyline fill="none" stroke="#069302" points="2381.9738,-80 2385.9738,-80 2385.9738,-76 2381.9738,-76 "/>
<text text-anchor="middle" x="2455.1935" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_coeff_handler.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd -->
<g id="edge81" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd</title>
<path fill="none" stroke="#000000" d="M2423.3984,-71.8314C2407.133,-62.5368 2387.1549,-51.1208 2369.7884,-41.1971"/>
<polygon fill="#000000" stroke="#000000" points="2371.3974,-38.0854 2360.9784,-36.1628 2367.9244,-44.1631 2371.3974,-38.0854"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd -->
<g id="node107" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2439.8992,-180 2286.4878,-180 2286.4878,-176 2282.4878,-176 2282.4878,-172 2286.4878,-172 2286.4878,-152 2282.4878,-152 2282.4878,-148 2286.4878,-148 2286.4878,-144 2439.8992,-144 2439.8992,-180"/>
<polyline fill="none" stroke="#069302" points="2286.4878,-176 2290.4878,-176 2290.4878,-172 2286.4878,-172 "/>
<polyline fill="none" stroke="#069302" points="2286.4878,-152 2290.4878,-152 2290.4878,-148 2286.4878,-148 "/>
<text text-anchor="middle" x="2363.1935" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_comp_butterfly.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd -->
<g id="edge82" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd</title>
<path fill="none" stroke="#000000" d="M2386.409,-143.8314C2397.7405,-134.9632 2411.5399,-124.1637 2423.7962,-114.5718"/>
<polygon fill="#000000" stroke="#000000" points="2426.2675,-117.0822 2431.9854,-108.1628 2421.9533,-111.5697 2426.2675,-117.0822"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd -->
<g id="node108" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2364.2271,-108 2208.1599,-108 2208.1599,-104 2204.1599,-104 2204.1599,-100 2208.1599,-100 2208.1599,-80 2204.1599,-80 2204.1599,-76 2208.1599,-76 2208.1599,-72 2364.2271,-72 2364.2271,-108"/>
<polyline fill="none" stroke="#069302" points="2208.1599,-104 2212.1599,-104 2212.1599,-100 2208.1599,-100 "/>
<polyline fill="none" stroke="#069302" points="2208.1599,-80 2212.1599,-80 2212.1599,-76 2208.1599,-76 "/>
<text text-anchor="middle" x="2286.1935" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_comp_complex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd -->
<g id="edge84" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd</title>
<path fill="none" stroke="#000000" d="M2343.7631,-143.8314C2334.4615,-135.1337 2323.1731,-124.5783 2313.0649,-115.1265"/>
<polygon fill="#000000" stroke="#000000" points="2315.3124,-112.4363 2305.6176,-108.1628 2310.5314,-117.5493 2315.3124,-112.4363"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd -->
<g id="node109" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2151.8054,-108 2008.5816,-108 2008.5816,-104 2004.5816,-104 2004.5816,-100 2008.5816,-100 2008.5816,-80 2004.5816,-80 2004.5816,-76 2008.5816,-76 2008.5816,-72 2151.8054,-72 2151.8054,-108"/>
<polyline fill="none" stroke="#069302" points="2008.5816,-104 2012.5816,-104 2012.5816,-100 2008.5816,-100 "/>
<polyline fill="none" stroke="#069302" points="2008.5816,-80 2012.5816,-80 2012.5816,-76 2008.5816,-76 "/>
<text text-anchor="middle" x="2080.1935" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_data_handler.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd -->
<g id="edge83" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd</title>
<path fill="none" stroke="#000000" d="M2292.1459,-143.9243C2252.2807,-133.7819 2202.399,-121.0912 2161.0428,-110.5694"/>
<polygon fill="#000000" stroke="#000000" points="2161.8246,-107.1569 2151.2703,-108.0831 2160.0986,-113.9408 2161.8246,-107.1569"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd -->
<g id="node113" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2123.2075,-36 2037.1795,-36 2037.1795,-32 2033.1795,-32 2033.1795,-28 2037.1795,-28 2037.1795,-8 2033.1795,-8 2033.1795,-4 2037.1795,-4 2037.1795,0 2123.2075,0 2123.2075,-36"/>
<polyline fill="none" stroke="#069302" points="2037.1795,-32 2041.1795,-32 2041.1795,-28 2037.1795,-28 "/>
<polyline fill="none" stroke="#069302" points="2037.1795,-8 2041.1795,-8 2041.1795,-4 2037.1795,-4 "/>
<text text-anchor="middle" x="2080.1935" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd -->
<g id="edge85" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd</title>
<path fill="none" stroke="#000000" d="M2080.1935,-71.8314C2080.1935,-64.131 2080.1935,-54.9743 2080.1935,-46.4166"/>
<polygon fill="#000000" stroke="#000000" points="2083.6936,-46.4132 2080.1935,-36.4133 2076.6936,-46.4133 2083.6936,-46.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd -->
<g id="node111" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2580.674,-252 2453.713,-252 2453.713,-248 2449.713,-248 2449.713,-244 2453.713,-244 2453.713,-224 2449.713,-224 2449.713,-220 2453.713,-220 2453.713,-216 2580.674,-216 2580.674,-252"/>
<polyline fill="none" stroke="#069302" points="2453.713,-248 2457.713,-248 2457.713,-244 2453.713,-244 "/>
<polyline fill="none" stroke="#069302" points="2453.713,-224 2457.713,-224 2457.713,-220 2453.713,-220 "/>
<text text-anchor="middle" x="2517.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_loop_radix.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd -->
<g id="edge86" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd</title>
<path fill="none" stroke="#000000" d="M2478.3328,-215.8314C2457.9193,-206.2874 2432.7212,-194.5065 2411.1075,-184.4013"/>
<polygon fill="#000000" stroke="#000000" points="2412.316,-181.1027 2401.7748,-180.038 2409.3512,-187.4439 2412.316,-181.1027"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd -->
<g id="node112" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2660.5797,-324 2529.8073,-324 2529.8073,-320 2525.8073,-320 2525.8073,-316 2529.8073,-316 2529.8073,-296 2525.8073,-296 2525.8073,-292 2529.8073,-292 2529.8073,-288 2660.5797,-288 2660.5797,-324"/>
<polyline fill="none" stroke="#069302" points="2529.8073,-320 2533.8073,-320 2533.8073,-316 2529.8073,-316 "/>
<polyline fill="none" stroke="#069302" points="2529.8073,-296 2533.8073,-296 2533.8073,-292 2529.8073,-292 "/>
<text text-anchor="middle" x="2595.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_loop_stage.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd -->
<g id="edge87" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd</title>
<path fill="none" stroke="#000000" d="M2575.5108,-287.8314C2566.0884,-279.1337 2554.6534,-268.5783 2544.4139,-259.1265"/>
<polygon fill="#000000" stroke="#000000" points="2546.5919,-256.3738 2536.8699,-252.1628 2541.844,-261.5175 2546.5919,-256.3738"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd -->
<g id="edge89" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd</title>
<path fill="none" stroke="#000000" d="M2587.7169,-359.8314C2588.7864,-352.131 2590.0582,-342.9743 2591.2467,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="2594.7271,-334.7997 2592.6361,-324.4133 2587.7936,-333.8367 2594.7271,-334.7997"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd -->
<g id="node116" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2791.9448,-324 2678.4422,-324 2678.4422,-320 2674.4422,-320 2674.4422,-316 2678.4422,-316 2678.4422,-296 2674.4422,-296 2674.4422,-292 2678.4422,-292 2678.4422,-288 2791.9448,-288 2791.9448,-324"/>
<polyline fill="none" stroke="#069302" points="2678.4422,-320 2682.4422,-320 2682.4422,-316 2678.4422,-316 "/>
<polyline fill="none" stroke="#069302" points="2678.4422,-296 2682.4422,-296 2682.4422,-292 2678.4422,-292 "/>
<text text-anchor="middle" x="2735.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_transfert.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd -->
<g id="edge88" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd</title>
<path fill="none" stroke="#000000" d="M2623.0448,-359.8314C2642.9281,-350.2874 2667.4717,-338.5065 2688.524,-328.4013"/>
<polygon fill="#000000" stroke="#000000" points="2690.1137,-331.5207 2697.6144,-324.038 2687.0845,-325.21 2690.1137,-331.5207"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd -->
<g id="node117" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3669.2831,-468 3533.1039,-468 3533.1039,-464 3529.1039,-464 3529.1039,-460 3533.1039,-460 3533.1039,-440 3529.1039,-440 3529.1039,-436 3533.1039,-436 3533.1039,-432 3669.2831,-432 3669.2831,-468"/>
<polyline fill="none" stroke="#069302" points="3533.1039,-464 3537.1039,-464 3537.1039,-460 3533.1039,-460 "/>
<polyline fill="none" stroke="#069302" points="3533.1039,-440 3537.1039,-440 3537.1039,-436 3533.1039,-436 "/>
<text text-anchor="middle" x="3601.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="node260" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3520.2831,-396 3384.1039,-396 3384.1039,-392 3380.1039,-392 3380.1039,-388 3384.1039,-388 3384.1039,-368 3380.1039,-368 3380.1039,-364 3384.1039,-364 3384.1039,-360 3520.2831,-360 3520.2831,-396"/>
<polyline fill="none" stroke="#069302" points="3384.1039,-392 3388.1039,-392 3388.1039,-388 3384.1039,-388 "/>
<polyline fill="none" stroke="#069302" points="3384.1039,-368 3388.1039,-368 3388.1039,-364 3384.1039,-364 "/>
<text text-anchor="middle" x="3452.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge90" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3563.5945,-431.8314C3543.8438,-422.2874 3519.4638,-410.5065 3498.5518,-400.4013"/>
<polygon fill="#000000" stroke="#000000" points="3500.0488,-397.2376 3489.5221,-396.038 3497.0032,-403.5403 3500.0488,-397.2376"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd -->
<g id="node119" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2778.8629,-468 2653.5241,-468 2653.5241,-464 2649.5241,-464 2649.5241,-460 2653.5241,-460 2653.5241,-440 2649.5241,-440 2649.5241,-436 2653.5241,-436 2653.5241,-432 2778.8629,-432 2778.8629,-468"/>
<polyline fill="none" stroke="#069302" points="2653.5241,-464 2657.5241,-464 2657.5241,-460 2653.5241,-460 "/>
<polyline fill="none" stroke="#069302" points="2653.5241,-440 2657.5241,-440 2657.5241,-436 2653.5241,-436 "/>
<text text-anchor="middle" x="2716.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge91" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2779.0404,-434.2883C2824.0054,-423.047 2884.6448,-407.8872 2931.6644,-396.1323"/>
<polygon fill="#000000" stroke="#000000" points="2932.628,-399.4992 2941.4805,-393.6782 2930.9302,-392.7082 2932.628,-399.4992"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd -->
<g id="node120" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2635.5155,-468 2534.8715,-468 2534.8715,-464 2530.8715,-464 2530.8715,-460 2534.8715,-460 2534.8715,-440 2530.8715,-440 2530.8715,-436 2534.8715,-436 2534.8715,-432 2635.5155,-432 2635.5155,-468"/>
<polyline fill="none" stroke="#069302" points="2534.8715,-464 2538.8715,-464 2538.8715,-460 2534.8715,-460 "/>
<polyline fill="none" stroke="#069302" points="2534.8715,-440 2538.8715,-440 2538.8715,-436 2534.8715,-436 "/>
<text text-anchor="middle" x="2585.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_fft_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd -->
<g id="edge95" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd</title>
<path fill="none" stroke="#000000" d="M2585.1935,-431.8314C2585.1935,-424.131 2585.1935,-414.9743 2585.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="2588.6936,-406.4132 2585.1935,-396.4133 2581.6936,-406.4133 2588.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="edge92" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2627.3347,-431.8314C2649.6699,-422.2018 2677.2871,-410.295 2700.8645,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="2702.5582,-403.2112 2710.3554,-396.038 2699.7868,-396.7831 2702.5582,-403.2112"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge93" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M2635.5358,-433.8108C2638.4491,-433.1336 2641.3495,-432.5217 2644.1935,-432 2714.632,-419.0787 3184.7833,-392.5187 3373.7618,-382.2153"/>
<polygon fill="#000000" stroke="#000000" points="3374.1081,-385.7017 3383.903,-381.6633 3373.7275,-378.7121 3374.1081,-385.7017"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge94" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2635.593,-434.0902C2638.4917,-433.3418 2641.3733,-432.6381 2644.1935,-432 2697.3893,-419.9645 2842.4967,-399.6117 2931.3992,-387.6276"/>
<polygon fill="#000000" stroke="#000000" points="2931.9747,-391.0818 2941.4191,-386.2803 2931.0418,-384.1443 2931.9747,-391.0818"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd -->
<g id="node121" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1901.0292,-468 1791.3578,-468 1791.3578,-464 1787.3578,-464 1787.3578,-460 1791.3578,-460 1791.3578,-440 1787.3578,-440 1787.3578,-436 1791.3578,-436 1791.3578,-432 1901.0292,-432 1901.0292,-468"/>
<polyline fill="none" stroke="#069302" points="1791.3578,-464 1795.3578,-464 1795.3578,-460 1791.3578,-460 "/>
<polyline fill="none" stroke="#069302" points="1791.3578,-440 1795.3578,-440 1795.3578,-436 1791.3578,-436 "/>
<text text-anchor="middle" x="1846.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd -->
<g id="node122" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1913.7005,-396 1778.6865,-396 1778.6865,-392 1774.6865,-392 1774.6865,-388 1778.6865,-388 1778.6865,-368 1774.6865,-368 1774.6865,-364 1778.6865,-364 1778.6865,-360 1913.7005,-360 1913.7005,-396"/>
<polyline fill="none" stroke="#069302" points="1778.6865,-392 1782.6865,-392 1782.6865,-388 1778.6865,-388 "/>
<polyline fill="none" stroke="#069302" points="1778.6865,-368 1782.6865,-368 1782.6865,-364 1778.6865,-364 "/>
<text text-anchor="middle" x="1846.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd -->
<g id="edge96" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd</title>
<path fill="none" stroke="#000000" d="M1846.1935,-431.8314C1846.1935,-424.131 1846.1935,-414.9743 1846.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="1849.6936,-406.4132 1846.1935,-396.4133 1842.6936,-406.4133 1849.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd -->
<g id="node123" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1760.9916,-396 1583.3954,-396 1583.3954,-392 1579.3954,-392 1579.3954,-388 1583.3954,-388 1583.3954,-368 1579.3954,-368 1579.3954,-364 1583.3954,-364 1583.3954,-360 1760.9916,-360 1760.9916,-396"/>
<polyline fill="none" stroke="#069302" points="1583.3954,-392 1587.3954,-392 1587.3954,-388 1583.3954,-388 "/>
<polyline fill="none" stroke="#069302" points="1583.3954,-368 1587.3954,-368 1587.3954,-364 1583.3954,-364 "/>
<text text-anchor="middle" x="1672.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd -->
<g id="edge98" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M1802.286,-431.8314C1778.9111,-422.159 1749.9838,-410.1891 1725.3467,-399.9944"/>
<polygon fill="#000000" stroke="#000000" points="1726.3637,-396.6275 1715.7853,-396.038 1723.6872,-403.0956 1726.3637,-396.6275"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd -->
<g id="node126" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2346.2678,-396 2210.1192,-396 2210.1192,-392 2206.1192,-392 2206.1192,-388 2210.1192,-388 2210.1192,-368 2206.1192,-368 2206.1192,-364 2210.1192,-364 2210.1192,-360 2346.2678,-360 2346.2678,-396"/>
<polyline fill="none" stroke="#069302" points="2210.1192,-392 2214.1192,-392 2214.1192,-388 2210.1192,-388 "/>
<polyline fill="none" stroke="#069302" points="2210.1192,-368 2214.1192,-368 2214.1192,-364 2210.1192,-364 "/>
<text text-anchor="middle" x="2278.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd -->
<g id="edge97" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd</title>
<path fill="none" stroke="#000000" d="M1900.9066,-440.8812C1976.5802,-428.2689 2113.6155,-405.4297 2200.0528,-391.0234"/>
<polygon fill="#000000" stroke="#000000" points="2200.7866,-394.4495 2210.0751,-389.3531 2199.6357,-387.5448 2200.7866,-394.4495"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd -->
<g id="node124" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2512.5375,-324 2367.8495,-324 2367.8495,-320 2363.8495,-320 2363.8495,-316 2367.8495,-316 2367.8495,-296 2363.8495,-296 2363.8495,-292 2367.8495,-292 2367.8495,-288 2512.5375,-288 2512.5375,-324"/>
<polyline fill="none" stroke="#069302" points="2367.8495,-320 2371.8495,-320 2371.8495,-316 2367.8495,-316 "/>
<polyline fill="none" stroke="#069302" points="2367.8495,-296 2371.8495,-296 2371.8495,-292 2367.8495,-292 "/>
<text text-anchor="middle" x="2440.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_proc.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd -->
<g id="node125" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2349.9153,-324 2208.4717,-324 2208.4717,-320 2204.4717,-320 2204.4717,-316 2208.4717,-316 2208.4717,-296 2204.4717,-296 2204.4717,-292 2208.4717,-292 2208.4717,-288 2349.9153,-288 2349.9153,-324"/>
<polyline fill="none" stroke="#069302" points="2208.4717,-320 2212.4717,-320 2212.4717,-316 2208.4717,-316 "/>
<polyline fill="none" stroke="#069302" points="2208.4717,-296 2212.4717,-296 2212.4717,-292 2208.4717,-292 "/>
<text text-anchor="middle" x="2279.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd -->
<g id="edge99" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd</title>
<path fill="none" stroke="#000000" d="M2319.0729,-359.8314C2340.7395,-350.2018 2367.5298,-338.295 2390.4013,-328.1299"/>
<polygon fill="#000000" stroke="#000000" points="2391.8914,-331.2978 2399.608,-324.038 2389.0484,-324.9011 2391.8914,-331.2978"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd -->
<g id="edge100" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd</title>
<path fill="none" stroke="#000000" d="M2278.4458,-359.8314C2278.5528,-352.131 2278.68,-342.9743 2278.7988,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="2282.2984,-334.4609 2278.9378,-324.4133 2275.2991,-334.3637 2282.2984,-334.4609"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd -->
<g id="node127" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3824.2831,-468 3688.1039,-468 3688.1039,-464 3684.1039,-464 3684.1039,-460 3688.1039,-460 3688.1039,-440 3684.1039,-440 3684.1039,-436 3688.1039,-436 3688.1039,-432 3824.2831,-432 3824.2831,-468"/>
<polyline fill="none" stroke="#069302" points="3688.1039,-464 3692.1039,-464 3692.1039,-460 3688.1039,-460 "/>
<polyline fill="none" stroke="#069302" points="3688.1039,-440 3692.1039,-440 3692.1039,-436 3688.1039,-436 "/>
<text text-anchor="middle" x="3756.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge101" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3687.97,-433.8418C3641.2124,-422.7676 3579.0737,-408.0506 3530.3268,-396.5052"/>
<polygon fill="#000000" stroke="#000000" points="3530.9893,-393.0654 3520.4518,-394.1664 3529.3759,-399.877 3530.9893,-393.0654"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd -->
<g id="node128" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2922.8629,-468 2797.5241,-468 2797.5241,-464 2793.5241,-464 2793.5241,-460 2797.5241,-460 2797.5241,-440 2793.5241,-440 2793.5241,-436 2797.5241,-436 2797.5241,-432 2922.8629,-432 2922.8629,-468"/>
<polyline fill="none" stroke="#069302" points="2797.5241,-464 2801.5241,-464 2801.5241,-460 2797.5241,-460 "/>
<polyline fill="none" stroke="#069302" points="2797.5241,-440 2801.5241,-440 2801.5241,-436 2797.5241,-436 "/>
<text text-anchor="middle" x="2860.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge102" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2896.5308,-431.8314C2915.5331,-422.3302 2938.9693,-410.6121 2959.1187,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="2960.7385,-403.6407 2968.1175,-396.038 2957.608,-397.3797 2960.7385,-403.6407"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd -->
<g id="node129" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2317.8632,-468 2186.5238,-468 2186.5238,-464 2182.5238,-464 2182.5238,-460 2186.5238,-460 2186.5238,-440 2182.5238,-440 2182.5238,-436 2186.5238,-436 2186.5238,-432 2317.8632,-432 2317.8632,-468"/>
<polyline fill="none" stroke="#069302" points="2186.5238,-464 2190.5238,-464 2190.5238,-460 2186.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="2186.5238,-440 2190.5238,-440 2190.5238,-436 2186.5238,-436 "/>
<text text-anchor="middle" x="2252.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd -->
<g id="edge106" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd</title>
<path fill="none" stroke="#000000" d="M2258.7544,-431.8314C2261.5962,-423.9617 2264.9872,-414.5712 2268.1354,-405.8533"/>
<polygon fill="#000000" stroke="#000000" points="2271.4397,-407.0076 2271.5443,-396.4133 2264.8558,-404.63 2271.4397,-407.0076"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge105" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M2186.3956,-436.072C2176.9659,-434.4639 2167.3573,-433.0329 2158.1935,-432 1710.7336,-381.5655 1589.4289,-456.1304 1138.9281,-395.912"/>
<polygon fill="#000000" stroke="#000000" points="1139.281,-392.428 1128.9023,-394.557 1138.3434,-399.3649 1139.281,-392.428"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge103" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M2317.909,-433.4911C2321.0381,-432.9373 2324.1446,-432.4351 2327.1935,-432 2328.005,-431.8842 3118.3765,-393.9984 3373.6844,-381.7624"/>
<polygon fill="#000000" stroke="#000000" points="3374.1683,-385.2433 3383.9892,-381.2686 3373.8331,-378.2514 3374.1683,-385.2433"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge104" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2317.9206,-433.5692C2321.0465,-432.9946 2324.1492,-432.4665 2327.1935,-432 2557.9374,-396.6378 2618.7612,-417.644 2851.1935,-396 2877.2909,-393.5698 2905.8284,-390.3625 2931.1135,-387.3291"/>
<polygon fill="#000000" stroke="#000000" points="2931.858,-390.7647 2941.3646,-386.0878 2931.0164,-383.8154 2931.858,-390.7647"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd -->
<g id="node130" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4680.5856,-468 4597.8014,-468 4597.8014,-464 4593.8014,-464 4593.8014,-460 4597.8014,-460 4597.8014,-440 4593.8014,-440 4593.8014,-436 4597.8014,-436 4597.8014,-432 4680.5856,-432 4680.5856,-468"/>
<polyline fill="none" stroke="#069302" points="4597.8014,-464 4601.8014,-464 4601.8014,-460 4597.8014,-460 "/>
<polyline fill="none" stroke="#069302" points="4597.8014,-440 4601.8014,-440 4601.8014,-436 4597.8014,-436 "/>
<text text-anchor="middle" x="4639.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd -->
<g id="node131" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4841.2582,-396 4733.1288,-396 4733.1288,-392 4729.1288,-392 4729.1288,-388 4733.1288,-388 4733.1288,-368 4729.1288,-368 4729.1288,-364 4733.1288,-364 4733.1288,-360 4841.2582,-360 4841.2582,-396"/>
<polyline fill="none" stroke="#069302" points="4733.1288,-392 4737.1288,-392 4737.1288,-388 4733.1288,-388 "/>
<polyline fill="none" stroke="#069302" points="4733.1288,-368 4737.1288,-368 4737.1288,-364 4733.1288,-364 "/>
<text text-anchor="middle" x="4787.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd -->
<g id="edge107" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd</title>
<path fill="none" stroke="#000000" d="M4676.5401,-431.8314C4696.0704,-422.3302 4720.1576,-410.6121 4740.8666,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="4742.6542,-403.56 4750.1154,-396.038 4739.5919,-397.2654 4742.6542,-403.56"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd -->
<g id="node132" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4715.0487,-396 4563.3383,-396 4563.3383,-392 4559.3383,-392 4559.3383,-388 4563.3383,-388 4563.3383,-368 4559.3383,-368 4559.3383,-364 4563.3383,-364 4563.3383,-360 4715.0487,-360 4715.0487,-396"/>
<polyline fill="none" stroke="#069302" points="4563.3383,-392 4567.3383,-392 4567.3383,-388 4563.3383,-388 "/>
<polyline fill="none" stroke="#069302" points="4563.3383,-368 4567.3383,-368 4567.3383,-364 4563.3383,-364 "/>
<text text-anchor="middle" x="4639.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd -->
<g id="edge109" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M4639.1935,-431.8314C4639.1935,-424.131 4639.1935,-414.9743 4639.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="4642.6936,-406.4132 4639.1935,-396.4133 4635.6936,-406.4133 4642.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd -->
<g id="node135" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3672.324,-396 3562.063,-396 3562.063,-392 3558.063,-392 3558.063,-388 3562.063,-388 3562.063,-368 3558.063,-368 3558.063,-364 3562.063,-364 3562.063,-360 3672.324,-360 3672.324,-396"/>
<polyline fill="none" stroke="#069302" points="3562.063,-392 3566.063,-392 3566.063,-388 3562.063,-388 "/>
<polyline fill="none" stroke="#069302" points="3562.063,-368 3566.063,-368 3566.063,-364 3562.063,-364 "/>
<text text-anchor="middle" x="3617.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd -->
<g id="edge108" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd</title>
<path fill="none" stroke="#000000" d="M4597.6294,-444.9685C4564.0832,-441.0341 4515.6507,-435.6392 4473.1935,-432 4178.6468,-406.7529 3826.1327,-388.1879 3682.7074,-381.1251"/>
<polygon fill="#000000" stroke="#000000" points="3682.4962,-377.6107 3672.3367,-380.6166 3682.1533,-384.6023 3682.4962,-377.6107"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd -->
<g id="node133" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3682.0939,-324 3564.2931,-324 3564.2931,-320 3560.2931,-320 3560.2931,-316 3564.2931,-316 3564.2931,-296 3560.2931,-296 3560.2931,-292 3564.2931,-292 3564.2931,-288 3682.0939,-288 3682.0939,-324"/>
<polyline fill="none" stroke="#069302" points="3564.2931,-320 3568.2931,-320 3568.2931,-316 3564.2931,-316 "/>
<polyline fill="none" stroke="#069302" points="3564.2931,-296 3568.2931,-296 3568.2931,-292 3564.2931,-292 "/>
<text text-anchor="middle" x="3623.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_proc.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd -->
<g id="node134" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3546.4721,-324 3431.9149,-324 3431.9149,-320 3427.9149,-320 3427.9149,-316 3431.9149,-316 3431.9149,-296 3427.9149,-296 3427.9149,-292 3431.9149,-292 3431.9149,-288 3546.4721,-288 3546.4721,-324"/>
<polyline fill="none" stroke="#069302" points="3431.9149,-320 3435.9149,-320 3435.9149,-316 3431.9149,-316 "/>
<polyline fill="none" stroke="#069302" points="3431.9149,-296 3435.9149,-296 3435.9149,-292 3431.9149,-292 "/>
<text text-anchor="middle" x="3489.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd -->
<g id="edge111" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd</title>
<path fill="none" stroke="#000000" d="M3618.7076,-359.8314C3619.3493,-352.131 3620.1123,-342.9743 3620.8254,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="3624.3164,-334.6694 3621.6591,-324.4133 3617.3406,-334.088 3624.3164,-334.6694"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd -->
<g id="edge110" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd</title>
<path fill="none" stroke="#000000" d="M3584.8937,-359.8314C3568.3701,-350.5368 3548.0749,-339.1208 3530.4328,-329.1971"/>
<polygon fill="#000000" stroke="#000000" points="3531.9147,-326.015 3521.483,-324.1628 3528.4828,-332.116 3531.9147,-326.015"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd -->
<g id="node136" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3979.2831,-468 3843.1039,-468 3843.1039,-464 3839.1039,-464 3839.1039,-460 3843.1039,-460 3843.1039,-440 3839.1039,-440 3839.1039,-436 3843.1039,-436 3843.1039,-432 3979.2831,-432 3979.2831,-468"/>
<polyline fill="none" stroke="#069302" points="3843.1039,-464 3847.1039,-464 3847.1039,-460 3843.1039,-460 "/>
<polyline fill="none" stroke="#069302" points="3843.1039,-440 3847.1039,-440 3847.1039,-436 3843.1039,-436 "/>
<text text-anchor="middle" x="3911.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge112" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3842.7883,-433.8111C3839.5504,-433.1717 3836.3398,-432.5639 3833.1935,-432 3709.6924,-409.8665 3677.2134,-415.0125 3553.1935,-396 3545.7876,-394.8647 3538.0884,-393.6164 3530.3923,-392.323"/>
<polygon fill="#000000" stroke="#000000" points="3530.7477,-388.8332 3520.3017,-390.6024 3529.571,-395.7336 3530.7477,-388.8332"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd -->
<g id="node137" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3066.8629,-468 2941.5241,-468 2941.5241,-464 2937.5241,-464 2937.5241,-460 2941.5241,-460 2941.5241,-440 2937.5241,-440 2937.5241,-436 2941.5241,-436 2941.5241,-432 3066.8629,-432 3066.8629,-468"/>
<polyline fill="none" stroke="#069302" points="2941.5241,-464 2945.5241,-464 2945.5241,-460 2941.5241,-460 "/>
<polyline fill="none" stroke="#069302" points="2941.5241,-440 2945.5241,-440 2945.5241,-436 2941.5241,-436 "/>
<text text-anchor="middle" x="3004.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge113" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3004.1935,-431.8314C3004.1935,-424.131 3004.1935,-414.9743 3004.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="3007.6936,-406.4132 3004.1935,-396.4133 3000.6936,-406.4133 3007.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd -->
<g id="node138" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3359.8632,-468 3228.5238,-468 3228.5238,-464 3224.5238,-464 3224.5238,-460 3228.5238,-460 3228.5238,-440 3224.5238,-440 3224.5238,-436 3228.5238,-436 3228.5238,-432 3359.8632,-432 3359.8632,-468"/>
<polyline fill="none" stroke="#069302" points="3228.5238,-464 3232.5238,-464 3232.5238,-460 3228.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="3228.5238,-440 3232.5238,-440 3232.5238,-436 3228.5238,-436 "/>
<text text-anchor="middle" x="3294.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd -->
<g id="edge117" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd</title>
<path fill="none" stroke="#000000" d="M3359.9408,-433.917C3362.7276,-433.2638 3365.4876,-432.6224 3368.1935,-432 3430.3015,-417.7141 3501.3684,-402.4045 3551.6386,-391.7484"/>
<polygon fill="#000000" stroke="#000000" points="3552.6641,-395.1089 3561.7226,-389.6141 3551.2146,-388.2607 3552.6641,-395.1089"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge116" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M3228.5675,-433.2392C3225.7474,-432.7716 3222.9474,-432.3543 3220.1935,-432 2764.4897,-373.3727 1613.6838,-453.1966 1138.9452,-395.8725"/>
<polygon fill="#000000" stroke="#000000" points="1139.2482,-392.3833 1128.8933,-394.6252 1138.3862,-399.3301 1139.2482,-392.3833"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge114" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3334.0636,-431.8314C3355.1012,-422.2446 3381.0918,-410.4008 3403.3331,-400.2655"/>
<polygon fill="#000000" stroke="#000000" points="3404.9618,-403.3697 3412.6101,-396.038 3402.059,-396.9999 3404.9618,-403.3697"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge115" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3228.388,-433.6621C3183.2993,-422.4677 3123.4732,-407.6143 3076.963,-396.0669"/>
<polygon fill="#000000" stroke="#000000" points="3077.7992,-392.6683 3067.2504,-393.6555 3076.1124,-399.4621 3077.7992,-392.6683"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd -->
<g id="node139" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1289.2397,-396 1147.1473,-396 1147.1473,-392 1143.1473,-392 1143.1473,-388 1147.1473,-388 1147.1473,-368 1143.1473,-368 1143.1473,-364 1147.1473,-364 1147.1473,-360 1289.2397,-360 1289.2397,-396"/>
<polyline fill="none" stroke="#069302" points="1147.1473,-392 1151.1473,-392 1151.1473,-388 1147.1473,-388 "/>
<polyline fill="none" stroke="#069302" points="1147.1473,-368 1151.1473,-368 1151.1473,-364 1147.1473,-364 "/>
<text text-anchor="middle" x="1218.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">gen_radar_prog.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd -->
<g id="node140" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1075.3632,-324 853.0238,-324 853.0238,-320 849.0238,-320 849.0238,-316 853.0238,-316 853.0238,-296 849.0238,-296 849.0238,-292 853.0238,-292 853.0238,-288 1075.3632,-288 1075.3632,-324"/>
<polyline fill="none" stroke="#069302" points="853.0238,-320 857.0238,-320 857.0238,-316 853.0238,-316 "/>
<polyline fill="none" stroke="#069302" points="853.0238,-296 857.0238,-296 857.0238,-292 853.0238,-292 "/>
<text text-anchor="middle" x="964.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">gen_radar_prog_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd -->
<g id="edge118" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M1154.4264,-359.9243C1118.9483,-349.8675 1074.6312,-337.3052 1037.6992,-326.8363"/>
<polygon fill="#000000" stroke="#000000" points="1038.5623,-323.4431 1027.9868,-324.0831 1036.6532,-330.1777 1038.5623,-323.4431"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd -->
<g id="node141" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="835.3011,-324 657.0859,-324 657.0859,-320 653.0859,-320 653.0859,-316 657.0859,-316 657.0859,-296 653.0859,-296 653.0859,-292 657.0859,-292 657.0859,-288 835.3011,-288 835.3011,-324"/>
<polyline fill="none" stroke="#069302" points="657.0859,-320 661.0859,-320 661.0859,-316 657.0859,-316 "/>
<polyline fill="none" stroke="#069302" points="657.0859,-296 661.0859,-296 661.0859,-292 657.0859,-292 "/>
<text text-anchor="middle" x="746.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">gen_radar_prog_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd -->
<g id="edge120" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd</title>
<path fill="none" stroke="#000000" d="M1147.1669,-361.6339C1144.1399,-361.0583 1141.1392,-360.5104 1138.1935,-360 1011.6506,-338.0724 976.0483,-343.6055 845.3473,-324.1207"/>
<polygon fill="#000000" stroke="#000000" points="845.7642,-320.644 835.3533,-322.61 844.7179,-327.5654 845.7642,-320.644"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd -->
<g id="node142" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1260.9117,-324 1093.4753,-324 1093.4753,-320 1089.4753,-320 1089.4753,-316 1093.4753,-316 1093.4753,-296 1089.4753,-296 1089.4753,-292 1093.4753,-292 1093.4753,-288 1260.9117,-288 1260.9117,-324"/>
<polyline fill="none" stroke="#069302" points="1093.4753,-320 1097.4753,-320 1097.4753,-316 1093.4753,-316 "/>
<polyline fill="none" stroke="#069302" points="1093.4753,-296 1097.4753,-296 1097.4753,-292 1093.4753,-292 "/>
<text text-anchor="middle" x="1177.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_gen_radar_prog.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd -->
<g id="edge119" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd</title>
<path fill="none" stroke="#000000" d="M1207.8475,-359.8314C1203.2698,-351.7925 1197.7883,-342.1666 1192.7347,-333.2918"/>
<polygon fill="#000000" stroke="#000000" points="1195.6687,-331.3712 1187.6788,-324.4133 1189.5858,-334.8351 1195.6687,-331.3712"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd -->
<g id="edge121" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd</title>
<path fill="none" stroke="#000000" d="M997.3575,-362.1364C994.2606,-361.41 991.1939,-360.6948 988.1935,-360 938.769,-348.5555 883.5631,-336.2039 838.3735,-326.2058"/>
<polygon fill="#000000" stroke="#000000" points="839.1138,-322.785 828.5941,-324.0442 837.603,-329.62 839.1138,-322.785"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd -->
<g id="node144" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13679.7779,-468 13592.6091,-468 13592.6091,-464 13588.6091,-464 13588.6091,-460 13592.6091,-460 13592.6091,-440 13588.6091,-440 13588.6091,-436 13592.6091,-436 13592.6091,-432 13679.7779,-432 13679.7779,-468"/>
<polyline fill="none" stroke="#069302" points="13592.6091,-464 13596.6091,-464 13596.6091,-460 13592.6091,-460 "/>
<polyline fill="none" stroke="#069302" points="13592.6091,-440 13596.6091,-440 13596.6091,-436 13592.6091,-436 "/>
<text text-anchor="middle" x="13636.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ltc2145.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd -->
<g id="node145" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13727.9671,-396 13544.4199,-396 13544.4199,-392 13540.4199,-392 13540.4199,-388 13544.4199,-388 13544.4199,-368 13540.4199,-368 13540.4199,-364 13544.4199,-364 13544.4199,-360 13727.9671,-360 13727.9671,-396"/>
<polyline fill="none" stroke="#069302" points="13544.4199,-392 13548.4199,-392 13548.4199,-388 13544.4199,-388 "/>
<polyline fill="none" stroke="#069302" points="13544.4199,-368 13548.4199,-368 13548.4199,-364 13544.4199,-364 "/>
<text text-anchor="middle" x="13636.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ltc2145_cmos_capture.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd -->
<g id="edge122" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd</title>
<path fill="none" stroke="#000000" d="M13636.1935,-431.8314C13636.1935,-424.131 13636.1935,-414.9743 13636.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="13639.6936,-406.4132 13636.1935,-396.4133 13632.6936,-406.4133 13639.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v -->
<g id="node146" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13838.4378,-396 13745.9492,-396 13745.9492,-392 13741.9492,-392 13741.9492,-388 13745.9492,-388 13745.9492,-368 13741.9492,-368 13741.9492,-364 13745.9492,-364 13745.9492,-360 13838.4378,-360 13838.4378,-396"/>
<polyline fill="none" stroke="#069302" points="13745.9492,-392 13749.9492,-392 13749.9492,-388 13745.9492,-388 "/>
<polyline fill="none" stroke="#069302" points="13745.9492,-368 13749.9492,-368 13749.9492,-364 13745.9492,-364 "/>
<text text-anchor="middle" x="13792.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">magnitude.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v -->
<g id="node147" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13828.7795,-468 13755.6075,-468 13755.6075,-464 13751.6075,-464 13751.6075,-460 13755.6075,-460 13755.6075,-440 13751.6075,-440 13751.6075,-436 13755.6075,-436 13755.6075,-432 13828.7795,-432 13828.7795,-468"/>
<polyline fill="none" stroke="#069302" points="13755.6075,-464 13759.6075,-464 13759.6075,-460 13755.6075,-460 "/>
<polyline fill="none" stroke="#069302" points="13755.6075,-440 13759.6075,-440 13759.6075,-436 13755.6075,-436 "/>
<text text-anchor="middle" x="13792.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dut.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v -->
<g id="edge123" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v</title>
<path fill="none" stroke="#000000" d="M13792.1935,-431.8314C13792.1935,-424.131 13792.1935,-414.9743 13792.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="13795.6936,-406.4132 13792.1935,-396.4133 13788.6936,-406.4133 13795.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd -->
<g id="node148" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14002.3797,-396 13870.0073,-396 13870.0073,-392 13866.0073,-392 13866.0073,-388 13870.0073,-388 13870.0073,-368 13866.0073,-368 13866.0073,-364 13870.0073,-364 13870.0073,-360 14002.3797,-360 14002.3797,-396"/>
<polyline fill="none" stroke="#069302" points="13870.0073,-392 13874.0073,-392 13874.0073,-388 13870.0073,-388 "/>
<polyline fill="none" stroke="#069302" points="13870.0073,-368 13874.0073,-368 13874.0073,-364 13870.0073,-364 "/>
<text text-anchor="middle" x="13936.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">meanComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd -->
<g id="node149" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14026.0739,-468 13846.3131,-468 13846.3131,-464 13842.3131,-464 13842.3131,-460 13846.3131,-460 13846.3131,-440 13842.3131,-440 13842.3131,-436 13846.3131,-436 13846.3131,-432 14026.0739,-432 14026.0739,-468"/>
<polyline fill="none" stroke="#069302" points="13846.3131,-464 13850.3131,-464 13850.3131,-460 13846.3131,-460 "/>
<polyline fill="none" stroke="#069302" points="13846.3131,-440 13850.3131,-440 13850.3131,-436 13846.3131,-436 "/>
<text text-anchor="middle" x="13936.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_meanComplex_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd -->
<g id="edge124" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd</title>
<path fill="none" stroke="#000000" d="M13936.1935,-431.8314C13936.1935,-424.131 13936.1935,-414.9743 13936.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="13939.6936,-406.4132 13936.1935,-396.4133 13932.6936,-406.4133 13939.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd -->
<g id="node150" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14173.4364,-396 14066.9506,-396 14066.9506,-392 14062.9506,-392 14062.9506,-388 14066.9506,-388 14066.9506,-368 14062.9506,-368 14062.9506,-364 14066.9506,-364 14066.9506,-360 14173.4364,-360 14173.4364,-396"/>
<polyline fill="none" stroke="#069302" points="14066.9506,-392 14070.9506,-392 14070.9506,-388 14066.9506,-388 "/>
<polyline fill="none" stroke="#069302" points="14066.9506,-368 14070.9506,-368 14070.9506,-364 14066.9506,-364 "/>
<text text-anchor="middle" x="14120.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">meanReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd -->
<g id="node151" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14196.6303,-468 14043.7567,-468 14043.7567,-464 14039.7567,-464 14039.7567,-460 14043.7567,-460 14043.7567,-440 14039.7567,-440 14039.7567,-436 14043.7567,-436 14043.7567,-432 14196.6303,-432 14196.6303,-468"/>
<polyline fill="none" stroke="#069302" points="14043.7567,-464 14047.7567,-464 14047.7567,-460 14043.7567,-460 "/>
<polyline fill="none" stroke="#069302" points="14043.7567,-440 14047.7567,-440 14047.7567,-436 14043.7567,-436 "/>
<text text-anchor="middle" x="14120.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_meanReal_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd -->
<g id="edge125" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd</title>
<path fill="none" stroke="#000000" d="M14120.1935,-431.8314C14120.1935,-424.131 14120.1935,-414.9743 14120.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="14123.6936,-406.4132 14120.1935,-396.4133 14116.6936,-406.4133 14123.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd -->
<g id="node152" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14713.7285,-468 14564.6585,-468 14564.6585,-464 14560.6585,-464 14560.6585,-460 14564.6585,-460 14564.6585,-440 14560.6585,-440 14560.6585,-436 14564.6585,-436 14564.6585,-432 14713.7285,-432 14713.7285,-468"/>
<polyline fill="none" stroke="#069302" points="14564.6585,-464 14568.6585,-464 14568.6585,-460 14564.6585,-460 "/>
<polyline fill="none" stroke="#069302" points="14564.6585,-440 14568.6585,-440 14568.6585,-436 14564.6585,-436 "/>
<text text-anchor="middle" x="14639.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd -->
<g id="node153" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14636.2453,-396 14410.1417,-396 14410.1417,-392 14406.1417,-392 14406.1417,-388 14410.1417,-388 14410.1417,-368 14406.1417,-368 14406.1417,-364 14410.1417,-364 14410.1417,-360 14636.2453,-360 14636.2453,-396"/>
<polyline fill="none" stroke="#069302" points="14410.1417,-392 14414.1417,-392 14414.1417,-388 14410.1417,-388 "/>
<polyline fill="none" stroke="#069302" points="14410.1417,-368 14414.1417,-368 14414.1417,-364 14410.1417,-364 "/>
<text text-anchor="middle" x="14523.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd -->
<g id="edge128" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M14609.9218,-431.8314C14595.0847,-422.6221 14576.892,-411.3301 14561.0073,-401.4706"/>
<polygon fill="#000000" stroke="#000000" points="14562.798,-398.4628 14552.4558,-396.1628 14559.1065,-404.4102 14562.798,-398.4628"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd -->
<g id="node154" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14391.7899,-396 14206.5971,-396 14206.5971,-392 14202.5971,-392 14202.5971,-388 14206.5971,-388 14206.5971,-368 14202.5971,-368 14202.5971,-364 14206.5971,-364 14206.5971,-360 14391.7899,-360 14391.7899,-396"/>
<polyline fill="none" stroke="#069302" points="14206.5971,-392 14210.5971,-392 14210.5971,-388 14206.5971,-388 "/>
<polyline fill="none" stroke="#069302" points="14206.5971,-368 14210.5971,-368 14210.5971,-364 14206.5971,-364 "/>
<text text-anchor="middle" x="14299.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd -->
<g id="edge126" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M14564.5791,-434.1993C14514.5246,-423.5995 14448.158,-409.5454 14394.3151,-398.1434"/>
<polygon fill="#000000" stroke="#000000" points="14394.9222,-394.6944 14384.414,-396.0467 14393.4719,-401.5425 14394.9222,-394.6944"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd -->
<g id="node157" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14856.1149,-396 14654.2721,-396 14654.2721,-392 14650.2721,-392 14650.2721,-388 14654.2721,-388 14654.2721,-368 14650.2721,-368 14650.2721,-364 14654.2721,-364 14654.2721,-360 14856.1149,-360 14856.1149,-396"/>
<polyline fill="none" stroke="#069302" points="14654.2721,-392 14658.2721,-392 14658.2721,-388 14654.2721,-388 "/>
<polyline fill="none" stroke="#069302" points="14654.2721,-368 14658.2721,-368 14658.2721,-364 14654.2721,-364 "/>
<text text-anchor="middle" x="14755.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mva_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd -->
<g id="edge129" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M14668.4652,-431.8314C14683.3023,-422.6221 14701.495,-411.3301 14717.3797,-401.4706"/>
<polygon fill="#000000" stroke="#000000" points="14719.2805,-404.4102 14725.9312,-396.1628 14715.589,-398.4628 14719.2805,-404.4102"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd -->
<g id="node158" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15048.4005,-396 14873.9865,-396 14873.9865,-392 14869.9865,-392 14869.9865,-388 14873.9865,-388 14873.9865,-368 14869.9865,-368 14869.9865,-364 14873.9865,-364 14873.9865,-360 15048.4005,-360 15048.4005,-396"/>
<polyline fill="none" stroke="#069302" points="14873.9865,-392 14877.9865,-392 14877.9865,-388 14873.9865,-388 "/>
<polyline fill="none" stroke="#069302" points="14873.9865,-368 14877.9865,-368 14877.9865,-364 14873.9865,-364 "/>
<text text-anchor="middle" x="14961.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_mean_vector_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd -->
<g id="edge127" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd</title>
<path fill="none" stroke="#000000" d="M14713.8761,-433.3008C14760.5443,-422.8657 14820.9502,-409.3588 14870.3808,-398.3059"/>
<polygon fill="#000000" stroke="#000000" points="14871.4376,-401.6562 14880.4328,-396.0583 14869.91,-394.8249 14871.4376,-401.6562"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd -->
<g id="node155" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14289.6149,-324 14108.7721,-324 14108.7721,-320 14104.7721,-320 14104.7721,-316 14108.7721,-316 14108.7721,-296 14104.7721,-296 14104.7721,-292 14108.7721,-292 14108.7721,-288 14289.6149,-288 14289.6149,-324"/>
<polyline fill="none" stroke="#069302" points="14108.7721,-320 14112.7721,-320 14112.7721,-316 14108.7721,-316 "/>
<polyline fill="none" stroke="#069302" points="14108.7721,-296 14112.7721,-296 14112.7721,-292 14108.7721,-292 "/>
<text text-anchor="middle" x="14199.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd -->
<g id="edge130" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd</title>
<path fill="none" stroke="#000000" d="M14273.9593,-359.8314C14261.4055,-350.7927 14246.0652,-339.7476 14232.5544,-330.0198"/>
<polygon fill="#000000" stroke="#000000" points="14234.5801,-327.1655 14224.4196,-324.1628 14230.4899,-332.8463 14234.5801,-327.1655"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd -->
<g id="node156" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14490.6822,-324 14307.7048,-324 14307.7048,-320 14303.7048,-320 14303.7048,-316 14307.7048,-316 14307.7048,-296 14303.7048,-296 14303.7048,-292 14307.7048,-292 14307.7048,-288 14490.6822,-288 14490.6822,-324"/>
<polyline fill="none" stroke="#069302" points="14307.7048,-320 14311.7048,-320 14311.7048,-316 14307.7048,-316 "/>
<polyline fill="none" stroke="#069302" points="14307.7048,-296 14311.7048,-296 14311.7048,-292 14307.7048,-292 "/>
<text text-anchor="middle" x="14399.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_shift.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd -->
<g id="edge131" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd</title>
<path fill="none" stroke="#000000" d="M14324.4277,-359.8314C14336.9815,-350.7927 14352.3218,-339.7476 14365.8326,-330.0198"/>
<polygon fill="#000000" stroke="#000000" points="14367.8971,-332.8463 14373.9674,-324.1628 14363.8069,-327.1655 14367.8971,-332.8463"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd -->
<g id="node159" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14384.2509,-468 14214.1361,-468 14214.1361,-464 14210.1361,-464 14210.1361,-460 14214.1361,-460 14214.1361,-440 14210.1361,-440 14210.1361,-436 14214.1361,-436 14214.1361,-432 14384.2509,-432 14384.2509,-468"/>
<polyline fill="none" stroke="#069302" points="14214.1361,-464 14218.1361,-464 14218.1361,-460 14214.1361,-460 "/>
<polyline fill="none" stroke="#069302" points="14214.1361,-440 14218.1361,-440 14218.1361,-436 14214.1361,-436 "/>
<text text-anchor="middle" x="14299.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_mean_vector_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd -->
<g id="edge132" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M14299.1935,-431.8314C14299.1935,-424.131 14299.1935,-414.9743 14299.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="14302.6936,-406.4132 14299.1935,-396.4133 14295.6936,-406.4133 14302.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd -->
<g id="node160" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15232.3572,-324 15058.0298,-324 15058.0298,-320 15054.0298,-320 15054.0298,-316 15058.0298,-316 15058.0298,-296 15054.0298,-296 15054.0298,-292 15058.0298,-292 15058.0298,-288 15232.3572,-288 15232.3572,-324"/>
<polyline fill="none" stroke="#069302" points="15058.0298,-320 15062.0298,-320 15062.0298,-316 15058.0298,-316 "/>
<polyline fill="none" stroke="#069302" points="15058.0298,-296 15062.0298,-296 15062.0298,-292 15058.0298,-292 "/>
<text text-anchor="middle" x="15145.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixerComplex_redim.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd -->
<g id="node161" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15223.7537,-396 15066.6333,-396 15066.6333,-392 15062.6333,-392 15062.6333,-388 15066.6333,-388 15066.6333,-368 15062.6333,-368 15062.6333,-364 15066.6333,-364 15066.6333,-360 15223.7537,-360 15223.7537,-396"/>
<polyline fill="none" stroke="#069302" points="15066.6333,-392 15070.6333,-392 15070.6333,-388 15066.6333,-388 "/>
<polyline fill="none" stroke="#069302" points="15066.6333,-368 15070.6333,-368 15070.6333,-364 15066.6333,-364 "/>
<text text-anchor="middle" x="15145.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixerComplex_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd -->
<g id="edge133" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd</title>
<path fill="none" stroke="#000000" d="M15145.1935,-359.8314C15145.1935,-352.131 15145.1935,-342.9743 15145.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="15148.6936,-334.4132 15145.1935,-324.4133 15141.6936,-334.4133 15148.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd -->
<g id="node162" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15301.4916,-468 15116.8954,-468 15116.8954,-464 15112.8954,-464 15112.8954,-460 15116.8954,-460 15116.8954,-440 15112.8954,-440 15112.8954,-436 15116.8954,-436 15116.8954,-432 15301.4916,-432 15301.4916,-468"/>
<polyline fill="none" stroke="#069302" points="15116.8954,-464 15120.8954,-464 15120.8954,-460 15116.8954,-460 "/>
<polyline fill="none" stroke="#069302" points="15116.8954,-440 15120.8954,-440 15120.8954,-436 15116.8954,-436 "/>
<text text-anchor="middle" x="15209.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_mixerComplex_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd -->
<g id="edge135" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd</title>
<path fill="none" stroke="#000000" d="M15193.0436,-431.8314C15185.5218,-423.3694 15176.437,-413.1489 15168.2131,-403.8971"/>
<polygon fill="#000000" stroke="#000000" points="15170.8205,-401.5621 15161.5608,-396.4133 15165.5886,-406.2127 15170.8205,-401.5621"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd -->
<g id="node165" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15371.7706,-396 15242.6164,-396 15242.6164,-392 15238.6164,-392 15238.6164,-388 15242.6164,-388 15242.6164,-368 15238.6164,-368 15238.6164,-364 15242.6164,-364 15242.6164,-360 15371.7706,-360 15371.7706,-396"/>
<polyline fill="none" stroke="#069302" points="15242.6164,-392 15246.6164,-392 15246.6164,-388 15242.6164,-388 "/>
<polyline fill="none" stroke="#069302" points="15242.6164,-368 15246.6164,-368 15246.6164,-364 15242.6164,-364 "/>
<text text-anchor="middle" x="15307.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_mixer_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd -->
<g id="edge134" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd</title>
<path fill="none" stroke="#000000" d="M15233.923,-431.8314C15246.1097,-422.8779 15260.9758,-411.9558 15274.1247,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="15276.4853,-404.9042 15282.4719,-396.1628 15272.3408,-399.263 15276.4853,-404.9042"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd -->
<g id="node163" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15367.1361,-252 15247.2509,-252 15247.2509,-248 15243.2509,-248 15243.2509,-244 15247.2509,-244 15247.2509,-224 15243.2509,-224 15243.2509,-220 15247.2509,-220 15247.2509,-216 15367.1361,-216 15367.1361,-252"/>
<polyline fill="none" stroke="#069302" points="15247.2509,-248 15251.2509,-248 15251.2509,-244 15247.2509,-244 "/>
<polyline fill="none" stroke="#069302" points="15247.2509,-224 15251.2509,-224 15251.2509,-220 15247.2509,-220 "/>
<text text-anchor="middle" x="15307.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixer_redim.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd -->
<g id="node164" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15358.5321,-324 15255.8549,-324 15255.8549,-320 15251.8549,-320 15251.8549,-316 15255.8549,-316 15255.8549,-296 15251.8549,-296 15251.8549,-292 15255.8549,-292 15255.8549,-288 15358.5321,-288 15358.5321,-324"/>
<polyline fill="none" stroke="#069302" points="15255.8549,-320 15259.8549,-320 15259.8549,-316 15255.8549,-316 "/>
<polyline fill="none" stroke="#069302" points="15255.8549,-296 15259.8549,-296 15259.8549,-292 15255.8549,-292 "/>
<text text-anchor="middle" x="15307.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixer_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd -->
<g id="edge136" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd</title>
<path fill="none" stroke="#000000" d="M15307.1935,-287.8314C15307.1935,-280.131 15307.1935,-270.9743 15307.1935,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="15310.6936,-262.4132 15307.1935,-252.4133 15303.6936,-262.4133 15310.6936,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd -->
<g id="edge137" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd</title>
<path fill="none" stroke="#000000" d="M15307.1935,-359.8314C15307.1935,-352.131 15307.1935,-342.9743 15307.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="15310.6936,-334.4132 15307.1935,-324.4133 15303.6936,-334.4133 15310.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd -->
<g id="node166" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15524.9139,-396 15397.4731,-396 15397.4731,-392 15393.4731,-392 15393.4731,-388 15397.4731,-388 15397.4731,-368 15393.4731,-368 15393.4731,-364 15397.4731,-364 15397.4731,-360 15524.9139,-360 15524.9139,-396"/>
<polyline fill="none" stroke="#069302" points="15397.4731,-392 15401.4731,-392 15401.4731,-388 15397.4731,-388 "/>
<polyline fill="none" stroke="#069302" points="15397.4731,-368 15401.4731,-368 15401.4731,-364 15397.4731,-364 "/>
<text text-anchor="middle" x="15461.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">multiplierReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd -->
<g id="node167" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15546.1893,-324 15376.1977,-324 15376.1977,-320 15372.1977,-320 15372.1977,-316 15376.1977,-316 15376.1977,-296 15372.1977,-296 15372.1977,-292 15376.1977,-292 15376.1977,-288 15546.1893,-288 15546.1893,-324"/>
<polyline fill="none" stroke="#069302" points="15376.1977,-320 15380.1977,-320 15380.1977,-316 15376.1977,-316 "/>
<polyline fill="none" stroke="#069302" points="15376.1977,-296 15380.1977,-296 15380.1977,-292 15376.1977,-292 "/>
<text text-anchor="middle" x="15461.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">multiplierReal_redim.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd -->
<g id="edge138" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd</title>
<path fill="none" stroke="#000000" d="M15461.1935,-359.8314C15461.1935,-352.131 15461.1935,-342.9743 15461.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="15464.6936,-334.4132 15461.1935,-324.4133 15457.6936,-334.4133 15464.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd -->
<g id="node168" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15538.6528,-468 15383.7342,-468 15383.7342,-464 15379.7342,-464 15379.7342,-460 15383.7342,-460 15383.7342,-440 15379.7342,-440 15379.7342,-436 15383.7342,-436 15383.7342,-432 15538.6528,-432 15538.6528,-468"/>
<polyline fill="none" stroke="#069302" points="15383.7342,-464 15387.7342,-464 15387.7342,-460 15383.7342,-460 "/>
<polyline fill="none" stroke="#069302" points="15383.7342,-440 15387.7342,-440 15387.7342,-436 15383.7342,-436 "/>
<text text-anchor="middle" x="15461.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_multiplierReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd -->
<g id="edge139" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd</title>
<path fill="none" stroke="#000000" d="M15461.1935,-431.8314C15461.1935,-424.131 15461.1935,-414.9743 15461.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="15464.6936,-406.4132 15461.1935,-396.4133 15457.6936,-406.4133 15464.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd -->
<g id="node169" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16369.1797,-468 16249.2073,-468 16249.2073,-464 16245.2073,-464 16245.2073,-460 16249.2073,-460 16249.2073,-440 16245.2073,-440 16245.2073,-436 16249.2073,-436 16249.2073,-432 16369.1797,-432 16369.1797,-468"/>
<polyline fill="none" stroke="#069302" points="16249.2073,-464 16253.2073,-464 16253.2073,-460 16249.2073,-460 "/>
<polyline fill="none" stroke="#069302" points="16249.2073,-440 16253.2073,-440 16253.2073,-436 16249.2073,-436 "/>
<text text-anchor="middle" x="16309.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd -->
<g id="node174" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16176.1961,-396 15980.1909,-396 15980.1909,-392 15976.1909,-392 15976.1909,-388 15980.1909,-388 15980.1909,-368 15976.1909,-368 15976.1909,-364 15980.1909,-364 15980.1909,-360 16176.1961,-360 16176.1961,-396"/>
<polyline fill="none" stroke="#069302" points="15980.1909,-392 15984.1909,-392 15984.1909,-388 15980.1909,-388 "/>
<polyline fill="none" stroke="#069302" points="15980.1909,-368 15984.1909,-368 15984.1909,-364 15980.1909,-364 "/>
<text text-anchor="middle" x="16078.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd -->
<g id="edge140" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M16251.2006,-431.9243C16219.2097,-421.9531 16179.3163,-409.5188 16145.9022,-399.104"/>
<polygon fill="#000000" stroke="#000000" points="16146.7988,-395.7174 16136.2102,-396.0831 16144.7157,-402.4004 16146.7988,-395.7174"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd -->
<g id="node175" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15962.2397,-396 15806.1473,-396 15806.1473,-392 15802.1473,-392 15802.1473,-388 15806.1473,-388 15806.1473,-368 15802.1473,-368 15802.1473,-364 15806.1473,-364 15806.1473,-360 15962.2397,-360 15962.2397,-396"/>
<polyline fill="none" stroke="#069302" points="15806.1473,-392 15810.1473,-392 15810.1473,-388 15806.1473,-388 "/>
<polyline fill="none" stroke="#069302" points="15806.1473,-368 15810.1473,-368 15810.1473,-364 15806.1473,-364 "/>
<text text-anchor="middle" x="15884.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd -->
<g id="edge143" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd</title>
<path fill="none" stroke="#000000" d="M16249.2179,-441.2624C16183.6518,-431.5205 16075.2607,-414.8609 15972.3551,-396.1738"/>
<polygon fill="#000000" stroke="#000000" points="15972.8812,-392.7121 15962.4152,-394.3592 15971.624,-399.5983 15972.8812,-392.7121"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd -->
<g id="node176" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16423.8646,-396 16194.5224,-396 16194.5224,-392 16190.5224,-392 16190.5224,-388 16194.5224,-388 16194.5224,-368 16190.5224,-368 16190.5224,-364 16194.5224,-364 16194.5224,-360 16423.8646,-360 16423.8646,-396"/>
<polyline fill="none" stroke="#069302" points="16194.5224,-392 16198.5224,-392 16198.5224,-388 16194.5224,-388 "/>
<polyline fill="none" stroke="#069302" points="16194.5224,-368 16198.5224,-368 16198.5224,-364 16194.5224,-364 "/>
<text text-anchor="middle" x="16309.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_synchronizer_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd -->
<g id="edge141" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd</title>
<path fill="none" stroke="#000000" d="M16309.1935,-431.8314C16309.1935,-424.131 16309.1935,-414.9743 16309.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="16312.6936,-406.4132 16309.1935,-396.4133 16305.6936,-406.4133 16312.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd -->
<g id="node177" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16694.2016,-396 16442.1854,-396 16442.1854,-392 16438.1854,-392 16438.1854,-388 16442.1854,-388 16442.1854,-368 16438.1854,-368 16438.1854,-364 16442.1854,-364 16442.1854,-360 16694.2016,-360 16694.2016,-396"/>
<polyline fill="none" stroke="#069302" points="16442.1854,-392 16446.1854,-392 16446.1854,-388 16442.1854,-388 "/>
<polyline fill="none" stroke="#069302" points="16442.1854,-368 16446.1854,-368 16446.1854,-364 16442.1854,-364 "/>
<text text-anchor="middle" x="16568.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd -->
<g id="edge142" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M16368.9385,-433.3913C16405.9855,-423.0926 16453.8887,-409.7759 16493.4409,-398.7807"/>
<polygon fill="#000000" stroke="#000000" points="16494.6077,-402.0891 16503.3049,-396.0385 16492.7328,-395.3448 16494.6077,-402.0891"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd -->
<g id="node178" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16857.8506,-396 16712.5364,-396 16712.5364,-392 16708.5364,-392 16708.5364,-388 16712.5364,-388 16712.5364,-368 16708.5364,-368 16708.5364,-364 16712.5364,-364 16712.5364,-360 16857.8506,-360 16857.8506,-396"/>
<polyline fill="none" stroke="#069302" points="16712.5364,-392 16716.5364,-392 16716.5364,-388 16712.5364,-388 "/>
<polyline fill="none" stroke="#069302" points="16712.5364,-368 16716.5364,-368 16716.5364,-364 16712.5364,-364 "/>
<text text-anchor="middle" x="16785.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_nco_counter.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd -->
<g id="edge144" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd</title>
<path fill="none" stroke="#000000" d="M16369.1672,-443.2913C16444.5661,-434.5206 16578.1508,-417.8687 16702.3111,-396.0819"/>
<polygon fill="#000000" stroke="#000000" points="16703.1392,-399.4898 16712.3762,-394.3006 16701.9193,-392.5969 16703.1392,-399.4898"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd -->
<g id="node170" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15744.6303,-324 15563.7567,-324 15563.7567,-320 15559.7567,-320 15559.7567,-316 15563.7567,-316 15563.7567,-296 15559.7567,-296 15559.7567,-292 15563.7567,-292 15563.7567,-288 15744.6303,-288 15744.6303,-324"/>
<polyline fill="none" stroke="#069302" points="15563.7567,-320 15567.7567,-320 15567.7567,-316 15563.7567,-316 "/>
<polyline fill="none" stroke="#069302" points="15563.7567,-296 15567.7567,-296 15567.7567,-292 15563.7567,-292 "/>
<text text-anchor="middle" x="15654.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd -->
<g id="node171" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16005.8912,-324 15762.4958,-324 15762.4958,-320 15758.4958,-320 15758.4958,-316 15762.4958,-316 15762.4958,-296 15758.4958,-296 15758.4958,-292 15762.4958,-292 15762.4958,-288 16005.8912,-288 16005.8912,-324"/>
<polyline fill="none" stroke="#069302" points="15762.4958,-320 15766.4958,-320 15766.4958,-316 15762.4958,-316 "/>
<polyline fill="none" stroke="#069302" points="15762.4958,-296 15766.4958,-296 15766.4958,-292 15762.4958,-292 "/>
<text text-anchor="middle" x="15884.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom_a12_d16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd -->
<g id="node172" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16266.8912,-324 16023.4958,-324 16023.4958,-320 16019.4958,-320 16019.4958,-316 16023.4958,-316 16023.4958,-296 16019.4958,-296 16019.4958,-292 16023.4958,-292 16023.4958,-288 16266.8912,-288 16266.8912,-324"/>
<polyline fill="none" stroke="#069302" points="16023.4958,-320 16027.4958,-320 16027.4958,-316 16023.4958,-316 "/>
<polyline fill="none" stroke="#069302" points="16023.4958,-296 16027.4958,-296 16027.4958,-292 16023.4958,-292 "/>
<text text-anchor="middle" x="16145.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom_a16_d16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a24_d16.vhd -->
<g id="node173" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a24_d16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16935.8912,-468 16692.4958,-468 16692.4958,-464 16688.4958,-464 16688.4958,-460 16692.4958,-460 16692.4958,-440 16688.4958,-440 16688.4958,-436 16692.4958,-436 16692.4958,-432 16935.8912,-432 16935.8912,-468"/>
<polyline fill="none" stroke="#069302" points="16692.4958,-464 16696.4958,-464 16696.4958,-460 16692.4958,-460 "/>
<polyline fill="none" stroke="#069302" points="16692.4958,-440 16696.4958,-440 16696.4958,-436 16692.4958,-436 "/>
<text text-anchor="middle" x="16814.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom_a24_d16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd -->
<g id="edge145" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd</title>
<path fill="none" stroke="#000000" d="M15826.4517,-359.9243C15794.5992,-349.9531 15754.8786,-337.5188 15721.6091,-327.104"/>
<polygon fill="#000000" stroke="#000000" points="15722.5481,-323.7305 15711.9591,-324.0831 15720.4568,-330.4109 15722.5481,-323.7305"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd -->
<g id="edge147" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd</title>
<path fill="none" stroke="#000000" d="M15884.1935,-359.8314C15884.1935,-352.131 15884.1935,-342.9743 15884.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="15887.6936,-334.4132 15884.1935,-324.4133 15880.6936,-334.4133 15887.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd -->
<g id="edge146" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd</title>
<path fill="none" stroke="#000000" d="M15949.7179,-359.9243C15986.1738,-349.8675 16031.7123,-337.3052 16069.662,-326.8363"/>
<polygon fill="#000000" stroke="#000000" points="16070.933,-330.1165 16079.6421,-324.0831 16069.0714,-323.3685 16070.933,-330.1165"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd -->
<g id="node179" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15967.373,-468 15801.014,-468 15801.014,-464 15797.014,-464 15797.014,-460 15801.014,-460 15801.014,-440 15797.014,-440 15797.014,-436 15801.014,-436 15801.014,-432 15967.373,-432 15967.373,-468"/>
<polyline fill="none" stroke="#069302" points="15801.014,-464 15805.014,-464 15805.014,-460 15801.014,-460 "/>
<polyline fill="none" stroke="#069302" points="15801.014,-440 15805.014,-440 15805.014,-436 15801.014,-436 "/>
<text text-anchor="middle" x="15884.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_nco_counter_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd -->
<g id="edge148" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd</title>
<path fill="none" stroke="#000000" d="M15884.1935,-431.8314C15884.1935,-424.131 15884.1935,-414.9743 15884.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="15887.6936,-406.4132 15884.1935,-396.4133 15880.6936,-406.4133 15887.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd -->
<g id="node180" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17360.7764,-468 17259.6106,-468 17259.6106,-464 17255.6106,-464 17255.6106,-460 17259.6106,-460 17259.6106,-440 17255.6106,-440 17255.6106,-436 17259.6106,-436 17259.6106,-432 17360.7764,-432 17360.7764,-468"/>
<polyline fill="none" stroke="#069302" points="17259.6106,-464 17263.6106,-464 17263.6106,-460 17259.6106,-460 "/>
<polyline fill="none" stroke="#069302" points="17259.6106,-440 17263.6106,-440 17263.6106,-436 17259.6106,-436 "/>
<text text-anchor="middle" x="17310.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd -->
<g id="node181" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17023.1626,-396 16875.2244,-396 16875.2244,-392 16871.2244,-392 16871.2244,-388 16875.2244,-388 16875.2244,-368 16871.2244,-368 16871.2244,-364 16875.2244,-364 16875.2244,-360 17023.1626,-360 17023.1626,-396"/>
<polyline fill="none" stroke="#069302" points="16875.2244,-392 16879.2244,-392 16879.2244,-388 16875.2244,-388 "/>
<polyline fill="none" stroke="#069302" points="16875.2244,-368 16879.2244,-368 16879.2244,-364 16875.2244,-364 "/>
<text text-anchor="middle" x="16949.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd -->
<g id="edge151" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd</title>
<path fill="none" stroke="#000000" d="M17259.399,-440.4761C17205.6831,-430.3276 17118.2082,-413.583 17032.8051,-396.1044"/>
<polygon fill="#000000" stroke="#000000" points="17033.4416,-392.6622 17022.9422,-394.0806 17032.0346,-399.5193 17033.4416,-392.6622"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd -->
<g id="node182" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17222.8991,-396 17041.4879,-396 17041.4879,-392 17037.4879,-392 17037.4879,-388 17041.4879,-388 17041.4879,-368 17037.4879,-368 17037.4879,-364 17041.4879,-364 17041.4879,-360 17222.8991,-360 17222.8991,-396"/>
<polyline fill="none" stroke="#069302" points="17041.4879,-392 17045.4879,-392 17045.4879,-388 17041.4879,-388 "/>
<polyline fill="none" stroke="#069302" points="17041.4879,-368 17045.4879,-368 17045.4879,-364 17041.4879,-364 "/>
<text text-anchor="middle" x="17132.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd -->
<g id="edge152" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M17265.2766,-431.8314C17241.2585,-422.1162 17211.5101,-410.0831 17186.2343,-399.8592"/>
<polygon fill="#000000" stroke="#000000" points="17187.3702,-396.5432 17176.7874,-396.038 17184.7453,-403.0325 17187.3702,-396.5432"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd -->
<g id="node183" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17379.3366,-396 17241.0504,-396 17241.0504,-392 17237.0504,-392 17237.0504,-388 17241.0504,-388 17241.0504,-368 17237.0504,-368 17237.0504,-364 17241.0504,-364 17241.0504,-360 17379.3366,-360 17379.3366,-396"/>
<polyline fill="none" stroke="#069302" points="17241.0504,-392 17245.0504,-392 17245.0504,-388 17241.0504,-388 "/>
<polyline fill="none" stroke="#069302" points="17241.0504,-368 17245.0504,-368 17245.0504,-364 17241.0504,-364 "/>
<text text-anchor="middle" x="17310.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd -->
<g id="edge149" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M17310.1935,-431.8314C17310.1935,-424.131 17310.1935,-414.9743 17310.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="17313.6936,-406.4132 17310.1935,-396.4133 17306.6936,-406.4133 17313.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd -->
<g id="node184" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17557.4034,-396 17396.9836,-396 17396.9836,-392 17392.9836,-392 17392.9836,-388 17396.9836,-388 17396.9836,-368 17392.9836,-368 17392.9836,-364 17396.9836,-364 17396.9836,-360 17557.4034,-360 17557.4034,-396"/>
<polyline fill="none" stroke="#069302" points="17396.9836,-392 17400.9836,-392 17400.9836,-388 17396.9836,-388 "/>
<polyline fill="none" stroke="#069302" points="17396.9836,-368 17400.9836,-368 17400.9836,-364 17396.9836,-364 "/>
<text text-anchor="middle" x="17477.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd -->
<g id="edge150" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M17352.3347,-431.8314C17374.6699,-422.2018 17402.2871,-410.295 17425.8645,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="17427.5582,-403.2112 17435.3554,-396.038 17424.7868,-396.7831 17427.5582,-403.2112"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd -->
<g id="node185" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17759.2397,-396 17575.1473,-396 17575.1473,-392 17571.1473,-392 17571.1473,-388 17575.1473,-388 17575.1473,-368 17571.1473,-368 17571.1473,-364 17575.1473,-364 17575.1473,-360 17759.2397,-360 17759.2397,-396"/>
<polyline fill="none" stroke="#069302" points="17575.1473,-392 17579.1473,-392 17579.1473,-388 17575.1473,-388 "/>
<polyline fill="none" stroke="#069302" points="17575.1473,-368 17579.1473,-368 17579.1473,-364 17575.1473,-364 "/>
<text text-anchor="middle" x="17667.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd -->
<g id="edge153" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M17360.9638,-439.7606C17414.5214,-428.9591 17500.2959,-411.66 17567.46,-398.1143"/>
<polygon fill="#000000" stroke="#000000" points="17568.5389,-401.4673 17577.6495,-396.0593 17567.1549,-394.6055 17568.5389,-401.4673"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd -->
<g id="node186" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18184.2229,-468 18098.1641,-468 18098.1641,-464 18094.1641,-464 18094.1641,-460 18098.1641,-460 18098.1641,-440 18094.1641,-440 18094.1641,-436 18098.1641,-436 18098.1641,-432 18184.2229,-432 18184.2229,-468"/>
<polyline fill="none" stroke="#069302" points="18098.1641,-464 18102.1641,-464 18102.1641,-460 18098.1641,-460 "/>
<polyline fill="none" stroke="#069302" points="18098.1641,-440 18102.1641,-440 18102.1641,-436 18098.1641,-436 "/>
<text text-anchor="middle" x="18141.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd -->
<g id="node188" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18218.6865,-396 18063.7005,-396 18063.7005,-392 18059.7005,-392 18059.7005,-388 18063.7005,-388 18063.7005,-368 18059.7005,-368 18059.7005,-364 18063.7005,-364 18063.7005,-360 18218.6865,-360 18218.6865,-396"/>
<polyline fill="none" stroke="#069302" points="18063.7005,-392 18067.7005,-392 18067.7005,-388 18063.7005,-388 "/>
<polyline fill="none" stroke="#069302" points="18063.7005,-368 18067.7005,-368 18067.7005,-364 18063.7005,-364 "/>
<text text-anchor="middle" x="18141.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd -->
<g id="edge157" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M18141.1935,-431.8314C18141.1935,-424.131 18141.1935,-414.9743 18141.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="18144.6936,-406.4132 18141.1935,-396.4133 18137.6936,-406.4133 18144.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd -->
<g id="node189" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18045.2846,-396 17923.1024,-396 17923.1024,-392 17919.1024,-392 17919.1024,-388 17923.1024,-388 17923.1024,-368 17919.1024,-368 17919.1024,-364 17923.1024,-364 17923.1024,-360 18045.2846,-360 18045.2846,-396"/>
<polyline fill="none" stroke="#069302" points="17923.1024,-392 17927.1024,-392 17927.1024,-388 17923.1024,-388 "/>
<polyline fill="none" stroke="#069302" points="17923.1024,-368 17927.1024,-368 17927.1024,-364 17923.1024,-364 "/>
<text text-anchor="middle" x="17984.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd -->
<g id="edge158" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd</title>
<path fill="none" stroke="#000000" d="M18101.5758,-431.8314C18080.6713,-422.2446 18054.8452,-410.4008 18032.7447,-400.2655"/>
<polygon fill="#000000" stroke="#000000" points="18034.0751,-397.0252 18023.5263,-396.038 18031.1571,-403.388 18034.0751,-397.0252"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd -->
<g id="node190" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17905.2313,-396 17777.1557,-396 17777.1557,-392 17773.1557,-392 17773.1557,-388 17777.1557,-388 17777.1557,-368 17773.1557,-368 17773.1557,-364 17777.1557,-364 17777.1557,-360 17905.2313,-360 17905.2313,-396"/>
<polyline fill="none" stroke="#069302" points="17777.1557,-392 17781.1557,-392 17781.1557,-388 17777.1557,-388 "/>
<polyline fill="none" stroke="#069302" points="17777.1557,-368 17781.1557,-368 17781.1557,-364 17777.1557,-364 "/>
<text text-anchor="middle" x="17841.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_presc.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd -->
<g id="edge154" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd</title>
<path fill="none" stroke="#000000" d="M18098.0731,-439.8534C18054.4438,-429.5623 17984.7819,-413.0629 17915.1088,-396.2131"/>
<polygon fill="#000000" stroke="#000000" points="17915.8231,-392.7849 17905.2803,-393.8338 17914.1761,-399.5884 17915.8231,-392.7849"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd -->
<g id="node191" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18387.2984,-396 18237.0886,-396 18237.0886,-392 18233.0886,-392 18233.0886,-388 18237.0886,-388 18237.0886,-368 18233.0886,-368 18233.0886,-364 18237.0886,-364 18237.0886,-360 18387.2984,-360 18387.2984,-396"/>
<polyline fill="none" stroke="#069302" points="18237.0886,-392 18241.0886,-392 18241.0886,-388 18237.0886,-388 "/>
<polyline fill="none" stroke="#069302" points="18237.0886,-368 18241.0886,-368 18241.0886,-364 18237.0886,-364 "/>
<text text-anchor="middle" x="18312.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_vectSync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd -->
<g id="edge156" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd</title>
<path fill="none" stroke="#000000" d="M18184.344,-431.8314C18207.3159,-422.159 18235.7444,-410.1891 18259.9567,-399.9944"/>
<polygon fill="#000000" stroke="#000000" points="18261.4951,-403.1443 18269.3533,-396.038 18258.7787,-396.6929 18261.4951,-403.1443"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd -->
<g id="node192" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18516.8951,-396 18405.4919,-396 18405.4919,-392 18401.4919,-392 18401.4919,-388 18405.4919,-388 18405.4919,-368 18401.4919,-368 18401.4919,-364 18405.4919,-364 18405.4919,-360 18516.8951,-360 18516.8951,-396"/>
<polyline fill="none" stroke="#069302" points="18405.4919,-392 18409.4919,-392 18409.4919,-388 18405.4919,-388 "/>
<polyline fill="none" stroke="#069302" points="18405.4919,-368 18409.4919,-368 18409.4919,-364 18405.4919,-364 "/>
<text text-anchor="middle" x="18461.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_prn20b.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd -->
<g id="edge155" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd</title>
<path fill="none" stroke="#000000" d="M18184.2385,-441.7241C18233.0958,-432.1445 18315.3734,-415.4508 18395.4754,-396.1046"/>
<polygon fill="#000000" stroke="#000000" points="18396.3409,-399.4962 18405.2308,-393.7325 18394.6869,-392.6944 18396.3409,-399.4962"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_bitSync.vhd -->
<g id="node187" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_bitSync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18417.9048,-468 18278.4822,-468 18278.4822,-464 18274.4822,-464 18274.4822,-460 18278.4822,-460 18278.4822,-440 18274.4822,-440 18274.4822,-436 18278.4822,-436 18278.4822,-432 18417.9048,-432 18417.9048,-468"/>
<polyline fill="none" stroke="#069302" points="18278.4822,-464 18282.4822,-464 18282.4822,-460 18278.4822,-460 "/>
<polyline fill="none" stroke="#069302" points="18278.4822,-440 18282.4822,-440 18282.4822,-436 18278.4822,-436 "/>
<text text-anchor="middle" x="18348.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_bitSync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd -->
<g id="node193" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17978.4174,-468 17845.9696,-468 17845.9696,-464 17841.9696,-464 17841.9696,-460 17845.9696,-460 17845.9696,-440 17841.9696,-440 17841.9696,-436 17845.9696,-436 17845.9696,-432 17978.4174,-432 17978.4174,-468"/>
<polyline fill="none" stroke="#069302" points="17845.9696,-464 17849.9696,-464 17849.9696,-460 17845.9696,-460 "/>
<polyline fill="none" stroke="#069302" points="17845.9696,-440 17849.9696,-440 17849.9696,-436 17845.9696,-436 "/>
<text text-anchor="middle" x="17912.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_prn20b_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd -->
<g id="edge159" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd</title>
<path fill="none" stroke="#000000" d="M17930.3621,-431.8314C17938.9087,-423.2848 17949.2492,-412.9443 17958.5737,-403.6198"/>
<polygon fill="#000000" stroke="#000000" points="17961.184,-405.9592 17965.7802,-396.4133 17956.2343,-401.0095 17961.184,-405.9592"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd -->
<g id="edge160" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd</title>
<path fill="none" stroke="#000000" d="M17894.2772,-431.8314C17885.8493,-423.2848 17875.6525,-412.9443 17866.4575,-403.6198"/>
<polygon fill="#000000" stroke="#000000" points="17868.8646,-401.0761 17859.351,-396.4133 17863.8804,-405.9912 17868.8646,-401.0761"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd -->
<g id="node194" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18660.8909,-396 18535.4961,-396 18535.4961,-392 18531.4961,-392 18531.4961,-388 18535.4961,-388 18535.4961,-368 18531.4961,-368 18531.4961,-364 18535.4961,-364 18535.4961,-360 18660.8909,-360 18660.8909,-396"/>
<polyline fill="none" stroke="#069302" points="18535.4961,-392 18539.4961,-392 18539.4961,-388 18535.4961,-388 "/>
<polyline fill="none" stroke="#069302" points="18535.4961,-368 18539.4961,-368 18539.4961,-364 18535.4961,-364 "/>
<text text-anchor="middle" x="18598.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prnGenerator.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd -->
<g id="node195" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18684.5851,-468 18511.8019,-468 18511.8019,-464 18507.8019,-464 18507.8019,-460 18511.8019,-460 18511.8019,-440 18507.8019,-440 18507.8019,-436 18511.8019,-436 18511.8019,-432 18684.5851,-432 18684.5851,-468"/>
<polyline fill="none" stroke="#069302" points="18511.8019,-464 18515.8019,-464 18515.8019,-460 18511.8019,-460 "/>
<polyline fill="none" stroke="#069302" points="18511.8019,-440 18515.8019,-440 18515.8019,-436 18511.8019,-436 "/>
<text text-anchor="middle" x="18598.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_prnGenerator_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd -->
<g id="edge161" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd</title>
<path fill="none" stroke="#000000" d="M18598.1935,-431.8314C18598.1935,-424.131 18598.1935,-414.9743 18598.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="18601.6936,-406.4132 18598.1935,-396.4133 18594.6936,-406.4133 18601.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd -->
<g id="node196" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19087.8714,-468 18990.5156,-468 18990.5156,-464 18986.5156,-464 18986.5156,-460 18990.5156,-460 18990.5156,-440 18986.5156,-440 18986.5156,-436 18990.5156,-436 18990.5156,-432 19087.8714,-432 19087.8714,-468"/>
<polyline fill="none" stroke="#069302" points="18990.5156,-464 18994.5156,-464 18994.5156,-460 18990.5156,-460 "/>
<polyline fill="none" stroke="#069302" points="18990.5156,-440 18994.5156,-440 18994.5156,-436 18990.5156,-436 "/>
<text text-anchor="middle" x="19039.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd -->
<g id="node197" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18797.0855,-396 18679.3015,-396 18679.3015,-392 18675.3015,-392 18675.3015,-388 18679.3015,-388 18679.3015,-368 18675.3015,-368 18675.3015,-364 18679.3015,-364 18679.3015,-360 18797.0855,-360 18797.0855,-396"/>
<polyline fill="none" stroke="#069302" points="18679.3015,-392 18683.3015,-392 18683.3015,-388 18679.3015,-388 "/>
<polyline fill="none" stroke="#069302" points="18679.3015,-368 18683.3015,-368 18683.3015,-364 18679.3015,-364 "/>
<text text-anchor="middle" x="18738.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd -->
<g id="edge163" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd</title>
<path fill="none" stroke="#000000" d="M18990.4459,-439.1649C18945.3534,-429.038 18876.2238,-413.25 18806.9151,-396.1443"/>
<polygon fill="#000000" stroke="#000000" points="18807.6848,-392.7292 18797.1366,-393.7223 18806.0018,-399.5239 18807.6848,-392.7292"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd -->
<g id="node199" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18955.6627,-396 18814.7243,-396 18814.7243,-392 18810.7243,-392 18810.7243,-388 18814.7243,-388 18814.7243,-368 18810.7243,-368 18810.7243,-364 18814.7243,-364 18814.7243,-360 18955.6627,-360 18955.6627,-396"/>
<polyline fill="none" stroke="#069302" points="18814.7243,-392 18818.7243,-392 18818.7243,-388 18814.7243,-388 "/>
<polyline fill="none" stroke="#069302" points="18814.7243,-368 18818.7243,-368 18818.7243,-364 18814.7243,-364 "/>
<text text-anchor="middle" x="18885.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd -->
<g id="edge166" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M19000.3328,-431.8314C18979.9193,-422.2874 18954.7212,-410.5065 18933.1075,-400.4013"/>
<polygon fill="#000000" stroke="#000000" points="18934.316,-397.1027 18923.7748,-396.038 18931.3512,-403.4439 18934.316,-397.1027"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd -->
<g id="node200" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19404.261,-396 19296.126,-396 19296.126,-392 19292.126,-392 19292.126,-388 19296.126,-388 19296.126,-368 19292.126,-368 19292.126,-364 19296.126,-364 19296.126,-360 19404.261,-360 19404.261,-396"/>
<polyline fill="none" stroke="#069302" points="19296.126,-392 19300.126,-392 19300.126,-388 19296.126,-388 "/>
<polyline fill="none" stroke="#069302" points="19296.126,-368 19300.126,-368 19300.126,-364 19296.126,-364 "/>
<text text-anchor="middle" x="19350.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd -->
<g id="edge164" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd</title>
<path fill="none" stroke="#000000" d="M19088.1316,-440.188C19135.9605,-430.3996 19211.044,-414.5074 19285.7296,-396.0406"/>
<polygon fill="#000000" stroke="#000000" points="19286.9258,-399.3497 19295.7843,-393.5379 19285.235,-392.5569 19286.9258,-399.3497"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd -->
<g id="node201" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19104.8268,-396 18973.5602,-396 18973.5602,-392 18969.5602,-392 18969.5602,-388 18973.5602,-388 18973.5602,-368 18969.5602,-368 18969.5602,-364 18973.5602,-364 18973.5602,-360 19104.8268,-360 19104.8268,-396"/>
<polyline fill="none" stroke="#069302" points="18973.5602,-392 18977.5602,-392 18977.5602,-388 18973.5602,-388 "/>
<polyline fill="none" stroke="#069302" points="18973.5602,-368 18977.5602,-368 18977.5602,-364 18973.5602,-364 "/>
<text text-anchor="middle" x="19039.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd -->
<g id="edge165" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M19039.1935,-431.8314C19039.1935,-424.131 19039.1935,-414.9743 19039.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="19042.6936,-406.4132 19039.1935,-396.4133 19035.6936,-406.4133 19042.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd -->
<g id="node202" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19277.664,-396 19122.723,-396 19122.723,-392 19118.723,-392 19118.723,-388 19122.723,-388 19122.723,-368 19118.723,-368 19118.723,-364 19122.723,-364 19122.723,-360 19277.664,-360 19277.664,-396"/>
<polyline fill="none" stroke="#069302" points="19122.723,-392 19126.723,-392 19126.723,-388 19122.723,-388 "/>
<polyline fill="none" stroke="#069302" points="19122.723,-368 19126.723,-368 19126.723,-364 19122.723,-364 "/>
<text text-anchor="middle" x="19200.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd -->
<g id="edge162" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M19079.8206,-431.8314C19101.3534,-422.2018 19127.9784,-410.295 19150.7087,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="19152.1587,-403.3155 19159.8585,-396.038 19149.3009,-396.9254 19152.1587,-403.3155"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd -->
<g id="node198" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19399.656,-324 19300.731,-324 19300.731,-320 19296.731,-320 19296.731,-316 19300.731,-316 19300.731,-296 19296.731,-296 19296.731,-292 19300.731,-292 19300.731,-288 19399.656,-288 19399.656,-324"/>
<polyline fill="none" stroke="#069302" points="19300.731,-320 19304.731,-320 19304.731,-316 19300.731,-316 "/>
<polyline fill="none" stroke="#069302" points="19300.731,-296 19304.731,-296 19304.731,-292 19300.731,-292 "/>
<text text-anchor="middle" x="19350.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_cpt.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd -->
<g id="edge167" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd</title>
<path fill="none" stroke="#000000" d="M19350.1935,-359.8314C19350.1935,-352.131 19350.1935,-342.9743 19350.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="19353.6936,-334.4132 19350.1935,-324.4133 19346.6936,-334.4133 19353.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd -->
<g id="node203" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19409.3811,-468 19291.0059,-468 19291.0059,-464 19287.0059,-464 19287.0059,-460 19291.0059,-460 19291.0059,-440 19287.0059,-440 19287.0059,-436 19291.0059,-436 19291.0059,-432 19409.3811,-432 19409.3811,-468"/>
<polyline fill="none" stroke="#069302" points="19291.0059,-464 19295.0059,-464 19295.0059,-460 19291.0059,-460 "/>
<polyline fill="none" stroke="#069302" points="19291.0059,-440 19295.0059,-440 19295.0059,-436 19291.0059,-436 "/>
<text text-anchor="middle" x="19350.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_pwmAxi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd -->
<g id="edge168" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd</title>
<path fill="none" stroke="#000000" d="M19350.1935,-431.8314C19350.1935,-424.131 19350.1935,-414.9743 19350.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="19353.6936,-406.4132 19350.1935,-396.4133 19346.6936,-406.4133 19353.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/realToAxiStream/hdl/realToAxiStream.vhd -->
<g id="node204" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/realToAxiStream/hdl/realToAxiStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19574.374,-468 19428.013,-468 19428.013,-464 19424.013,-464 19424.013,-460 19428.013,-460 19428.013,-440 19424.013,-440 19424.013,-436 19428.013,-436 19428.013,-432 19574.374,-432 19574.374,-468"/>
<polyline fill="none" stroke="#069302" points="19428.013,-464 19432.013,-464 19432.013,-460 19428.013,-460 "/>
<polyline fill="none" stroke="#069302" points="19428.013,-440 19432.013,-440 19432.013,-436 19428.013,-436 "/>
<text text-anchor="middle" x="19501.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">realToAxiStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_adc_dac_clk/hdl/redpitaya_adc_dac_clk.v -->
<g id="node205" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_adc_dac_clk/hdl/redpitaya_adc_dac_clk.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19762.2397,-468 19592.1473,-468 19592.1473,-464 19588.1473,-464 19588.1473,-460 19592.1473,-460 19592.1473,-440 19588.1473,-440 19588.1473,-436 19592.1473,-436 19592.1473,-432 19762.2397,-432 19762.2397,-468"/>
<polyline fill="none" stroke="#069302" points="19592.1473,-464 19596.1473,-464 19596.1473,-460 19592.1473,-460 "/>
<polyline fill="none" stroke="#069302" points="19592.1473,-440 19596.1473,-440 19596.1473,-436 19592.1473,-436 "/>
<text text-anchor="middle" x="19677.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_dac_clk.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v -->
<g id="node206" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19735.7809,-396 19662.6061,-396 19662.6061,-392 19658.6061,-392 19658.6061,-388 19662.6061,-388 19662.6061,-368 19658.6061,-368 19658.6061,-364 19662.6061,-364 19662.6061,-360 19735.7809,-360 19735.7809,-396"/>
<polyline fill="none" stroke="#069302" points="19662.6061,-392 19666.6061,-392 19666.6061,-388 19662.6061,-388 "/>
<polyline fill="none" stroke="#069302" points="19662.6061,-368 19666.6061,-368 19666.6061,-364 19662.6061,-364 "/>
<text text-anchor="middle" x="19699.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9767.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd -->
<g id="node207" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19980.2579,-396 19754.1291,-396 19754.1291,-392 19750.1291,-392 19750.1291,-388 19754.1291,-388 19754.1291,-368 19750.1291,-368 19750.1291,-364 19754.1291,-364 19754.1291,-360 19980.2579,-360 19980.2579,-396"/>
<polyline fill="none" stroke="#069302" points="19754.1291,-392 19758.1291,-392 19758.1291,-388 19754.1291,-388 "/>
<polyline fill="none" stroke="#069302" points="19754.1291,-368 19758.1291,-368 19758.1291,-364 19754.1291,-364 "/>
<text text-anchor="middle" x="19867.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_cmos_capture.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_dac_clk.v -->
<g id="node208" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_dac_clk.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20928.2397,-468 20758.1473,-468 20758.1473,-464 20754.1473,-464 20754.1473,-460 20758.1473,-460 20758.1473,-440 20754.1473,-440 20754.1473,-436 20758.1473,-436 20758.1473,-432 20928.2397,-432 20928.2397,-468"/>
<polyline fill="none" stroke="#069302" points="20758.1473,-464 20762.1473,-464 20762.1473,-460 20758.1473,-460 "/>
<polyline fill="none" stroke="#069302" points="20758.1473,-440 20762.1473,-440 20762.1473,-436 20758.1473,-436 "/>
<text text-anchor="middle" x="20843.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_dac_clk.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd -->
<g id="node209" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19953.845,-468 19780.542,-468 19780.542,-464 19776.542,-464 19776.542,-460 19780.542,-460 19780.542,-440 19776.542,-440 19776.542,-436 19780.542,-436 19780.542,-432 19953.845,-432 19953.845,-468"/>
<polyline fill="none" stroke="#069302" points="19780.542,-464 19784.542,-464 19784.542,-460 19780.542,-460 "/>
<polyline fill="none" stroke="#069302" points="19780.542,-440 19784.542,-440 19784.542,-436 19780.542,-436 "/>
<text text-anchor="middle" x="19867.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v -->
<g id="edge169" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v</title>
<path fill="none" stroke="#000000" d="M19824.8,-431.8314C19800.4936,-421.4143 19769.9691,-408.3324 19745.0978,-397.6733"/>
<polygon fill="#000000" stroke="#000000" points="19746.4374,-394.4395 19735.8672,-393.7173 19743.6799,-400.8736 19746.4374,-394.4395"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd -->
<g id="edge170" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd</title>
<path fill="none" stroke="#000000" d="M19867.1935,-431.8314C19867.1935,-424.131 19867.1935,-414.9743 19867.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="19870.6936,-406.4132 19867.1935,-396.4133 19863.6936,-406.4133 19870.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v -->
<g id="node214" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20168.2397,-396 19998.1473,-396 19998.1473,-392 19994.1473,-392 19994.1473,-388 19998.1473,-388 19998.1473,-368 19994.1473,-368 19994.1473,-364 19998.1473,-364 19998.1473,-360 20168.2397,-360 20168.2397,-396"/>
<polyline fill="none" stroke="#069302" points="19998.1473,-392 20002.1473,-392 20002.1473,-388 19998.1473,-388 "/>
<polyline fill="none" stroke="#069302" points="19998.1473,-368 20002.1473,-368 20002.1473,-364 19998.1473,-364 "/>
<text text-anchor="middle" x="20083.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_dac_clk.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v -->
<g id="edge171" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v</title>
<path fill="none" stroke="#000000" d="M19921.4206,-431.9243C19951.0775,-422.0387 19987.9972,-409.7321 20019.0756,-399.3726"/>
<polygon fill="#000000" stroke="#000000" points="20020.5641,-402.5659 20028.9441,-396.0831 20018.3504,-395.9251 20020.5641,-402.5659"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/Si571_pll.v -->
<g id="node210" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/Si571_pll.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21430.6548,-468 21345.7322,-468 21345.7322,-464 21341.7322,-464 21341.7322,-460 21345.7322,-460 21345.7322,-440 21341.7322,-440 21341.7322,-436 21345.7322,-436 21345.7322,-432 21430.6548,-432 21430.6548,-468"/>
<polyline fill="none" stroke="#069302" points="21345.7322,-464 21349.7322,-464 21349.7322,-460 21345.7322,-460 "/>
<polyline fill="none" stroke="#069302" points="21345.7322,-440 21349.7322,-440 21349.7322,-436 21345.7322,-436 "/>
<text text-anchor="middle" x="21388.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">Si571_pll.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v -->
<g id="node211" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20259.7809,-396 20186.6061,-396 20186.6061,-392 20182.6061,-392 20182.6061,-388 20186.6061,-388 20186.6061,-368 20182.6061,-368 20182.6061,-364 20186.6061,-364 20186.6061,-360 20259.7809,-360 20259.7809,-396"/>
<polyline fill="none" stroke="#069302" points="20186.6061,-392 20190.6061,-392 20190.6061,-388 20186.6061,-388 "/>
<polyline fill="none" stroke="#069302" points="20186.6061,-368 20190.6061,-368 20190.6061,-364 20186.6061,-364 "/>
<text text-anchor="middle" x="20223.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9613.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v -->
<g id="node212" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20351.7809,-396 20278.6061,-396 20278.6061,-392 20274.6061,-392 20274.6061,-388 20278.6061,-388 20278.6061,-368 20274.6061,-368 20274.6061,-364 20278.6061,-364 20278.6061,-360 20351.7809,-360 20351.7809,-396"/>
<polyline fill="none" stroke="#069302" points="20278.6061,-392 20282.6061,-392 20282.6061,-388 20278.6061,-388 "/>
<polyline fill="none" stroke="#069302" points="20278.6061,-368 20282.6061,-368 20282.6061,-364 20278.6061,-364 "/>
<text text-anchor="middle" x="20315.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9746.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v -->
<g id="node213" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20524.9573,-396 20369.4297,-396 20369.4297,-392 20365.4297,-392 20365.4297,-388 20369.4297,-388 20369.4297,-368 20365.4297,-368 20365.4297,-364 20369.4297,-364 20369.4297,-360 20524.9573,-360 20524.9573,-396"/>
<polyline fill="none" stroke="#069302" points="20369.4297,-392 20373.4297,-392 20373.4297,-388 20369.4297,-388 "/>
<polyline fill="none" stroke="#069302" points="20369.4297,-368 20373.4297,-368 20373.4297,-364 20369.4297,-364 "/>
<text text-anchor="middle" x="20447.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">adc_dac_spi_control.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd -->
<g id="node215" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20570.6933,-468 20373.6937,-468 20373.6937,-464 20369.6937,-464 20369.6937,-460 20373.6937,-460 20373.6937,-440 20369.6937,-440 20369.6937,-436 20373.6937,-436 20373.6937,-432 20570.6933,-432 20570.6933,-468"/>
<polyline fill="none" stroke="#069302" points="20373.6937,-464 20377.6937,-464 20377.6937,-460 20373.6937,-460 "/>
<polyline fill="none" stroke="#069302" points="20373.6937,-440 20377.6937,-440 20377.6937,-436 20373.6937,-436 "/>
<text text-anchor="middle" x="20472.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v -->
<g id="edge177" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v</title>
<path fill="none" stroke="#000000" d="M20395.9221,-431.883C20360.0634,-422.8529 20316.6297,-411.1838 20269.7132,-396.0009"/>
<polygon fill="#000000" stroke="#000000" points="20270.5608,-392.5957 20259.9682,-392.8125 20268.3841,-399.2487 20270.5608,-392.5957"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v -->
<g id="edge175" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v</title>
<path fill="none" stroke="#000000" d="M20432.5758,-431.8314C20410.7796,-421.8356 20383.6329,-409.3862 20360.9375,-398.9781"/>
<polygon fill="#000000" stroke="#000000" points="20362.3846,-395.7913 20351.8358,-394.8041 20359.4666,-402.1541 20362.3846,-395.7913"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v -->
<g id="edge174" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v</title>
<path fill="none" stroke="#000000" d="M20465.8849,-431.8314C20463.1818,-424.0463 20459.9619,-414.7729 20456.9625,-406.1347"/>
<polygon fill="#000000" stroke="#000000" points="20460.1735,-404.7119 20453.587,-396.4133 20453.5608,-407.0081 20460.1735,-404.7119"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v -->
<g id="edge178" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v</title>
<path fill="none" stroke="#000000" d="M20373.8231,-432.2003C20319.0269,-422.2358 20249.2925,-409.4738 20178.2706,-396.195"/>
<polygon fill="#000000" stroke="#000000" points="20178.7152,-392.7175 20168.242,-394.3181 20177.4274,-399.598 20178.7152,-392.7175"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd -->
<g id="node216" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20785.5794,-396 20542.8076,-396 20542.8076,-392 20538.8076,-392 20538.8076,-388 20542.8076,-388 20542.8076,-368 20538.8076,-368 20538.8076,-364 20542.8076,-364 20542.8076,-360 20785.5794,-360 20785.5794,-396"/>
<polyline fill="none" stroke="#069302" points="20542.8076,-392 20546.8076,-392 20546.8076,-388 20542.8076,-388 "/>
<polyline fill="none" stroke="#069302" points="20542.8076,-368 20546.8076,-368 20546.8076,-364 20542.8076,-364 "/>
<text text-anchor="middle" x="20664.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd -->
<g id="edge173" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd</title>
<path fill="none" stroke="#000000" d="M20520.6432,-431.8314C20546.7786,-422.0306 20579.2044,-409.8709 20606.6218,-399.5894"/>
<polygon fill="#000000" stroke="#000000" points="20607.9578,-402.8264 20616.0922,-396.038 20605.4999,-396.2721 20607.9578,-402.8264"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd -->
<g id="node217" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21080.3164,-396 20804.0706,-396 20804.0706,-392 20800.0706,-392 20800.0706,-388 20804.0706,-388 20804.0706,-368 20800.0706,-368 20800.0706,-364 20804.0706,-364 20804.0706,-360 21080.3164,-360 21080.3164,-396"/>
<polyline fill="none" stroke="#069302" points="20804.0706,-392 20808.0706,-392 20808.0706,-388 20804.0706,-388 "/>
<polyline fill="none" stroke="#069302" points="20804.0706,-368 20808.0706,-368 20808.0706,-364 20804.0706,-364 "/>
<text text-anchor="middle" x="20942.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd -->
<g id="edge172" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M20570.7209,-434.9064C20641.5641,-424.0539 20737.7294,-409.3222 20814.4654,-397.5669"/>
<polygon fill="#000000" stroke="#000000" points="20815.325,-400.9761 20824.6797,-396.0021 20814.265,-394.0568 20815.325,-400.9761"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd -->
<g id="node218" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21353.8206,-396 21098.5664,-396 21098.5664,-392 21094.5664,-392 21094.5664,-388 21098.5664,-388 21098.5664,-368 21094.5664,-368 21094.5664,-364 21098.5664,-364 21098.5664,-360 21353.8206,-360 21353.8206,-396"/>
<polyline fill="none" stroke="#069302" points="21098.5664,-392 21102.5664,-392 21102.5664,-388 21098.5664,-388 "/>
<polyline fill="none" stroke="#069302" points="21098.5664,-368 21102.5664,-368 21102.5664,-364 21098.5664,-364 "/>
<text text-anchor="middle" x="21226.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd -->
<g id="edge179" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M20570.6342,-442.7072C20690.3782,-433.5369 20898.9208,-416.605 21088.0967,-396.0947"/>
<polygon fill="#000000" stroke="#000000" points="21088.6701,-399.553 21098.2321,-394.9903 21087.9118,-392.5942 21088.6701,-399.553"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd -->
<g id="node219" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21650.6569,-396 21371.7301,-396 21371.7301,-392 21367.7301,-392 21367.7301,-388 21371.7301,-388 21371.7301,-368 21367.7301,-368 21367.7301,-364 21371.7301,-364 21371.7301,-360 21650.6569,-360 21650.6569,-396"/>
<polyline fill="none" stroke="#069302" points="21371.7301,-392 21375.7301,-392 21375.7301,-388 21371.7301,-388 "/>
<polyline fill="none" stroke="#069302" points="21371.7301,-368 21375.7301,-368 21375.7301,-364 21371.7301,-364 "/>
<text text-anchor="middle" x="21511.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd -->
<g id="edge176" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M20570.5759,-443.455C20623.5047,-439.9723 20689.9103,-435.6641 20749.1935,-432 21018.6999,-415.3428 21089.2246,-420.3855 21361.2115,-396.1512"/>
<polygon fill="#000000" stroke="#000000" points="21361.7404,-399.6179 21371.3881,-395.2392 21361.1156,-392.6458 21361.7404,-399.6179"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/spi_master.vhd -->
<g id="node220" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/spi_master.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21759.5981,-468 21648.7889,-468 21648.7889,-464 21644.7889,-464 21644.7889,-460 21648.7889,-460 21648.7889,-440 21644.7889,-440 21644.7889,-436 21648.7889,-436 21648.7889,-432 21759.5981,-432 21759.5981,-468"/>
<polyline fill="none" stroke="#069302" points="21648.7889,-464 21652.7889,-464 21652.7889,-460 21648.7889,-460 "/>
<polyline fill="none" stroke="#069302" points="21648.7889,-440 21652.7889,-440 21652.7889,-436 21648.7889,-436 "/>
<text text-anchor="middle" x="21704.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">spi_master.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex/hdl/shifterComplex.vhd -->
<g id="node221" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex/hdl/shifterComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22012.9847,-468 21877.4023,-468 21877.4023,-464 21873.4023,-464 21873.4023,-460 21877.4023,-460 21877.4023,-440 21873.4023,-440 21873.4023,-436 21877.4023,-436 21877.4023,-432 22012.9847,-432 22012.9847,-468"/>
<polyline fill="none" stroke="#069302" points="21877.4023,-464 21881.4023,-464 21881.4023,-460 21877.4023,-460 "/>
<polyline fill="none" stroke="#069302" points="21877.4023,-440 21881.4023,-440 21881.4023,-436 21877.4023,-436 "/>
<text text-anchor="middle" x="21945.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd -->
<g id="node222" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22247.3324,-468 22081.0546,-468 22081.0546,-464 22077.0546,-464 22077.0546,-460 22081.0546,-460 22081.0546,-440 22077.0546,-440 22077.0546,-436 22081.0546,-436 22081.0546,-432 22247.3324,-432 22247.3324,-468"/>
<polyline fill="none" stroke="#069302" points="22081.0546,-464 22085.0546,-464 22085.0546,-460 22081.0546,-460 "/>
<polyline fill="none" stroke="#069302" points="22081.0546,-440 22085.0546,-440 22085.0546,-436 22081.0546,-436 "/>
<text text-anchor="middle" x="22164.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd -->
<g id="node223" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21880.2187,-396 21668.1683,-396 21668.1683,-392 21664.1683,-392 21664.1683,-388 21668.1683,-388 21668.1683,-368 21664.1683,-368 21664.1683,-364 21668.1683,-364 21668.1683,-360 21880.2187,-360 21880.2187,-396"/>
<polyline fill="none" stroke="#069302" points="21668.1683,-392 21672.1683,-392 21672.1683,-388 21668.1683,-388 "/>
<polyline fill="none" stroke="#069302" points="21668.1683,-368 21672.1683,-368 21672.1683,-364 21668.1683,-364 "/>
<text text-anchor="middle" x="21774.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd -->
<g id="edge182" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd</title>
<path fill="none" stroke="#000000" d="M22081.0071,-434.6425C22022.8237,-423.901 21944.5809,-409.4561 21881.6722,-397.8422"/>
<polygon fill="#000000" stroke="#000000" points="21882.1821,-394.3773 21871.7128,-396.0036 21880.9112,-401.261 21882.1821,-394.3773"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd -->
<g id="node224" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22141.8491,-396 21898.5379,-396 21898.5379,-392 21894.5379,-392 21894.5379,-388 21898.5379,-388 21898.5379,-368 21894.5379,-368 21894.5379,-364 21898.5379,-364 21898.5379,-360 22141.8491,-360 22141.8491,-396"/>
<polyline fill="none" stroke="#069302" points="21898.5379,-392 21902.5379,-392 21902.5379,-388 21898.5379,-388 "/>
<polyline fill="none" stroke="#069302" points="21898.5379,-368 21902.5379,-368 21902.5379,-364 21898.5379,-364 "/>
<text text-anchor="middle" x="22020.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd -->
<g id="edge181" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M22127.8562,-431.8314C22108.8539,-422.3302 22085.4177,-410.6121 22065.2683,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="22066.779,-397.3797 22056.2695,-396.038 22063.6485,-403.6407 22066.779,-397.3797"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd -->
<g id="node225" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22679.3935,-396 22476.9935,-396 22476.9935,-392 22472.9935,-392 22472.9935,-388 22476.9935,-388 22476.9935,-368 22472.9935,-368 22472.9935,-364 22476.9935,-364 22476.9935,-360 22679.3935,-360 22679.3935,-396"/>
<polyline fill="none" stroke="#069302" points="22476.9935,-392 22480.9935,-392 22480.9935,-388 22476.9935,-388 "/>
<polyline fill="none" stroke="#069302" points="22476.9935,-368 22480.9935,-368 22480.9935,-364 22476.9935,-364 "/>
<text text-anchor="middle" x="22578.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd -->
<g id="edge183" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M22247.4746,-435.5163C22310.4898,-424.5572 22397.6664,-409.396 22466.6958,-397.3909"/>
<polygon fill="#000000" stroke="#000000" points="22467.4914,-400.8052 22476.7438,-395.6434 22466.292,-393.9087 22467.4914,-400.8052"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd -->
<g id="node226" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22458.8547,-396 22159.5323,-396 22159.5323,-392 22155.5323,-392 22155.5323,-388 22159.5323,-388 22159.5323,-368 22155.5323,-368 22155.5323,-364 22159.5323,-364 22159.5323,-360 22458.8547,-360 22458.8547,-396"/>
<polyline fill="none" stroke="#069302" points="22159.5323,-392 22163.5323,-392 22163.5323,-388 22159.5323,-388 "/>
<polyline fill="none" stroke="#069302" points="22159.5323,-368 22163.5323,-368 22163.5323,-364 22159.5323,-364 "/>
<text text-anchor="middle" x="22309.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd -->
<g id="edge180" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M22200.7831,-431.8314C22219.9174,-422.3302 22243.5164,-410.6121 22263.8057,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="22265.467,-403.6203 22272.867,-396.038 22262.3538,-397.3506 22265.467,-403.6203"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd -->
<g id="node227" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22684.5266,-468 22471.8604,-468 22471.8604,-464 22467.8604,-464 22467.8604,-460 22471.8604,-460 22471.8604,-440 22467.8604,-440 22467.8604,-436 22471.8604,-436 22471.8604,-432 22684.5266,-432 22684.5266,-468"/>
<polyline fill="none" stroke="#069302" points="22471.8604,-464 22475.8604,-464 22475.8604,-460 22471.8604,-460 "/>
<polyline fill="none" stroke="#069302" points="22471.8604,-440 22475.8604,-440 22475.8604,-436 22471.8604,-436 "/>
<text text-anchor="middle" x="22578.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_shifterComplex_dyn_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd -->
<g id="edge184" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M22578.1935,-431.8314C22578.1935,-424.131 22578.1935,-414.9743 22578.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="22581.6936,-406.4132 22578.1935,-396.4133 22574.6936,-406.4133 22581.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal/hdl/shifterReal.vhd -->
<g id="node228" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal/hdl/shifterReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22905.0419,-468 22795.3451,-468 22795.3451,-464 22791.3451,-464 22791.3451,-460 22795.3451,-460 22795.3451,-440 22791.3451,-440 22791.3451,-436 22795.3451,-436 22795.3451,-432 22905.0419,-432 22905.0419,-468"/>
<polyline fill="none" stroke="#069302" points="22795.3451,-464 22799.3451,-464 22799.3451,-460 22795.3451,-460 "/>
<polyline fill="none" stroke="#069302" points="22795.3451,-440 22799.3451,-440 22799.3451,-436 22795.3451,-436 "/>
<text text-anchor="middle" x="22850.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd -->
<g id="node229" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23248.8894,-468 23109.4976,-468 23109.4976,-464 23105.4976,-464 23105.4976,-460 23109.4976,-460 23109.4976,-440 23105.4976,-440 23105.4976,-436 23109.4976,-436 23109.4976,-432 23248.8894,-432 23248.8894,-468"/>
<polyline fill="none" stroke="#069302" points="23109.4976,-464 23113.4976,-464 23113.4976,-460 23109.4976,-460 "/>
<polyline fill="none" stroke="#069302" points="23109.4976,-440 23113.4976,-440 23113.4976,-436 23109.4976,-436 "/>
<text text-anchor="middle" x="23179.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd -->
<g id="node230" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22882.776,-396 22697.611,-396 22697.611,-392 22693.611,-392 22693.611,-388 22697.611,-388 22697.611,-368 22693.611,-368 22693.611,-364 22697.611,-364 22697.611,-360 22882.776,-360 22882.776,-396"/>
<polyline fill="none" stroke="#069302" points="22697.611,-392 22701.611,-392 22701.611,-388 22697.611,-388 "/>
<polyline fill="none" stroke="#069302" points="22697.611,-368 22701.611,-368 22701.611,-364 22697.611,-364 "/>
<text text-anchor="middle" x="22790.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd -->
<g id="edge186" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd</title>
<path fill="none" stroke="#000000" d="M23109.1988,-437.0447C23048.9459,-425.8925 22961.1922,-409.6501 22892.9677,-397.0225"/>
<polygon fill="#000000" stroke="#000000" points="22893.5191,-393.5652 22883.0491,-395.1866 22892.2451,-400.4483 22893.5191,-393.5652"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd -->
<g id="node231" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23117.4061,-396 22900.9809,-396 22900.9809,-392 22896.9809,-392 22896.9809,-388 22900.9809,-388 22900.9809,-368 22896.9809,-368 22896.9809,-364 22900.9809,-364 22900.9809,-360 23117.4061,-360 23117.4061,-396"/>
<polyline fill="none" stroke="#069302" points="22900.9809,-392 22904.9809,-392 22904.9809,-388 22900.9809,-388 "/>
<polyline fill="none" stroke="#069302" points="22900.9809,-368 22904.9809,-368 22904.9809,-364 22900.9809,-364 "/>
<text text-anchor="middle" x="23009.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd -->
<g id="edge185" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M23136.2953,-431.8314C23113.4578,-422.159 23085.1955,-410.1891 23061.1248,-399.9944"/>
<polygon fill="#000000" stroke="#000000" points="23062.3564,-396.7151 23051.7832,-396.038 23059.6264,-403.1608 23062.3564,-396.7151"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd -->
<g id="node232" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23602.4503,-396 23425.9367,-396 23425.9367,-392 23421.9367,-392 23421.9367,-388 23425.9367,-388 23425.9367,-368 23421.9367,-368 23421.9367,-364 23425.9367,-364 23425.9367,-360 23602.4503,-360 23602.4503,-396"/>
<polyline fill="none" stroke="#069302" points="23425.9367,-392 23429.9367,-392 23429.9367,-388 23425.9367,-388 "/>
<polyline fill="none" stroke="#069302" points="23425.9367,-368 23429.9367,-368 23429.9367,-364 23425.9367,-364 "/>
<text text-anchor="middle" x="23514.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd -->
<g id="edge188" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M23249.0127,-434.9941C23298.6557,-424.3245 23365.8946,-409.8732 23420.243,-398.1924"/>
<polygon fill="#000000" stroke="#000000" points="23421.1926,-401.5683 23430.2338,-396.0451 23419.7216,-394.7245 23421.1926,-401.5683"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd -->
<g id="node233" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23408.4116,-396 23135.9754,-396 23135.9754,-392 23131.9754,-392 23131.9754,-388 23135.9754,-388 23135.9754,-368 23131.9754,-368 23131.9754,-364 23135.9754,-364 23135.9754,-360 23408.4116,-360 23408.4116,-396"/>
<polyline fill="none" stroke="#069302" points="23135.9754,-392 23139.9754,-392 23139.9754,-388 23135.9754,-388 "/>
<polyline fill="none" stroke="#069302" points="23135.9754,-368 23139.9754,-368 23139.9754,-364 23135.9754,-364 "/>
<text text-anchor="middle" x="23272.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd -->
<g id="edge187" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M23202.6613,-431.8314C23214.2262,-422.8779 23228.3339,-411.9558 23240.8118,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="23242.9685,-405.0521 23248.7332,-396.1628 23238.6833,-399.5171 23242.9685,-405.0521"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd -->
<g id="node234" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23607.5837,-468 23420.8033,-468 23420.8033,-464 23416.8033,-464 23416.8033,-460 23420.8033,-460 23420.8033,-440 23416.8033,-440 23416.8033,-436 23420.8033,-436 23420.8033,-432 23607.5837,-432 23607.5837,-468"/>
<polyline fill="none" stroke="#069302" points="23420.8033,-464 23424.8033,-464 23424.8033,-460 23420.8033,-460 "/>
<polyline fill="none" stroke="#069302" points="23420.8033,-440 23424.8033,-440 23424.8033,-436 23420.8033,-436 "/>
<text text-anchor="middle" x="23514.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_shifterReal_dyn_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd -->
<g id="edge189" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M23514.1935,-431.8314C23514.1935,-424.131 23514.1935,-414.9743 23514.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="23517.6936,-406.4132 23514.1935,-396.4133 23510.6936,-406.4133 23517.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd -->
<g id="node235" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23963.2734,-468 23841.1136,-468 23841.1136,-464 23837.1136,-464 23837.1136,-460 23841.1136,-460 23841.1136,-440 23837.1136,-440 23837.1136,-436 23841.1136,-436 23841.1136,-432 23963.2734,-432 23963.2734,-468"/>
<polyline fill="none" stroke="#069302" points="23841.1136,-464 23845.1136,-464 23845.1136,-460 23841.1136,-460 "/>
<polyline fill="none" stroke="#069302" points="23841.1136,-440 23845.1136,-440 23845.1136,-436 23841.1136,-436 "/>
<text text-anchor="middle" x="23902.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd -->
<g id="node236" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23788.6597,-396 23619.7273,-396 23619.7273,-392 23615.7273,-392 23615.7273,-388 23619.7273,-388 23619.7273,-368 23615.7273,-368 23615.7273,-364 23619.7273,-364 23619.7273,-360 23788.6597,-360 23788.6597,-396"/>
<polyline fill="none" stroke="#069302" points="23619.7273,-392 23623.7273,-392 23623.7273,-388 23619.7273,-388 "/>
<polyline fill="none" stroke="#069302" points="23619.7273,-368 23623.7273,-368 23623.7273,-364 23619.7273,-364 "/>
<text text-anchor="middle" x="23704.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd -->
<g id="edge191" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd</title>
<path fill="none" stroke="#000000" d="M23852.4853,-431.9243C23825.4176,-422.0815 23791.7496,-409.8386 23763.3386,-399.5073"/>
<polygon fill="#000000" stroke="#000000" points="23764.5162,-396.2114 23753.9221,-396.0831 23762.124,-402.7899 23764.5162,-396.2114"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd -->
<g id="node237" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23997.7355,-396 23806.6515,-396 23806.6515,-392 23802.6515,-392 23802.6515,-388 23806.6515,-388 23806.6515,-368 23802.6515,-368 23802.6515,-364 23806.6515,-364 23806.6515,-360 23997.7355,-360 23997.7355,-396"/>
<polyline fill="none" stroke="#069302" points="23806.6515,-392 23810.6515,-392 23810.6515,-388 23806.6515,-388 "/>
<polyline fill="none" stroke="#069302" points="23806.6515,-368 23810.6515,-368 23810.6515,-364 23806.6515,-364 "/>
<text text-anchor="middle" x="23902.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd -->
<g id="edge192" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M23902.1935,-431.8314C23902.1935,-424.131 23902.1935,-414.9743 23902.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="23905.6936,-406.4132 23902.1935,-396.4133 23898.6936,-406.4133 23905.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd -->
<g id="node238" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24200.2271,-396 24016.1599,-396 24016.1599,-392 24012.1599,-392 24012.1599,-388 24016.1599,-388 24016.1599,-368 24012.1599,-368 24012.1599,-364 24016.1599,-364 24016.1599,-360 24200.2271,-360 24200.2271,-396"/>
<polyline fill="none" stroke="#069302" points="24016.1599,-392 24020.1599,-392 24020.1599,-388 24016.1599,-388 "/>
<polyline fill="none" stroke="#069302" points="24016.1599,-368 24020.1599,-368 24020.1599,-364 24016.1599,-364 "/>
<text text-anchor="middle" x="24108.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi_sync_slv.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd -->
<g id="edge190" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd</title>
<path fill="none" stroke="#000000" d="M23953.9101,-431.9243C23982.0715,-422.0815 24017.0997,-409.8386 24046.6588,-399.5073"/>
<polygon fill="#000000" stroke="#000000" points="24048.1704,-402.6866 24056.4556,-396.0831 24045.8608,-396.0786 24048.1704,-402.6866"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/simulation/top_slv_to_sl_axi_tb.vhd -->
<g id="node239" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/simulation/top_slv_to_sl_axi_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24303.9671,-468 24134.4199,-468 24134.4199,-464 24130.4199,-464 24130.4199,-460 24134.4199,-460 24134.4199,-440 24130.4199,-440 24130.4199,-436 24134.4199,-436 24134.4199,-432 24303.9671,-432 24303.9671,-468"/>
<polyline fill="none" stroke="#069302" points="24134.4199,-464 24138.4199,-464 24138.4199,-460 24134.4199,-460 "/>
<polyline fill="none" stroke="#069302" points="24134.4199,-440 24138.4199,-440 24138.4199,-436 24134.4199,-436 "/>
<text text-anchor="middle" x="24219.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_slv_to_sl_axi_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd -->
<g id="node240" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24611.258,-468 24475.129,-468 24475.129,-464 24471.129,-464 24471.129,-460 24475.129,-460 24475.129,-440 24471.129,-440 24471.129,-436 24475.129,-436 24475.129,-432 24611.258,-432 24611.258,-468"/>
<polyline fill="none" stroke="#069302" points="24475.129,-464 24479.129,-464 24479.129,-460 24475.129,-460 "/>
<polyline fill="none" stroke="#069302" points="24475.129,-440 24479.129,-440 24479.129,-436 24475.129,-436 "/>
<text text-anchor="middle" x="24543.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd -->
<g id="node241" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24434.3809,-396 24218.0061,-396 24218.0061,-392 24214.0061,-392 24214.0061,-388 24218.0061,-388 24218.0061,-368 24214.0061,-368 24214.0061,-364 24218.0061,-364 24218.0061,-360 24434.3809,-360 24434.3809,-396"/>
<polyline fill="none" stroke="#069302" points="24218.0061,-392 24222.0061,-392 24222.0061,-388 24218.0061,-388 "/>
<polyline fill="none" stroke="#069302" points="24218.0061,-368 24222.0061,-368 24222.0061,-364 24218.0061,-364 "/>
<text text-anchor="middle" x="24326.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd -->
<g id="edge194" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M24488.7153,-431.9243C24458.7922,-421.9959 24421.5092,-409.6255 24390.2031,-399.2382"/>
<polygon fill="#000000" stroke="#000000" points="24391.2875,-395.9104 24380.6941,-396.0831 24389.0831,-402.5543 24391.2875,-395.9104"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd -->
<g id="node242" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24633.6051,-396 24452.7819,-396 24452.7819,-392 24448.7819,-392 24448.7819,-388 24452.7819,-388 24452.7819,-368 24448.7819,-368 24448.7819,-364 24452.7819,-364 24452.7819,-360 24633.6051,-360 24633.6051,-396"/>
<polyline fill="none" stroke="#069302" points="24452.7819,-392 24456.7819,-392 24456.7819,-388 24452.7819,-388 "/>
<polyline fill="none" stroke="#069302" points="24452.7819,-368 24456.7819,-368 24456.7819,-364 24452.7819,-364 "/>
<text text-anchor="middle" x="24543.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex_synch.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd -->
<g id="edge193" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd</title>
<path fill="none" stroke="#000000" d="M24543.1935,-431.8314C24543.1935,-424.131 24543.1935,-414.9743 24543.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="24546.6936,-406.4132 24543.1935,-396.4133 24539.6936,-406.4133 24546.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd -->
<g id="node243" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24814.4293,-396 24651.9577,-396 24651.9577,-392 24647.9577,-392 24647.9577,-388 24651.9577,-388 24651.9577,-368 24647.9577,-368 24647.9577,-364 24651.9577,-364 24651.9577,-360 24814.4293,-360 24814.4293,-396"/>
<polyline fill="none" stroke="#069302" points="24651.9577,-392 24655.9577,-392 24655.9577,-388 24651.9577,-388 "/>
<polyline fill="none" stroke="#069302" points="24651.9577,-368 24655.9577,-368 24655.9577,-364 24651.9577,-364 "/>
<text text-anchor="middle" x="24733.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex_wb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd -->
<g id="edge195" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd</title>
<path fill="none" stroke="#000000" d="M24591.1385,-431.8314C24617.0017,-422.0306 24649.0897,-409.8709 24676.2215,-399.5894"/>
<polygon fill="#000000" stroke="#000000" points="24677.4824,-402.8545 24685.5932,-396.038 24675.0019,-396.3087 24677.4824,-402.8545"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd -->
<g id="node244" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25172.3142,-468 25062.0728,-468 25062.0728,-464 25058.0728,-464 25058.0728,-460 25062.0728,-460 25062.0728,-440 25058.0728,-440 25058.0728,-436 25062.0728,-436 25062.0728,-432 25172.3142,-432 25172.3142,-468"/>
<polyline fill="none" stroke="#069302" points="25062.0728,-464 25066.0728,-464 25066.0728,-460 25062.0728,-460 "/>
<polyline fill="none" stroke="#069302" points="25062.0728,-440 25066.0728,-440 25066.0728,-436 25062.0728,-436 "/>
<text text-anchor="middle" x="25117.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd -->
<g id="node245" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25022.4377,-396 24831.9493,-396 24831.9493,-392 24827.9493,-392 24827.9493,-388 24831.9493,-388 24831.9493,-368 24827.9493,-368 24827.9493,-364 24831.9493,-364 24831.9493,-360 25022.4377,-360 25022.4377,-396"/>
<polyline fill="none" stroke="#069302" points="24831.9493,-392 24835.9493,-392 24835.9493,-388 24831.9493,-388 "/>
<polyline fill="none" stroke="#069302" points="24831.9493,-368 24835.9493,-368 24835.9493,-364 24831.9493,-364 "/>
<text text-anchor="middle" x="24927.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd -->
<g id="edge196" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M25069.2485,-431.8314C25043.3853,-422.0306 25011.2973,-409.8709 24984.1655,-399.5894"/>
<polygon fill="#000000" stroke="#000000" points="24985.3851,-396.3087 24974.7938,-396.038 24982.9046,-402.8545 24985.3851,-396.3087"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd -->
<g id="node246" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25194.6626,-396 25039.7244,-396 25039.7244,-392 25035.7244,-392 25035.7244,-388 25039.7244,-388 25039.7244,-368 25035.7244,-368 25035.7244,-364 25039.7244,-364 25039.7244,-360 25194.6626,-360 25194.6626,-396"/>
<polyline fill="none" stroke="#069302" points="25039.7244,-392 25043.7244,-392 25043.7244,-388 25039.7244,-388 "/>
<polyline fill="none" stroke="#069302" points="25039.7244,-368 25043.7244,-368 25043.7244,-364 25039.7244,-364 "/>
<text text-anchor="middle" x="25117.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal_synch.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd -->
<g id="edge197" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd</title>
<path fill="none" stroke="#000000" d="M25117.1935,-431.8314C25117.1935,-424.131 25117.1935,-414.9743 25117.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="25120.6936,-406.4132 25117.1935,-396.4133 25113.6936,-406.4133 25120.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd -->
<g id="node247" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25347.9861,-396 25212.4009,-396 25212.4009,-392 25208.4009,-392 25208.4009,-388 25212.4009,-388 25212.4009,-368 25208.4009,-368 25208.4009,-364 25212.4009,-364 25212.4009,-360 25347.9861,-360 25347.9861,-396"/>
<polyline fill="none" stroke="#069302" points="25212.4009,-392 25216.4009,-392 25216.4009,-388 25212.4009,-388 "/>
<polyline fill="none" stroke="#069302" points="25212.4009,-368 25216.4009,-368 25216.4009,-364 25212.4009,-364 "/>
<text text-anchor="middle" x="25280.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal_wb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd -->
<g id="edge198" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd</title>
<path fill="none" stroke="#000000" d="M25158.3253,-431.8314C25180.1256,-422.2018 25207.0813,-410.295 25230.0939,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="25231.6243,-403.2802 25239.3575,-396.038 25228.7959,-396.877 25231.6243,-403.2802"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd -->
<g id="node248" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25978.6486,-468 25837.7384,-468 25837.7384,-464 25833.7384,-464 25833.7384,-460 25837.7384,-460 25837.7384,-440 25833.7384,-440 25833.7384,-436 25837.7384,-436 25837.7384,-432 25978.6486,-432 25978.6486,-468"/>
<polyline fill="none" stroke="#069302" points="25837.7384,-464 25841.7384,-464 25841.7384,-460 25837.7384,-460 "/>
<polyline fill="none" stroke="#069302" points="25837.7384,-440 25841.7384,-440 25841.7384,-436 25837.7384,-436 "/>
<text text-anchor="middle" x="25908.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd -->
<g id="node249" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25552.5346,-396 25365.8524,-396 25365.8524,-392 25361.8524,-392 25361.8524,-388 25365.8524,-388 25365.8524,-368 25361.8524,-368 25361.8524,-364 25365.8524,-364 25365.8524,-360 25552.5346,-360 25552.5346,-396"/>
<polyline fill="none" stroke="#069302" points="25365.8524,-392 25369.8524,-392 25369.8524,-388 25365.8524,-388 "/>
<polyline fill="none" stroke="#069302" points="25365.8524,-368 25369.8524,-368 25369.8524,-364 25365.8524,-364 "/>
<text text-anchor="middle" x="25459.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd -->
<g id="edge203" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd</title>
<path fill="none" stroke="#000000" d="M25837.6794,-439.4553C25769.7821,-429.2042 25663.9165,-412.9654 25562.6626,-396.2288"/>
<polygon fill="#000000" stroke="#000000" points="25563.002,-392.7374 25552.5643,-394.5554 25561.8575,-399.6432 25563.002,-392.7374"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd -->
<g id="node250" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25790.2717,-396 25570.1153,-396 25570.1153,-392 25566.1153,-392 25566.1153,-388 25570.1153,-388 25570.1153,-368 25566.1153,-368 25566.1153,-364 25570.1153,-364 25570.1153,-360 25790.2717,-360 25790.2717,-396"/>
<polyline fill="none" stroke="#069302" points="25570.1153,-392 25574.1153,-392 25574.1153,-388 25570.1153,-388 "/>
<polyline fill="none" stroke="#069302" points="25570.1153,-368 25574.1153,-368 25574.1153,-364 25570.1153,-364 "/>
<text text-anchor="middle" x="25680.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd -->
<g id="edge199" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M25850.9538,-431.9243C25819.3783,-421.9531 25780.0031,-409.5188 25747.0229,-399.104"/>
<polygon fill="#000000" stroke="#000000" points="25748.0466,-395.757 25737.4568,-396.0831 25745.9386,-402.4321 25748.0466,-395.757"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd -->
<g id="node251" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26443.7089,-396 26266.6781,-396 26266.6781,-392 26262.6781,-392 26262.6781,-388 26266.6781,-388 26266.6781,-368 26262.6781,-368 26262.6781,-364 26266.6781,-364 26266.6781,-360 26443.7089,-360 26443.7089,-396"/>
<polyline fill="none" stroke="#069302" points="26266.6781,-392 26270.6781,-392 26270.6781,-388 26266.6781,-388 "/>
<polyline fill="none" stroke="#069302" points="26266.6781,-368 26270.6781,-368 26270.6781,-364 26266.6781,-364 "/>
<text text-anchor="middle" x="26355.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd -->
<g id="edge201" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd</title>
<path fill="none" stroke="#000000" d="M25978.4762,-439.7188C26046.8187,-429.5861 26153.8279,-413.3642 26256.6077,-396.0752"/>
<polygon fill="#000000" stroke="#000000" points="26257.2615,-399.5144 26266.5395,-394.3989 26256.0965,-392.612 26257.2615,-399.5144"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd -->
<g id="node252" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26007.7759,-396 25808.6111,-396 25808.6111,-392 25804.6111,-392 25804.6111,-388 25808.6111,-388 25808.6111,-368 25804.6111,-368 25804.6111,-364 25808.6111,-364 25808.6111,-360 26007.7759,-360 26007.7759,-396"/>
<polyline fill="none" stroke="#069302" points="25808.6111,-392 25812.6111,-392 25812.6111,-388 25808.6111,-388 "/>
<polyline fill="none" stroke="#069302" points="25808.6111,-368 25812.6111,-368 25812.6111,-364 25808.6111,-364 "/>
<text text-anchor="middle" x="25908.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd -->
<g id="edge200" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M25908.1935,-431.8314C25908.1935,-424.131 25908.1935,-414.9743 25908.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="25911.6936,-406.4132 25908.1935,-396.4133 25904.6936,-406.4133 25911.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd -->
<g id="node253" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26248.6121,-396 26025.7749,-396 26025.7749,-392 26021.7749,-392 26021.7749,-388 26025.7749,-388 26025.7749,-368 26021.7749,-368 26021.7749,-364 26025.7749,-364 26025.7749,-360 26248.6121,-360 26248.6121,-396"/>
<polyline fill="none" stroke="#069302" points="26025.7749,-392 26029.7749,-392 26029.7749,-388 26025.7749,-388 "/>
<polyline fill="none" stroke="#069302" points="26025.7749,-368 26029.7749,-368 26029.7749,-364 26025.7749,-364 "/>
<text text-anchor="middle" x="26137.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd -->
<g id="edge202" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M25965.6843,-431.9243C25997.3983,-421.9531 26036.9462,-409.5188 26070.071,-399.104"/>
<polygon fill="#000000" stroke="#000000" points="26071.1893,-402.4214 26079.6791,-396.0831 26069.0897,-395.7437 26071.1893,-402.4214"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd -->
<g id="node254" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26438.8866,-468 26271.5004,-468 26271.5004,-464 26267.5004,-464 26267.5004,-460 26271.5004,-460 26271.5004,-440 26267.5004,-440 26267.5004,-436 26271.5004,-436 26271.5004,-432 26438.8866,-432 26438.8866,-468"/>
<polyline fill="none" stroke="#069302" points="26271.5004,-464 26275.5004,-464 26275.5004,-460 26271.5004,-460 "/>
<polyline fill="none" stroke="#069302" points="26271.5004,-440 26275.5004,-440 26275.5004,-436 26271.5004,-436 "/>
<text text-anchor="middle" x="26355.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_syncTrigStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd -->
<g id="edge204" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd</title>
<path fill="none" stroke="#000000" d="M26355.1935,-431.8314C26355.1935,-424.131 26355.1935,-414.9743 26355.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="26358.6936,-406.4132 26355.1935,-396.4133 26351.6936,-406.4133 26358.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd -->
<g id="node255" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5218.7677,-396 5075.6193,-396 5075.6193,-392 5071.6193,-392 5071.6193,-388 5075.6193,-388 5075.6193,-368 5071.6193,-368 5071.6193,-364 5075.6193,-364 5075.6193,-360 5218.7677,-360 5218.7677,-396"/>
<polyline fill="none" stroke="#069302" points="5075.6193,-392 5079.6193,-392 5079.6193,-388 5075.6193,-388 "/>
<polyline fill="none" stroke="#069302" points="5075.6193,-368 5079.6193,-368 5079.6193,-364 5075.6193,-364 "/>
<text text-anchor="middle" x="5147.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_windowReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd -->
<g id="node256" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5017.0953,-468 4899.2917,-468 4899.2917,-464 4895.2917,-464 4895.2917,-460 4899.2917,-460 4899.2917,-440 4895.2917,-440 4895.2917,-436 4899.2917,-436 4899.2917,-432 5017.0953,-432 5017.0953,-468"/>
<polyline fill="none" stroke="#069302" points="4899.2917,-464 4903.2917,-464 4903.2917,-460 4899.2917,-460 "/>
<polyline fill="none" stroke="#069302" points="4899.2917,-440 4903.2917,-440 4903.2917,-436 4899.2917,-436 "/>
<text text-anchor="middle" x="4958.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd -->
<g id="edge207" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd</title>
<path fill="none" stroke="#000000" d="M5005.8862,-431.8314C5031.5008,-422.0734 5063.2537,-409.977 5090.1675,-399.7242"/>
<polygon fill="#000000" stroke="#000000" points="5091.7449,-402.8687 5099.8438,-396.038 5089.2529,-396.3273 5091.7449,-402.8687"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd -->
<g id="node257" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5057.2187,-396 4859.1683,-396 4859.1683,-392 4855.1683,-392 4855.1683,-388 4859.1683,-388 4859.1683,-368 4855.1683,-368 4855.1683,-364 4859.1683,-364 4859.1683,-360 5057.2187,-360 5057.2187,-396"/>
<polyline fill="none" stroke="#069302" points="4859.1683,-392 4863.1683,-392 4863.1683,-388 4859.1683,-388 "/>
<polyline fill="none" stroke="#069302" points="4859.1683,-368 4863.1683,-368 4863.1683,-364 4859.1683,-364 "/>
<text text-anchor="middle" x="4958.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd -->
<g id="edge206" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M4958.1935,-431.8314C4958.1935,-424.131 4958.1935,-414.9743 4958.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="4961.6936,-406.4132 4958.1935,-396.4133 4954.6936,-406.4133 4961.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd -->
<g id="node258" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4383.657,-396 4228.73,-396 4228.73,-392 4224.73,-392 4224.73,-388 4228.73,-388 4228.73,-368 4224.73,-368 4224.73,-364 4228.73,-364 4228.73,-360 4383.657,-360 4383.657,-396"/>
<polyline fill="none" stroke="#069302" points="4228.73,-392 4232.73,-392 4232.73,-388 4228.73,-388 "/>
<polyline fill="none" stroke="#069302" points="4228.73,-368 4232.73,-368 4232.73,-364 4228.73,-364 "/>
<text text-anchor="middle" x="4306.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd -->
<g id="edge205" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M4899.2627,-446.5441C4797.84,-440.1225 4583.6354,-424.485 4393.3767,-396.091"/>
<polygon fill="#000000" stroke="#000000" points="4393.8851,-392.6281 4383.475,-394.5983 4392.8416,-399.5499 4393.8851,-392.6281"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd -->
<g id="node259" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4564.9818,-324 4415.4052,-324 4415.4052,-320 4411.4052,-320 4411.4052,-316 4415.4052,-316 4415.4052,-296 4411.4052,-296 4411.4052,-292 4415.4052,-292 4415.4052,-288 4564.9818,-288 4564.9818,-324"/>
<polyline fill="none" stroke="#069302" points="4415.4052,-320 4419.4052,-320 4419.4052,-316 4415.4052,-316 "/>
<polyline fill="none" stroke="#069302" points="4415.4052,-296 4419.4052,-296 4419.4052,-292 4415.4052,-292 "/>
<text text-anchor="middle" x="4490.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd -->
<g id="edge208" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd</title>
<path fill="none" stroke="#000000" d="M4352.6245,-359.8314C4377.5615,-350.0734 4408.4744,-337.977 4434.6761,-327.7242"/>
<polygon fill="#000000" stroke="#000000" points="4436.0594,-330.9414 4444.0964,-324.038 4433.5086,-324.4227 4436.0594,-330.9414"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd -->
<g id="node262" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4291.29,-468 4127.097,-468 4127.097,-464 4123.097,-464 4123.097,-460 4127.097,-460 4127.097,-440 4123.097,-440 4123.097,-436 4127.097,-436 4127.097,-432 4291.29,-432 4291.29,-468"/>
<polyline fill="none" stroke="#069302" points="4127.097,-464 4131.097,-464 4131.097,-460 4127.097,-460 "/>
<polyline fill="none" stroke="#069302" points="4127.097,-440 4131.097,-440 4131.097,-436 4127.097,-436 "/>
<text text-anchor="middle" x="4209.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_windowReal_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd -->
<g id="edge209" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M4233.6707,-431.8314C4245.733,-422.8779 4260.4475,-411.9558 4273.4621,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="4275.7805,-404.9335 4281.7241,-396.1628 4271.6083,-399.3127 4275.7805,-404.9335"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge211" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M4127.0208,-433.3757C4123.707,-432.8788 4120.4217,-432.417 4117.1935,-432 3868.0869,-399.8182 3802.5623,-426.0826 3553.1935,-396 3545.8165,-395.1101 3538.1615,-394.0322 3530.5152,-392.8512"/>
<polygon fill="#000000" stroke="#000000" points="3530.9199,-389.3715 3520.4923,-391.2464 3529.8131,-396.2834 3530.9199,-389.3715"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge210" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M4127.0287,-433.3129C4123.7127,-432.8333 4120.4248,-432.3924 4117.1935,-432 4117.1935,-432 3325.5745,-393.5926 3077.5685,-381.56"/>
<polygon fill="#000000" stroke="#000000" points="3077.3801,-378.0468 3067.2222,-381.058 3077.0408,-385.0386 3077.3801,-378.0468"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd -->
<g id="node263" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3515.0516,-468 3377.3354,-468 3377.3354,-464 3373.3354,-464 3373.3354,-460 3377.3354,-460 3377.3354,-440 3373.3354,-440 3373.3354,-436 3377.3354,-436 3377.3354,-432 3515.0516,-432 3515.0516,-468"/>
<polyline fill="none" stroke="#069302" points="3377.3354,-464 3381.3354,-464 3381.3354,-460 3377.3354,-460 "/>
<polyline fill="none" stroke="#069302" points="3377.3354,-440 3381.3354,-440 3381.3354,-436 3377.3354,-436 "/>
<text text-anchor="middle" x="3446.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge212" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3447.7076,-431.8314C3448.3493,-424.131 3449.1123,-414.9743 3449.8254,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="3453.3164,-406.6694 3450.6591,-396.4133 3446.3406,-406.088 3453.3164,-406.6694"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge213" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3377.4066,-433.6225C3374.6364,-433.0573 3371.8907,-432.5139 3369.1935,-432 3268.5273,-412.8214 3151.14,-396.525 3077.2406,-386.9981"/>
<polygon fill="#000000" stroke="#000000" points="3077.4718,-383.4992 3067.1079,-385.6991 3076.5817,-390.4423 3077.4718,-383.4992"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd -->
<g id="node264" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7528.9377,-396 7331.4493,-396 7331.4493,-392 7327.4493,-392 7327.4493,-388 7331.4493,-388 7331.4493,-368 7327.4493,-368 7327.4493,-364 7331.4493,-364 7331.4493,-360 7528.9377,-360 7528.9377,-396"/>
<polyline fill="none" stroke="#069302" points="7331.4493,-392 7335.4493,-392 7335.4493,-388 7331.4493,-388 "/>
<polyline fill="none" stroke="#069302" points="7331.4493,-368 7335.4493,-368 7335.4493,-364 7331.4493,-364 "/>
<text text-anchor="middle" x="7430.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd -->
<g id="node266" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7546.1638,-324 7314.2232,-324 7314.2232,-320 7310.2232,-320 7310.2232,-316 7314.2232,-316 7314.2232,-296 7310.2232,-296 7310.2232,-292 7314.2232,-292 7314.2232,-288 7546.1638,-288 7546.1638,-324"/>
<polyline fill="none" stroke="#069302" points="7314.2232,-320 7318.2232,-320 7318.2232,-316 7314.2232,-316 "/>
<polyline fill="none" stroke="#069302" points="7314.2232,-296 7318.2232,-296 7318.2232,-292 7314.2232,-292 "/>
<text text-anchor="middle" x="7430.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex_mux.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd -->
<g id="edge214" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd</title>
<path fill="none" stroke="#000000" d="M7430.1935,-359.8314C7430.1935,-352.131 7430.1935,-342.9743 7430.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="7433.6936,-334.4132 7430.1935,-324.4133 7426.6936,-334.4133 7433.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd -->
<g id="node265" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7424.2131,-252 7184.1739,-252 7184.1739,-248 7180.1739,-248 7180.1739,-244 7184.1739,-244 7184.1739,-224 7180.1739,-224 7180.1739,-220 7184.1739,-220 7184.1739,-216 7424.2131,-216 7424.2131,-252"/>
<polyline fill="none" stroke="#069302" points="7184.1739,-248 7188.1739,-248 7188.1739,-244 7184.1739,-244 "/>
<polyline fill="none" stroke="#069302" points="7184.1739,-224 7188.1739,-224 7188.1739,-220 7184.1739,-220 "/>
<text text-anchor="middle" x="7304.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex_correl.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd -->
<g id="edge216" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd</title>
<path fill="none" stroke="#000000" d="M7398.3984,-287.8314C7382.133,-278.5368 7362.1549,-267.1208 7344.7884,-257.1971"/>
<polygon fill="#000000" stroke="#000000" points="7346.3974,-254.0854 7335.9784,-252.1628 7342.9244,-260.1631 7346.3974,-254.0854"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd -->
<g id="node267" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7671.8239,-252 7442.5631,-252 7442.5631,-248 7438.5631,-248 7438.5631,-244 7442.5631,-244 7442.5631,-224 7438.5631,-224 7438.5631,-220 7442.5631,-220 7442.5631,-216 7671.8239,-216 7671.8239,-252"/>
<polyline fill="none" stroke="#069302" points="7442.5631,-248 7446.5631,-248 7446.5631,-244 7442.5631,-244 "/>
<polyline fill="none" stroke="#069302" points="7442.5631,-224 7446.5631,-224 7446.5631,-220 7442.5631,-220 "/>
<text text-anchor="middle" x="7557.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd -->
<g id="edge215" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd</title>
<path fill="none" stroke="#000000" d="M7462.241,-287.8314C7478.6355,-278.5368 7498.7721,-267.1208 7516.2764,-257.1971"/>
<polygon fill="#000000" stroke="#000000" points="7518.1832,-260.1395 7525.1563,-252.1628 7514.7309,-254.05 7518.1832,-260.1395"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd -->
<g id="node268" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7552.1317,-468 7308.2553,-468 7308.2553,-464 7304.2553,-464 7304.2553,-460 7308.2553,-460 7308.2553,-440 7304.2553,-440 7304.2553,-436 7308.2553,-436 7308.2553,-432 7552.1317,-432 7552.1317,-468"/>
<polyline fill="none" stroke="#069302" points="7308.2553,-464 7312.2553,-464 7312.2553,-460 7308.2553,-460 "/>
<polyline fill="none" stroke="#069302" points="7308.2553,-440 7312.2553,-440 7312.2553,-436 7308.2553,-436 "/>
<text text-anchor="middle" x="7430.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_xcorr_prn_slow_complex_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd -->
<g id="edge217" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd</title>
<path fill="none" stroke="#000000" d="M7378.2258,-431.9243C7347.2111,-421.1366 7307.9079,-407.4659 7276.6356,-396.5886"/>
<polygon fill="#000000" stroke="#000000" points="7277.38,-393.1418 7266.7852,-393.1623 7275.0803,-399.7533 7277.38,-393.1418"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd -->
<g id="edge218" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd</title>
<path fill="none" stroke="#000000" d="M7430.1935,-431.8314C7430.1935,-424.131 7430.1935,-414.9743 7430.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="7433.6936,-406.4132 7430.1935,-396.4133 7426.6936,-406.4133 7433.6936,-406.4132"/>
</g>
</g>
</svg>

<h2>Designs
</h2><ul>  <li>Module: <a href="doc_internal/ad9767.html">ad9767</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex.html">add_constComplex</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex_handComm.html">add_constComplex_handComm</a>
</li>  <li>Package: <a href="doc_internal/add_constComplex_logic.html">add_constComplex_logic</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex_rst.html">add_constComplex_rst</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex_synchronizer_vector.html">add_constComplex_synchronizer_vector</a>
</li>  <li>Package: <a href="doc_internal/wb_add_constComplex.html">wb_add_constComplex</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/add_constReal.html">add_constReal</a>
</li>  <li>Module: <a href="doc_internal/add_constReal_handComm.html">add_constReal_handComm</a>
</li>  <li>Package: <a href="doc_internal/add_constReal_logic.html">add_constReal_logic</a>
</li>  <li>Module: <a href="doc_internal/add_constReal_rst.html">add_constReal_rst</a>
</li>  <li>Module: <a href="doc_internal/add_constReal_synchronizer_vector.html">add_constReal_synchronizer_vector</a>
</li>  <li>Package: <a href="doc_internal/wb_add_constReal.html">wb_add_constReal</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Package: <a href="doc_internal/adder_substracter_complex.html">adder_substracter_complex</a>
</li>  <li>Package: <a href="doc_internal/adder_substracter_real.html">adder_substracter_real</a>
</li>  <li>Package: <a href="doc_internal/axiStreamToComplex.html">axiStreamToComplex</a>
</li>  <li>Package: <a href="doc_internal/axiStreamToReal.html">axiStreamToReal</a>
</li>  <li>Module: <a href="doc_internal/axi_ctrlif.html">axi_ctrlif</a>
</li>  <li>Module: <a href="doc_internal/axi_deltaSigma.html">axi_deltaSigma</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma.html">deltaSigma</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma_clkgen.html">deltaSigma_clkgen</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma_controller.html">deltaSigma_controller</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma_tx.html">deltaSigma_tx</a>
</li>  <li>Module: <a href="doc_internal/dma_fifo.html">dma_fifo</a>
</li>  <li>Module: <a href="doc_internal/pl330_dma_fifo.html">pl330_dma_fifo</a>
</li>  <li>Module: <a href="doc_internal/top_dma_fifo_tb.html">top_dma_fifo_tb</a>
</li>  <li>Module: <a href="doc_internal/axi_to_dac.html">axi_to_dac</a>
</li>  <li>Module: <a href="doc_internal/axi_to_dac_handcomm.html">axi_to_dac_handcomm</a>
</li>  <li>Module: <a href="doc_internal/axi_to_dac_sync_vect.html">axi_to_dac_sync_vect</a>
</li>  <li>Package: <a href="doc_internal/wb_axi_to_dac.html">wb_axi_to_dac</a>
</li>  <li>Module: <a href="doc_internal/cacode.html">cacode</a>
</li>  <li>Module: <a href="doc_internal/cacode_g1_gen.html">cacode_g1_gen</a>
</li>  <li>Module: <a href="doc_internal/cacode_g2_gen.html">cacode_g2_gen</a>
</li>  <li>Module: <a href="doc_internal/top_cacode_tb.html">top_cacode_tb</a>
</li>  <li>Module: <a href="doc_internal/check_valid_burst.html">check_valid_burst</a>
</li>  <li>Module: <a href="doc_internal/cvb_check_mean.html">cvb_check_mean</a>
</li>  <li>Module: <a href="doc_internal/cvb_cpt_en.html">cvb_cpt_en</a>
</li>  <li>Module: <a href="doc_internal/cvb_dual_ram.html">cvb_dual_ram</a>
</li>  <li>Package: <a href="doc_internal/cvb_gen_new_flow.html">cvb_gen_new_flow</a>
</li>  <li>Module: <a href="doc_internal/cvb_handComm.html">cvb_handComm</a>
</li>  <li>Module: <a href="doc_internal/cvb_logic.html">cvb_logic</a>
</li>  <li>Module: <a href="doc_internal/cvb_ram.html">cvb_ram</a>
</li>  <li>Package: <a href="doc_internal/wb_cvb.html">wb_cvb</a>
</li>  <li>Module: <a href="doc_internal/readComplexFromFile.html">readComplexFromFile</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_cvb_tb.html">top_cvb_tb</a>
</li>  <li>Module: <a href="doc_internal/clkChangeComplex.html">clkChangeComplex</a>
</li>  <li>Package: <a href="doc_internal/complexToAxiStream.html">complexToAxiStream</a>
</li>  <li>Package: <a href="doc_internal/convertComplexToReal.html">convertComplexToReal</a>
</li>  <li>Package: <a href="doc_internal/convertRealToComplex.html">convertRealToComplex</a>
</li>  <li>Package: <a href="doc_internal/cordicAtan.html">cordicAtan</a>
</li>  <li>Package: <a href="doc_internal/cordicAtan_impl.html">cordicAtan_impl</a>
</li>  <li>Module: <a href="doc_internal/cplx_conj.html">cplx_conj</a>
</li>  <li>Module: <a href="doc_internal/top_dut.html">top_dut</a>
</li>  <li>Package: <a href="doc_internal/axi_dataComplex_dma_direct.html">axi_dataComplex_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_dma_direct.html">dataComplex_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_dma_direct_handCom.html">dataComplex_dma_direct_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_dma_direct_sync.html">dataComplex_dma_direct_sync</a>
</li>  <li>Package: <a href="doc_internal/wb_dataComplex_dma_direct.html">wb_dataComplex_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/top_dataDma.html">top_dut</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_handCom.html">dataComplex_to_ram_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_logic.html">dataComplex_to_ram_subtop</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_resizer.html">dataComplex_resizer</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_storage.html">dataComplex_to_ram_storage</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_sync.html">dataComplex_sync</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_to_ram.html">dataComplex_to_ram</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_top.html">dataComplex_to_ram_top</a>
</li>  <li>Package: <a href="doc_internal/wb_dataComplex.html">wb_dataComplex_to_ram</a>
</li>  <li>Module: <a href="doc_internal/top_data_subtop_tb.html">top_data_subtop_tb</a>
</li>  <li>Package: <a href="doc_internal/axi_dataReal_dma_direct.html">axi_dataReal_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataReal_dma_direct.html">dataReal_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataReal_dma_direct_handCom.html">dataReal_dma_direct_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataReal_dma_direct_sync.html">dataReal_dma_direct_sync</a>
</li>  <li>Package: <a href="doc_internal/wb_dataReal_dma_direct.html">wb_dataReal_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/top_dataDma.html">top_dut</a>
</li>  <li>Module: <a href="doc_internal/dataReal_handCom.html">dataReal_to_ram_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataReal_logic.html">dataReal_to_ram_subtop</a>
</li>  <li>Module: <a href="doc_internal/dataReal_resizer.html">dataReal_resizer</a>
</li>  <li>Module: <a href="doc_internal/dataReal_storage.html">dataReal_to_ram_storage</a>
</li>  <li>Module: <a href="doc_internal/dataReal_sync.html">dataReal_sync</a>
</li>  <li>Module: <a href="doc_internal/dataReal_to_ram.html">dataReal_to_ram</a>
</li>  <li>Module: <a href="doc_internal/dataReal_top.html">dataReal_to_ram_top</a>
</li>  <li>Package: <a href="doc_internal/wb_dataReal.html">wb_dataReal_to_ram</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi.html">delayTempoReal_axi</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_comm.html">delayTempoReal_axi_comm</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_handCom.html">delayTempoReal_axi_handCom</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_logic.html">delayTempoReal_axi_logic</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_sync_slv.html">delayTempoReal_axi_sync_slv</a>
</li>  <li>Module: <a href="doc_internal/top_delayTempo_tb.html">top_delayTempo_tb</a>
</li>  <li>Module: <a href="doc_internal/dupplComplex.html">dupplComplex</a>
</li>  <li>Module: <a href="doc_internal/dupplComplex_1_to_2.html">dupplComplex_1_to_2</a>
</li>  <li>Module: <a href="doc_internal/dupplReal.html">dupplReal</a>
</li>  <li>Module: <a href="doc_internal/dupplReal_1_to_2.html">dupplReal_1_to_2</a>
</li>  <li>Package: <a href="doc_internal/expanderComplex.html">expanderComplex</a>
</li>  <li>Package: <a href="doc_internal/expanderReal.html">expanderReal</a>
</li>  <li>Module: <a href="doc_internal/edfb_handComm.html">edfb_handComm</a>
</li>  <li>Module: <a href="doc_internal/extract_data_from_burst.html">extract_data_from_burst</a>
</li>  <li>Package: <a href="doc_internal/wb_edfb.html">wb_edfb</a>
</li>  <li>Module: <a href="doc_internal/fft.html">fft</a>
</li>  <li>Module: <a href="doc_internal/fft_axi.html">fft_axi</a>
</li>  <li>Package: <a href="doc_internal/fft_coeff_handler.html">fft_coeff_handler</a>
</li>  <li>Package: <a href="doc_internal/fft_comp_butterfly.html">fft_comp_butterfly</a>
</li>  <li>Package: <a href="doc_internal/fft_comp_complex.html">fft_comp_complex</a>
</li>  <li>Package: <a href="doc_internal/fft_data_handler.html">fft_data_handler</a>
</li>  <li>Module: <a href="doc_internal/fft_handCom.html">fft_handCom</a>
</li>  <li>Package: <a href="doc_internal/fft_loop_radix.html">fft_loop_radix</a>
</li>  <li>Package: <a href="doc_internal/fft_loop_stage.html">fft_loop_stage</a>
</li>  <li>Module: <a href="doc_internal/fft_ram.html">fft_ram</a>
</li>  <li>Module: <a href="doc_internal/fft_ram_coeff.html">fft_ram_coeff</a>
</li>  <li>Package: <a href="doc_internal/fft_top_logic.html">fft_top_logic</a>
</li>  <li>Package: <a href="doc_internal/fft_transfert.html">fft_transfert</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readComplexFromFile.html">readComplexFromFile</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_fft_tb.html">top_fft_tb</a>
</li>  <li>Module: <a href="doc_internal/firComplex.html">firComplex</a>
</li>  <li>Module: <a href="doc_internal/firComplex_axi.html">firComplex_axi</a>
</li>  <li>Module: <a href="doc_internal/firComplex_handCom.html">firComplex_handCom</a>
</li>  <li>Package: <a href="doc_internal/firComplex_proc.html">firComplex_proc</a>
</li>  <li>Module: <a href="doc_internal/firComplex_ram.html">firComplex_ram</a>
</li>  <li>Package: <a href="doc_internal/firComplex_top.html">firComplex_top</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/firReal.html">firReal</a>
</li>  <li>Module: <a href="doc_internal/firReal_axi.html">firReal_axi</a>
</li>  <li>Module: <a href="doc_internal/firReal_handCom.html">firReal_handCom</a>
</li>  <li>Package: <a href="doc_internal/firReal_proc.html">firReal_proc</a>
</li>  <li>Module: <a href="doc_internal/firReal_ram.html">firReal_ram</a>
</li>  <li>Package: <a href="doc_internal/firReal_top.html">firReal_top</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/gen_radar_prog.html">gen_radar_prog</a>
</li>  <li>Module: <a href="doc_internal/gen_radar_prog_handComm.html">gen_radar_prog_handComm</a>
</li>  <li>Module: <a href="doc_internal/gen_radar_prog_logic.html">gen_radar_prog_logic</a>
</li>  <li>Package: <a href="doc_internal/wb_gen_radar_prog.html">wb_gen_radar_prog</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/ltc2145.html">ltc2145</a>
</li>  <li>Module: <a href="doc_internal/ltc2145_cmos_capture.html">ltc2145_cmos_capture</a>
</li>  <li>Module: <a href="doc_internal/magnitude.html">magnitude</a>
</li>  <li>Module: <a href="doc_internal/top_dut.html">top_dut</a>
</li>  <li>Package: <a href="doc_internal/meanComplex.html">meanComplex</a>
</li>  <li>Module: <a href="doc_internal/top_meanComplex_tb.html">top_meanComplex_tb</a>
</li>  <li>Package: <a href="doc_internal/meanReal.html">meanReal</a>
</li>  <li>Module: <a href="doc_internal/top_meanReal_tb.html">top_meanReal_tb</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi.html">mean_vector_axi</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_handcomm.html">mean_vector_axi_handcomm</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_logic.html">mean_vector_axi_logic</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_ram.html">mean_vector_axi_ram</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_shift.html">mean_vector_axi_shift</a>
</li>  <li>Module: <a href="doc_internal/mva_synchronizer_vector.html">mva_synchronizer_vector</a>
</li>  <li>Package: <a href="doc_internal/wb_mean_vector_axi.html">wb_mean_vector_axi</a>
</li>  <li>Module: <a href="doc_internal/top_mean_vector_tb.html">top_mean_vector_tb</a>
</li>  <li>Module: <a href="doc_internal/mixerComplex_redim.html">mixerComplex_redim</a>
</li>  <li>Module: <a href="doc_internal/mixerComplex_sin.html">mixerComplex_sin</a>
</li>  <li>Module: <a href="doc_internal/top_mixerComplex_sin.html">top_shiftercomplex</a>
</li>  <li>Module: <a href="doc_internal/mixer_redim.html">mixer_redim</a>
</li>  <li>Module: <a href="doc_internal/mixer_sin.html">mixer_sin</a>
</li>  <li>Module: <a href="doc_internal/top_mixer_sin.html">top_shiftercomplex</a>
</li>  <li>Module: <a href="doc_internal/multiplierReal.html">multiplierReal</a>
</li>  <li>Module: <a href="doc_internal/multiplierReal_redim.html">multiplierReal_redim</a>
</li>  <li>Module: <a href="doc_internal/top_multiplierReal.html">top_multiplierreal</a>
</li>  <li>Module: <a href="doc_internal/nco_counter.html">nco_counter</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_cos_rom.html">nco_counter_cos_rom</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_cos_rom_a12_d16.html">nco_counter_cos_rom_a12_d16</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_handcomm.html">nco_counter_handcomm</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_logic.html">nco_counter_logic</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_synchronizer_bit.html">nco_counter_synchronizer_bit</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_synchronizer_vector.html">nco_counter_synchronizer_vector</a>
</li>  <li>Package: <a href="doc_internal/wb_nco_counter.html">wb_nco_counter</a>
</li>  <li>Module: <a href="doc_internal/top_nco_counter_tb.html">top_nco_counter_tb</a>
</li>  <li>Package: <a href="doc_internal/pidv3_axi.html">pidv3_axi</a>
</li>  <li>Package: <a href="doc_internal/pidv3_axi_comm.html">pidv3_axi_comm</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_handComm.html">pidv3_axi_handComm</a>
</li>  <li>Package: <a href="doc_internal/pidv3_axi_logic.html">pidv3_axi_logic</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_sync_bit.html">pidv3_axi_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_sync_vector.html">pidv3_axi_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/prn20b.html">prn20b</a>
</li>  <li>Module: <a href="doc_internal/prn20b_bitSync.html">prn20b_bitSync</a>
</li>  <li>Module: <a href="doc_internal/prn20b_handCom.html">prn20b_handCom</a>
</li>  <li>Module: <a href="doc_internal/prn20b_logic.html">prn20b_logic</a>
</li>  <li>Module: <a href="doc_internal/prn20b_presc.html">prn20b_presc</a>
</li>  <li>Module: <a href="doc_internal/prn20b_vectSync.html">prn20b_vectSync</a>
</li>  <li>Module: <a href="doc_internal/wb_prn20b.html">wb_prn20b</a>
</li>  <li>Module: <a href="doc_internal/top_prn20b_tb.html">top_prn20b_tb</a>
</li>  <li>Module: <a href="doc_internal/prnGenerator.html">prnGenerator</a>
</li>  <li>Module: <a href="doc_internal/top_prnGenerator_tb.html">top_prnGenerator_tb</a>
</li>  <li>Package: <a href="doc_internal/pwm_axi.html">pwm_axi</a>
</li>  <li>Package: <a href="doc_internal/pwm_comm.html">pwm_comm</a>
</li>  <li>Package: <a href="doc_internal/pwm_cpt.html">pwm_cpt</a>
</li>  <li>Module: <a href="doc_internal/pwm_handCom.html">pwm_handCom</a>
</li>  <li>Package: <a href="doc_internal/pwm_logic.html">pwm_logic</a>
</li>  <li>Module: <a href="doc_internal/pwm_sync_bit.html">pwm_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/pwm_sync_vector.html">pwm_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/top_pwmAxi.html">top_pwmaxi</a>
</li>  <li>Package: <a href="doc_internal/realToAxiStream.html">realToAxiStream</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_dac_clk.html">redpitaya_adc_dac_clk</a>
</li>  <li>Module: <a href="doc_internal/ad9767.html">ad9767</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_cmos_capture.html">redpitaya_adc_cmos_capture</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_dac_clk.html">redpitaya_adc_dac_clk</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters.html">redpitaya_converters</a>
</li>  <li>Module: <a href="doc_internal/Si571_pll.html">Si571_pll</a>
</li>  <li>Module: <a href="doc_internal/ad9613.html">ad9613</a>
</li>  <li>Module: <a href="doc_internal/ad9746.html">ad9746</a>
</li>  <li>Module: <a href="doc_internal/adc_dac_spi_control.html">adc_dac_spi_control</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_dac_clk.html">redpitaya_adc_dac_clk</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12.html">redpitaya_converters_12</a>
</li>  <li>Package: <a href="doc_internal/redpitaya_converters_12_comm.html">redpitaya_converters_12_comm</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12_handComm.html">redpitaya_converters_12_handComm</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12_sync_bit.html">redpitaya_converters_12_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12_sync_vector.html">redpitaya_converters_12_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/spi_master.html">spi_master</a>
</li>  <li>Package: <a href="doc_internal/shifterComplex.html">shifterComplex</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn.html">shifterComplex_dyn</a>
</li>  <li>Package: <a href="doc_internal/shifterComplex_dyn_comm.html">shifterComplex_dyn_comm</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn_handcomm.html">shifterComplex_dyn_handcomm</a>
</li>  <li>Package: <a href="doc_internal/shifterComplex_dyn_logic.html">shifterComplex_dyn_logic</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn_synchronizer_vector.html">shifterComplex_dyn_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/top_shifterComplex_dyn_tb.html">top_shifterComplex_dyn_tb</a>
</li>  <li>Package: <a href="doc_internal/shifterReal.html">shifterReal</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn.html">shifterReal_dyn</a>
</li>  <li>Package: <a href="doc_internal/shifterReal_dyn_comm.html">shifterReal_dyn_comm</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn_handcomm.html">shifterReal_dyn_handcomm</a>
</li>  <li>Package: <a href="doc_internal/shifterReal_dyn_logic.html">shifterReal_dyn_logic</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn_synchronizer_vector.html">shifterReal_dyn_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/top_shifterReal_dyn_tb.html">top_shifterReal_dyn_tb</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi.html">slv_to_sl_axi</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi_comm.html">slv_to_sl_axi_comm</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi_handCom.html">slv_to_sl_axi_handCom</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi_sync_slv.html">slv_to_sl_axi_sync_slv</a>
</li>  <li>Module: <a href="doc_internal/top_slv_to_sl_axi_tb.html">top_slv_to_sl_axi_tb</a>
</li>  <li>Module: <a href="doc_internal/switchComplex.html">switchComplex</a>
</li>  <li>Module: <a href="doc_internal/switchComplex_handComm.html">switchComplex_handComm</a>
</li>  <li>Module: <a href="doc_internal/switchComplex_synch.html">switchComplex_synch</a>
</li>  <li>Package: <a href="doc_internal/switchComplex_wb.html">switchComplex_wb</a>
</li>  <li>Module: <a href="doc_internal/switchReal.html">switchReal</a>
</li>  <li>Module: <a href="doc_internal/switchReal_handComm.html">switchReal_handComm</a>
</li>  <li>Module: <a href="doc_internal/switchReal_synch.html">switchReal_synch</a>
</li>  <li>Package: <a href="doc_internal/switchReal_wb.html">switchReal_wb</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream.html">syncTrigStream</a>
</li>  <li>Package: <a href="doc_internal/syncTrigStream_comm.html">syncTrigStream_comm</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_handComm.html">syncTrigStream_handComm</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_logic.html">syncTrigStream_logic</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_sync_bit.html">syncTrigStream_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_sync_vector.html">syncTrigStream_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/top_syncTrigStream.html">top_genpulsetwowaycplx</a>
</li>  <li>Package: <a href="doc_internal/wb_windowReal.html">wb_windowReal</a>
</li>  <li>Module: <a href="doc_internal/windowReal.html">windowReal</a>
</li>  <li>Module: <a href="doc_internal/windowReal_handComm.html">windowReal_handComm</a>
</li>  <li>Module: <a href="doc_internal/windowReal_logic.html">windowReal_logic</a>
</li>  <li>Module: <a href="doc_internal/windowReal_ram.html">windowReal_ram</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_windowReal_tb.html">top_windowReal_tb</a>
</li>  <li>Module: <a href="doc_internal/windowReal_tb.html">windowReal_tb</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex.html">xcorr_prn_slow_complex</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex_correl.html">xcorr_prn_slow_complex_correl</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex_mux.html">xcorr_prn_slow_complex_mux</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex_ram.html">xcorr_prn_slow_complex_ram</a>
</li>  <li>Module: <a href="doc_internal/top_xcorr_prn_slow_complex_tb.html">top_xcorr_prn_slow_complex_tb</a>
</li></ul>