<architecture xmlns:xi="http://www.w3.org/2001/XInclude">
  <models>
    <model name="CE_VCC">
      <output_ports>
        <port name="VCC"/>
      </output_ports>
    </model>
    <model name="SR_GND">
      <output_ports>
        <port name="GND"/>
      </output_ports>
    </model>
    <model name="CARRY4_VPR">
      <input_ports>
        <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1 O0" name="CIN"/>
        <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1 O0" name="CYINIT"/>
        <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1" name="DI0"/>
        <port combinational_sink_ports="CO3 CO2 CO1 O3 O2" name="DI1"/>
        <port combinational_sink_ports="CO3 CO2 O3" name="DI2"/>
        <port combinational_sink_ports="CO3" name="DI3"/>
        <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1 O0" name="S0"/>
        <port combinational_sink_ports="CO3 CO2 CO1 O3 O2 O1" name="S1"/>
        <port combinational_sink_ports="CO3 CO2 O3 O2" name="S2"/>
        <port combinational_sink_ports="CO3 O3" name="S3"/>
      </input_ports>
      <output_ports>
        <port name="CO0"/>
        <port name="CO1"/>
        <port name="CO2"/>
        <port name="CO3"/>
        <port name="O0"/>
        <port name="O1"/>
        <port name="O2"/>
        <port name="O3"/>
      </output_ports>
    </model>
    <model name="CARRY_COUT_PLUG">
      <input_ports>
        <port combinational_sink_ports="COUT" name="CIN"/>
      </input_ports>
      <output_ports>
        <port name="COUT"/>
      </output_ports>
    </model>
    <model name="FDRE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="R"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="FDSE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="S"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="FDPE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="PRE"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="FDCE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="CLR"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="LDPE_ZINI">
      <input_ports>
        <port combinational_sink_ports="Q" is_clock="1" name="G"/>
        <port combinational_sink_ports="Q" name="GE"/>
        <port combinational_sink_ports="Q" name="PRE"/>
        <port clock="G" name="D"/>
      </input_ports>
      <output_ports>
        <port name="Q"/>
      </output_ports>
    </model>
    <model name="LDCE_ZINI">
      <input_ports>
        <port combinational_sink_ports="Q" is_clock="1" name="G"/>
        <port combinational_sink_ports="Q" name="GE"/>
        <port combinational_sink_ports="Q" name="CLR"/>
        <port clock="G" name="D"/>
      </input_ports>
      <output_ports>
        <port name="Q"/>
      </output_ports>
    </model>
    <model name="NO_FF">
      <input_ports>
        <port name="D"/>
      </input_ports>
    </model>
    <model name="MUXF6">
      <input_ports>
        <port combinational_sink_ports="O" name="I0"/>
        <port combinational_sink_ports="O" name="I1"/>
        <port combinational_sink_ports="O" name="S"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="MUXF7">
      <input_ports>
        <port combinational_sink_ports="O" name="I0"/>
        <port combinational_sink_ports="O" name="I1"/>
        <port combinational_sink_ports="O" name="S"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="MUXF8">
      <input_ports>
        <port combinational_sink_ports="O" name="I0"/>
        <port combinational_sink_ports="O" name="I1"/>
        <port combinational_sink_ports="O" name="S"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="NO_DRAM">
      <input_ports>
        <port name="A"/>
      </input_ports>
      <output_ports/>
    </model>
    <model name="DPRAM64_for_RAM128X1D">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port clock="CLK" name="WA7"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="DPRAM64">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port clock="CLK" name="WA7"/>
        <port clock="CLK" name="WA8"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="DPRAM32">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="SPRAM32">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="DRAM_2_OUTPUT_STUB">
      <input_ports>
        <port combinational_sink_ports="DPO_OUT" name="DPO"/>
        <port combinational_sink_ports="SPO_OUT" name="SPO"/>
      </input_ports>
      <output_ports>
        <port name="DPO_OUT"/>
        <port name="SPO_OUT"/>
      </output_ports>
    </model>
    <model name="DRAM_4_OUTPUT_STUB">
      <input_ports>
        <port combinational_sink_ports="DOA_OUT" name="DOA"/>
        <port combinational_sink_ports="DOB_OUT" name="DOB"/>
        <port combinational_sink_ports="DOC_OUT" name="DOC"/>
        <port combinational_sink_ports="DOD_OUT" name="DOD"/>
      </input_ports>
      <output_ports>
        <port name="DOA_OUT"/>
        <port name="DOB_OUT"/>
        <port name="DOC_OUT"/>
        <port name="DOD_OUT"/>
      </output_ports>
    </model>
    <model name="DRAM_8_OUTPUT_STUB">
      <input_ports>
        <port combinational_sink_ports="DOA0_OUT" name="DOA0"/>
        <port combinational_sink_ports="DOA1_OUT" name="DOA1"/>
        <port combinational_sink_ports="DOB0_OUT" name="DOB0"/>
        <port combinational_sink_ports="DOB1_OUT" name="DOB1"/>
        <port combinational_sink_ports="DOC0_OUT" name="DOC0"/>
        <port combinational_sink_ports="DOC1_OUT" name="DOC1"/>
        <port combinational_sink_ports="DOD0_OUT" name="DOD0"/>
        <port combinational_sink_ports="DOD1_OUT" name="DOD1"/>
      </input_ports>
      <output_ports>
        <port name="DOA0_OUT"/>
        <port name="DOA1_OUT"/>
        <port name="DOB0_OUT"/>
        <port name="DOB1_OUT"/>
        <port name="DOC0_OUT"/>
        <port name="DOC1_OUT"/>
        <port name="DOD0_OUT"/>
        <port name="DOD1_OUT"/>
      </output_ports>
    </model>
    <model name="DI64_STUB">
      <input_ports>
        <port combinational_sink_ports="DO" name="DI"/>
      </input_ports>
      <output_ports>
        <port name="DO"/>
      </output_ports>
    </model>
    <model name="SRLC32E_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="CE"/>
        <port combinational_sink_ports="Q" name="A"/>
        <port clock="CLK" name="D"/>
      </input_ports>
      <output_ports>
        <!-- <port name="Q" clock="CLK"/> -->
        <port name="Q"/>
        <port clock="CLK" name="Q31"/>
      </output_ports>
    </model>
    <model name="SRLC16E_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="CE"/>
        <port combinational_sink_ports="Q" name="A0"/>
        <port combinational_sink_ports="Q" name="A1"/>
        <port combinational_sink_ports="Q" name="A2"/>
        <port combinational_sink_ports="Q" name="A3"/>
        <port clock="CLK" name="D"/>
      </input_ports>
      <output_ports>
        <port name="Q"/>
        <port clock="CLK" name="Q15"/>
      </output_ports>
    </model>
    <model name="RAMB18E1_VPR">
      <input_ports>
        <!-- Port A - 16bit wide -->
        <port is_clock="1" name="CLKARDCLK"/>
        <port clock="CLKARDCLK" name="ENARDEN"/>
        <port clock="CLKARDCLK" name="REGCEAREGCE"/>
        <port clock="CLKARDCLK" name="REGCLKARDRCLK"/>
        <port clock="CLKARDCLK" name="RSTRAMARSTRAM"/>
        <port clock="CLKARDCLK" name="RSTREGARSTREG"/>
        <port name="ADDRATIEHIGH"/>
        <port clock="CLKARDCLK" name="ADDRARDADDR"/>
        <port clock="CLKARDCLK" name="DIADI"/>
        <port clock="CLKARDCLK" name="DIPADIP"/>
        <port clock="CLKARDCLK" name="WEA"/>
        <!-- Port B - 16bit wide -->
        <port is_clock="1" name="CLKBWRCLK"/>
        <port clock="CLKBWRCLK" name="ENBWREN"/>
        <port clock="CLKBWRCLK" name="REGCLKB"/>
        <port clock="CLKBWRCLK" name="REGCEB"/>
        <port clock="CLKBWRCLK" name="RSTRAMB"/>
        <port clock="CLKBWRCLK" name="RSTREGB"/>
        <port name="ADDRBTIEHIGH"/>
        <port clock="CLKBWRCLK" name="ADDRBWRADDR"/>
        <port clock="CLKBWRCLK" name="DIBDI"/>
        <port clock="CLKBWRCLK" name="DIPBDIP"/>
        <port clock="CLKBWRCLK" name="WEBWE"/>
      </input_ports>
      <output_ports>
        <!-- Port A - 16bit wide -->
        <port clock="CLKARDCLK" name="DOADO"/>
        <port clock="CLKARDCLK" name="DOPADOP"/>
        <!-- Port B - 16bit wide -->
        <port clock="CLKBWRCLK" name="DOBDO"/>
        <port clock="CLKBWRCLK" name="DOPBDOP"/>
      </output_ports>
    </model>
    <model name="RAMB36E1_PRIM">
      <input_ports>
        <!-- Port A - 32bit wide -->
        <port is_clock="1" name="CLKARDCLKU"/>
        <port is_clock="1" name="CLKARDCLKL"/>
        <port clock="CLKARDCLKL" name="ENARDENU"/>
        <port clock="CLKARDCLKL" name="ENARDENL"/>
        <port clock="CLKARDCLKL" name="REGCEAREGCEU"/>
        <port clock="CLKARDCLKL" name="REGCEAREGCEL"/>
        <port clock="CLKARDCLKL" name="REGCLKARDRCLKU"/>
        <port clock="CLKARDCLKL" name="REGCLKARDRCLKL"/>
        <port clock="CLKARDCLKL" name="RSTRAMARSTRAMU"/>
        <port clock="CLKARDCLKL" name="RSTRAMARSTRAMLRST"/>
        <port clock="CLKARDCLKL" name="RSTREGARSTREGU"/>
        <port clock="CLKARDCLKL" name="RSTREGARSTREGL"/>
        <port clock="CLKARDCLKL" name="ADDRARDADDRU"/>
        <port clock="CLKARDCLKL" name="ADDRARDADDRL"/>
        <port clock="CLKARDCLKL" name="DIADI"/>
        <port clock="CLKARDCLKL" name="DIPADIP"/>
        <port clock="CLKARDCLKL" name="WEAU"/>
        <port clock="CLKARDCLKL" name="WEAL"/>
        <!-- Port B - 32bit wide -->
        <port is_clock="1" name="CLKBWRCLKU"/>
        <port is_clock="1" name="CLKBWRCLKL"/>
        <port clock="CLKBWRCLKL" name="ENBWRENU"/>
        <port clock="CLKBWRCLKL" name="ENBWRENL"/>
        <port clock="CLKBWRCLKL" name="REGCEBU"/>
        <port clock="CLKBWRCLKL" name="REGCEBL"/>
        <port clock="CLKBWRCLKL" name="REGCLKBU"/>
        <port clock="CLKBWRCLKL" name="REGCLKBL"/>
        <port clock="CLKBWRCLKL" name="RSTRAMBU"/>
        <port clock="CLKBWRCLKL" name="RSTRAMBL"/>
        <port clock="CLKBWRCLKL" name="RSTREGBU"/>
        <port clock="CLKBWRCLKL" name="RSTREGBL"/>
        <port clock="CLKBWRCLKL" name="ADDRBWRADDRU"/>
        <port clock="CLKBWRCLKL" name="ADDRBWRADDRL"/>
        <port clock="CLKBWRCLKL" name="DIBDI"/>
        <port clock="CLKBWRCLKL" name="DIPBDIP"/>
        <port clock="CLKBWRCLKL" name="WEBWEU"/>
        <port clock="CLKBWRCLKL" name="WEBWEL"/>
        <!-- FIXME -->
        <port name="CASCADEINA"/>
        <port name="CASCADEINB"/>
      </input_ports>
      <output_ports>
        <!-- Port A - 32bit wide -->
        <port clock="CLKARDCLKL" name="DOADO"/>
        <port clock="CLKARDCLKL" name="DOPADOP"/>
        <!-- Port B - 32bit wide -->
        <port clock="CLKBWRCLKL" name="DOBDO"/>
        <port clock="CLKBWRCLKL" name="DOPBDOP"/>
        <!-- FIXME -->
        <port name="CASCADEOUTA"/>
        <port name="CASCADEOUTB"/>
      </output_ports>
    </model>
    <model name="IDELAYE2_VPR">
      <input_ports>
        <!-- synchronous control inputs -->
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="INC"/>
        <port clock="C" name="LD"/>
        <port clock="C" name="REGRST"/>
        <port name="CINVCTRL"/>
        <port name="CNTVALUEIN0"/>
        <port name="CNTVALUEIN1"/>
        <port name="CNTVALUEIN2"/>
        <port name="CNTVALUEIN3"/>
        <port name="CNTVALUEIN4"/>
        <port name="DATAIN"/>
        <port name="IDATAIN"/>
        <port name="LDPIPEEN"/>
      </input_ports>
      <output_ports>
        <port name="CNTVALUEOUT0"/>
        <port name="CNTVALUEOUT1"/>
        <port name="CNTVALUEOUT2"/>
        <port name="CNTVALUEOUT3"/>
        <port name="CNTVALUEOUT4"/>
        <port name="DATAOUT"/>
      </output_ports>
    </model>
    <model name="ISERDESE2_NO_IDELAY_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port is_clock="1" name="CLKB"/>
        <port is_clock="1" name="CLKDIV"/>
        <port clock="CLKDIV" name="BITSLIP"/>
        <!-- This is only correct for NUM_CE = 2 -->
        <port clock="CLKDIV" name="CE1"/>
        <port clock="CLKDIV" name="CE2"/>
        <port clock="CLK" combinational_sink_ports="O" name="D"/>
        <port name="DYNCLKDIVPSEL"/>
        <port name="DYNCLKDIVSEL"/>
        <port name="DYNCLKSEL"/>
        <port is_clock="1" name="OCLK"/>
        <port is_clock="1" name="OCLKB"/>
        <port clock="CLK" combinational_sink_ports="O" name="OFB"/>
        <port name="SHIFTIN1"/>
        <port name="SHIFTIN2"/>
        <port clock="CLKDIV" name="RST"/>
        <port combinational_sink_ports="O" name="TFB"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
        <port clock="CLKDIV" name="Q1"/>
        <port clock="CLKDIV" name="Q2"/>
        <port clock="CLKDIV" name="Q3"/>
        <port clock="CLKDIV" name="Q4"/>
        <port clock="CLKDIV" name="Q5"/>
        <port clock="CLKDIV" name="Q6"/>
        <port clock="CLKDIV" name="Q7"/>
        <port clock="CLKDIV" name="Q8"/>
        <port name="SHIFTOUT1"/>
        <port name="SHIFTOUT2"/>
      </output_ports>
    </model>
    <model name="ISERDESE2_IDELAY_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port is_clock="1" name="CLKB"/>
        <port is_clock="1" name="CLKDIV"/>
        <port clock="CLKDIV" name="BITSLIP"/>
        <port clock="CLKDIV" name="CE1"/>
        <port clock="CLKDIV" name="CE2"/>
        <port clock="CLK" combinational_sink_ports="O" name="DDLY"/>
        <port name="DYNCLKDIVPSEL"/>
        <port name="DYNCLKDIVSEL"/>
        <port name="DYNCLKSEL"/>
        <port is_clock="1" name="OCLK"/>
        <port is_clock="1" name="OCLKB"/>
        <port clock="CLK" combinational_sink_ports="O" name="OFB"/>
        <port name="SHIFTIN1"/>
        <port name="SHIFTIN2"/>
        <port clock="CLKDIV" name="RST"/>
        <port combinational_sink_ports="O" name="TFB"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
        <port clock="CLKDIV" name="Q1"/>
        <port clock="CLKDIV" name="Q2"/>
        <port clock="CLKDIV" name="Q3"/>
        <port clock="CLKDIV" name="Q4"/>
        <port clock="CLKDIV" name="Q5"/>
        <port clock="CLKDIV" name="Q6"/>
        <port clock="CLKDIV" name="Q7"/>
        <port clock="CLKDIV" name="Q8"/>
        <port name="SHIFTOUT1"/>
        <port name="SHIFTOUT2"/>
      </output_ports>
    </model>
    <model name="IDDR_VPR">
      <input_ports>
        <port is_clock="1" name="CK"/>
        <port is_clock="1" name="CKB"/>
        <port clock="CK" name="CE"/>
        <port name="SR"/>
        <port clock="CK" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="CK" name="Q1"/>
        <port clock="CK" name="Q2"/>
      </output_ports>
    </model>
    <model name="OSERDESE2_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port is_clock="1" name="CLKDIV"/>
        <port clock="CLKDIV" name="D1"/>
        <port clock="CLKDIV" name="D2"/>
        <port clock="CLKDIV" name="D3"/>
        <port clock="CLKDIV" name="D4"/>
        <port clock="CLKDIV" name="D5"/>
        <port clock="CLKDIV" name="D6"/>
        <port clock="CLKDIV" name="D7"/>
        <port clock="CLKDIV" name="D8"/>
        <port clock="CLK" name="OCE"/>
        <port clock="CLKDIV" name="RST"/>
        <port clock="CLKDIV" combinational_sink_ports="TBYTEOUT" name="T1"/>
        <port clock="CLKDIV" name="T2"/>
        <port clock="CLKDIV" name="T3"/>
        <port clock="CLKDIV" name="T4"/>
        <port name="TBYTEIN"/>
        <port clock="CLK" name="TCE"/>
        <port name="SHIFTIN1"/>
        <port name="SHIFTIN2"/>
      </input_ports>
      <output_ports>
        <port clock="CLKDIV" name="IOCLKGLITCH"/>
        <port clock="CLK" name="OFB"/>
        <port clock="CLK" name="OQ"/>
        <port name="SHIFTOUT1"/>
        <port name="SHIFTOUT2"/>
        <port name="TBYTEOUT"/>
        <port clock="CLK" name="TFB"/>
        <port clock="CLK" name="TQ"/>
      </output_ports>
    </model>
    <model name="ODDR_VPR">
      <input_ports>
        <port is_clock="1" name="CK"/>
        <port clock="CK" name="CE"/>
        <port name="SR"/>
        <port clock="CK" name="D1"/>
        <port clock="CK" name="D2"/>
      </input_ports>
      <output_ports>
        <port clock="CK" name="Q"/>
      </output_ports>
    </model>
    <model name="T_INV">
      <input_ports>
        <port combinational_sink_ports="TO" name="TI"/>
      </input_ports>
      <output_ports>
        <port name="TO"/>
      </output_ports>
    </model>
    <model name="IBUF_VPR">
      <input_ports>
        <port combinational_sink_ports="O" name="I"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="OBUFT_VPR">
      <input_ports>
        <port combinational_sink_ports="O" name="I"/>
        <port combinational_sink_ports="O" name="T"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="IOBUF_VPR">
      <input_ports>
        <port combinational_sink_ports="IOPAD_$out" name="I"/>
        <port combinational_sink_ports="IOPAD_$out" name="T"/>
        <port combinational_sink_ports="O" name="IOPAD_$inp"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
        <port name="IOPAD_$out"/>
      </output_ports>
    </model>
    <model name="OBUFTDS_M_VPR">
      <input_ports>
        <port combinational_sink_ports="O OB" name="I"/>
        <port combinational_sink_ports="O OB" name="T"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
        <port name="OB"/>
      </output_ports>
    </model>
    <model name="IOBUFDS_M_VPR">
      <input_ports>
        <port combinational_sink_ports="IOPAD_$out OB" name="I"/>
        <port combinational_sink_ports="IOPAD_$out OB" name="T"/>
        <port combinational_sink_ports="O" name="IOPAD_$inp"/>
        <port combinational_sink_ports="O" name="IB"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
        <port name="IOPAD_$out"/>
        <port name="OB"/>
      </output_ports>
    </model>
    <model name="OBUFTDS_S_VPR">
      <input_ports>
        <port combinational_sink_ports="OB" name="IB"/>
      </input_ports>
      <output_ports>
        <port name="OB"/>
      </output_ports>
    </model>
    <model name="IOBUFDS_S_VPR">
      <input_ports>
        <port combinational_sink_ports="IOPAD_$out" name="IB"/>
        <port combinational_sink_ports="OB" name="IOPAD_$inp"/>
      </input_ports>
      <output_ports>
        <port name="OB"/>
        <port name="IOPAD_$out"/>
      </output_ports>
    </model>
    <model name="BUFGCTRL_VPR">
      <input_ports>
        <port name="CE0"/>
        <port name="CE1"/>
        <port is_clock="1" name="I0"/>
        <port is_clock="1" name="I1"/>
        <port name="IGNORE0"/>
        <port name="IGNORE1"/>
        <port name="S0"/>
        <port name="S1"/>
      </input_ports>
      <output_ports>
        <port is_clock="1" name="O"/>
      </output_ports>
    </model>
    <model name="PLLE2_ADV_VPR">
      <input_ports>
        <port is_clock="1" name="DCLK"/>
        <port clock="DCLK" name="DEN"/>
        <port clock="DCLK" name="DWE"/>
        <port clock="DCLK" name="DADDR"/>
        <port clock="DCLK" name="DI"/>
        <port is_clock="1" name="CLKFBIN"/>
        <port is_clock="1" name="CLKIN1"/>
        <port is_clock="1" name="CLKIN2"/>
        <port name="CLKINSEL"/>
        <port name="PWRDWN"/>
        <port combinational_sink_ports="LOCKED" name="RST"/>
      </input_ports>
      <output_ports>
        <port clock="DCLK" name="DO"/>
        <port clock="DCLK" name="DRDY"/>
        <port is_clock="1" name="CLKFBOUT"/>
        <port is_clock="1" name="CLKOUT0"/>
        <port is_clock="1" name="CLKOUT1"/>
        <port is_clock="1" name="CLKOUT2"/>
        <port is_clock="1" name="CLKOUT3"/>
        <port is_clock="1" name="CLKOUT4"/>
        <port is_clock="1" name="CLKOUT5"/>
        <port name="LOCKED"/>
      </output_ports>
    </model>
    <model name="MMCME2_ADV_VPR">
      <input_ports>
        <port is_clock="1" name="DCLK"/>
        <port clock="DCLK" name="DEN"/>
        <port clock="DCLK" name="DWE"/>
        <port clock="DCLK" name="DADDR0"/>
        <port clock="DCLK" name="DADDR1"/>
        <port clock="DCLK" name="DADDR2"/>
        <port clock="DCLK" name="DADDR3"/>
        <port clock="DCLK" name="DADDR4"/>
        <port clock="DCLK" name="DADDR5"/>
        <port clock="DCLK" name="DADDR6"/>
        <port clock="DCLK" name="DI0"/>
        <port clock="DCLK" name="DI1"/>
        <port clock="DCLK" name="DI2"/>
        <port clock="DCLK" name="DI3"/>
        <port clock="DCLK" name="DI4"/>
        <port clock="DCLK" name="DI5"/>
        <port clock="DCLK" name="DI6"/>
        <port clock="DCLK" name="DI7"/>
        <port clock="DCLK" name="DI8"/>
        <port clock="DCLK" name="DI9"/>
        <port clock="DCLK" name="DI10"/>
        <port clock="DCLK" name="DI11"/>
        <port clock="DCLK" name="DI12"/>
        <port clock="DCLK" name="DI13"/>
        <port clock="DCLK" name="DI14"/>
        <port clock="DCLK" name="DI15"/>
        <port is_clock="1" name="PSCLK"/>
        <port clock="PSCLK" name="PSEN"/>
        <port clock="PSCLK" name="PSINCDEC"/>
        <port is_clock="1" name="CLKFBIN"/>
        <port is_clock="1" name="CLKIN1"/>
        <port is_clock="1" name="CLKIN2"/>
        <port name="CLKINSEL"/>
        <port name="PWRDWN"/>
        <port combinational_sink_ports="LOCKED" name="RST"/>
        <port name="TESTIN0"/>
        <port name="TESTIN1"/>
        <port name="TESTIN2"/>
        <port name="TESTIN3"/>
        <port name="TESTIN4"/>
        <port name="TESTIN5"/>
        <port name="TESTIN6"/>
        <port name="TESTIN7"/>
        <port name="TESTIN8"/>
        <port name="TESTIN9"/>
        <port name="TESTIN10"/>
        <port name="TESTIN11"/>
        <port name="TESTIN12"/>
        <port name="TESTIN13"/>
        <port name="TESTIN14"/>
        <port name="TESTIN15"/>
        <port name="TESTIN16"/>
        <port name="TESTIN17"/>
        <port name="TESTIN18"/>
        <port name="TESTIN19"/>
        <port name="TESTIN20"/>
        <port name="TESTIN21"/>
        <port name="TESTIN22"/>
        <port name="TESTIN23"/>
        <port name="TESTIN24"/>
        <port name="TESTIN25"/>
        <port name="TESTIN26"/>
        <port name="TESTIN27"/>
        <port name="TESTIN28"/>
        <port name="TESTIN29"/>
        <port name="TESTIN30"/>
        <port name="TESTIN31"/>
      </input_ports>
      <output_ports>
        <port clock="DCLK" name="DO0"/>
        <port clock="DCLK" name="DO1"/>
        <port clock="DCLK" name="DO2"/>
        <port clock="DCLK" name="DO3"/>
        <port clock="DCLK" name="DO4"/>
        <port clock="DCLK" name="DO5"/>
        <port clock="DCLK" name="DO6"/>
        <port clock="DCLK" name="DO7"/>
        <port clock="DCLK" name="DO8"/>
        <port clock="DCLK" name="DO9"/>
        <port clock="DCLK" name="DO10"/>
        <port clock="DCLK" name="DO11"/>
        <port clock="DCLK" name="DO12"/>
        <port clock="DCLK" name="DO13"/>
        <port clock="DCLK" name="DO14"/>
        <port clock="DCLK" name="DO15"/>
        <port clock="DCLK" name="DRDY"/>
        <port clock="PSCLK" name="PSDONE"/>
        <port is_clock="1" name="CLKFBOUT"/>
        <port is_clock="1" name="CLKFBOUTB"/>
        <port is_clock="1" name="CLKOUT0"/>
        <port is_clock="1" name="CLKOUT0B"/>
        <port is_clock="1" name="CLKOUT1"/>
        <port is_clock="1" name="CLKOUT1B"/>
        <port is_clock="1" name="CLKOUT2"/>
        <port is_clock="1" name="CLKOUT2B"/>
        <port is_clock="1" name="CLKOUT3"/>
        <port is_clock="1" name="CLKOUT3B"/>
        <port is_clock="1" name="CLKOUT4"/>
        <port is_clock="1" name="CLKOUT5"/>
        <port is_clock="1" name="CLKOUT6"/>
        <port name="LOCKED"/>
        <port name="CLKINSTOPPED"/>
        <port name="CLKFBSTOPPED"/>
        <port name="TESTOUT0"/>
        <port name="TESTOUT1"/>
        <port name="TESTOUT2"/>
        <port name="TESTOUT3"/>
        <port name="TESTOUT4"/>
        <port name="TESTOUT5"/>
        <port name="TESTOUT6"/>
        <port name="TESTOUT7"/>
        <port name="TESTOUT8"/>
        <port name="TESTOUT9"/>
        <port name="TESTOUT10"/>
        <port name="TESTOUT11"/>
        <port name="TESTOUT12"/>
        <port name="TESTOUT13"/>
        <port name="TESTOUT14"/>
        <port name="TESTOUT15"/>
        <port name="TESTOUT16"/>
        <port name="TESTOUT17"/>
        <port name="TESTOUT18"/>
        <port name="TESTOUT19"/>
        <port name="TESTOUT20"/>
        <port name="TESTOUT21"/>
        <port name="TESTOUT22"/>
        <port name="TESTOUT23"/>
        <port name="TESTOUT24"/>
        <port name="TESTOUT25"/>
        <port name="TESTOUT26"/>
        <port name="TESTOUT27"/>
        <port name="TESTOUT28"/>
        <port name="TESTOUT29"/>
        <port name="TESTOUT30"/>
        <port name="TESTOUT31"/>
        <port name="TESTOUT32"/>
        <port name="TESTOUT33"/>
        <port name="TESTOUT34"/>
        <port name="TESTOUT35"/>
        <port name="TESTOUT36"/>
        <port name="TESTOUT37"/>
        <port name="TESTOUT38"/>
        <port name="TESTOUT39"/>
        <port name="TESTOUT40"/>
        <port name="TESTOUT41"/>
        <port name="TESTOUT42"/>
        <port name="TESTOUT43"/>
        <port name="TESTOUT44"/>
        <port name="TESTOUT45"/>
        <port name="TESTOUT46"/>
        <port name="TESTOUT47"/>
        <port name="TESTOUT48"/>
        <port name="TESTOUT49"/>
        <port name="TESTOUT50"/>
        <port name="TESTOUT51"/>
        <port name="TESTOUT52"/>
        <port name="TESTOUT53"/>
        <port name="TESTOUT54"/>
        <port name="TESTOUT55"/>
        <port name="TESTOUT56"/>
        <port name="TESTOUT57"/>
        <port name="TESTOUT58"/>
        <port name="TESTOUT59"/>
        <port name="TESTOUT60"/>
        <port name="TESTOUT61"/>
        <port name="TESTOUT62"/>
        <port name="TESTOUT63"/>
        <port name="TMUXOUT"/>
      </output_ports>
    </model>
    <model name="IDELAYCTRL" never_prune="true">
      <input_ports>
        <!-- synchronous control inputs -->
        <port is_clock="1" name="REFCLK"/>
        <port name="RST"/>
      </input_ports>
      <output_ports>
        <port name="RDY"/>
      </output_ports>
    </model>
    <model name="GTPE2_COMMON_VPR" never_prune="true">
      <input_ports>
        <port name="BGBYPASSB"/>
        <port name="BGMONITORENB"/>
        <port name="BGPDB"/>
        <port name="BGRCALOVRDENB"/>
        <port is_clock="1" name="DRPCLK"/>
        <port name="DRPEN"/>
        <port name="DRPWE"/>
        <port is_clock="1" name="GTGREFCLK0"/>
        <port is_clock="1" name="GTGREFCLK1"/>
        <port is_clock="1" name="GTREFCLK0"/>
        <port is_clock="1" name="GTREFCLK1"/>
        <port is_clock="1" name="PLL0LOCKDETCLK"/>
        <port name="PLL0LOCKEN"/>
        <port name="PLL0PD"/>
        <port name="PLL0RESET"/>
        <port is_clock="1" name="PLL1LOCKDETCLK"/>
        <port name="PLL1LOCKEN"/>
        <port name="PLL1PD"/>
        <port name="PLL1RESET"/>
        <port name="RCALENB"/>
        <port name="DRPDI"/>
        <port name="PLL0REFCLKSEL"/>
        <port name="PLL1REFCLKSEL"/>
        <port name="BGRCALOVRD"/>
        <port name="DRPADDR"/>
        <port name="PMARSVD"/>
      </input_ports>
      <output_ports>
        <port name="DRPRDY"/>
        <port name="PLL0FBCLKLOST"/>
        <port name="PLL0LOCK"/>
        <port name="PLL0OUTCLK"/>
        <port name="PLL0OUTREFCLK"/>
        <port name="PLL0REFCLKLOST"/>
        <port name="PLL1FBCLKLOST"/>
        <port name="PLL1LOCK"/>
        <port name="PLL1OUTCLK"/>
        <port name="PLL1OUTREFCLK"/>
        <port name="PLL1REFCLKLOST"/>
        <port name="REFCLKOUTMONITOR0"/>
        <port name="REFCLKOUTMONITOR1"/>
        <port name="DRPDO"/>
        <port name="PMARSVDOUT"/>
        <port name="DMONITOROUT"/>
      </output_ports>
    </model>
    <model name="GTPE2_CHANNEL_VPR">
      <input_ports>
        <port name="CFGRESET"/>
        <port is_clock="1" name="CLKRSVD0"/>
        <port is_clock="1" name="CLKRSVD1"/>
        <port name="DMONFIFORESET"/>
        <port is_clock="1" name="DMONITORCLK"/>
        <port is_clock="1" name="DRPCLK"/>
        <port name="DRPEN"/>
        <port name="DRPWE"/>
        <port name="EYESCANMODE"/>
        <port name="EYESCANRESET"/>
        <port name="EYESCANTRIGGER"/>
        <port name="GTPRXN"/>
        <port name="GTPRXP"/>
        <port name="GTRESETSEL"/>
        <port name="GTRXRESET"/>
        <port name="GTTXRESET"/>
        <port name="PMARSVDIN0"/>
        <port name="PMARSVDIN1"/>
        <port name="PMARSVDIN2"/>
        <port name="PMARSVDIN3"/>
        <port name="PMARSVDIN4"/>
        <port name="RESETOVRD"/>
        <port name="RX8B10BEN"/>
        <port name="RXBUFRESET"/>
        <port name="RXCDRFREQRESET"/>
        <port name="RXCDRHOLD"/>
        <port name="RXCDROVRDEN"/>
        <port name="RXCDRRESET"/>
        <port name="RXCDRRESETRSV"/>
        <port name="RXCHBONDEN"/>
        <port name="RXCHBONDMASTER"/>
        <port name="RXCHBONDSLAVE"/>
        <port name="RXCOMMADETEN"/>
        <port name="RXDDIEN"/>
        <port name="RXDFEXYDEN"/>
        <port name="RXDLYBYPASS"/>
        <port name="RXDLYEN"/>
        <port name="RXDLYOVRDEN"/>
        <port name="RXDLYSRESET"/>
        <port name="RXGEARBOXSLIP"/>
        <port name="RXLPMHFHOLD"/>
        <port name="RXLPMHFOVRDEN"/>
        <port name="RXLPMLFHOLD"/>
        <port name="RXLPMLFOVRDEN"/>
        <port name="RXLPMOSINTNTRLEN"/>
        <port name="RXLPMRESET"/>
        <port name="RXMCOMMAALIGNEN"/>
        <port name="RXOOBRESET"/>
        <port name="RXOSCALRESET"/>
        <port name="RXOSHOLD"/>
        <port name="RXOSINTEN"/>
        <port name="RXOSINTHOLD"/>
        <port name="RXOSINTNTRLEN"/>
        <port name="RXOSINTOVRDEN"/>
        <port name="RXOSINTPD"/>
        <port name="RXOSINTSTROBE"/>
        <port name="RXOSINTTESTOVRDEN"/>
        <port name="RXOSOVRDEN"/>
        <port name="RXPCOMMAALIGNEN"/>
        <port name="RXPCSRESET"/>
        <port name="RXPHALIGN"/>
        <port name="RXPHALIGNEN"/>
        <port name="RXPHDLYPD"/>
        <port name="RXPHDLYRESET"/>
        <port name="RXPHOVRDEN"/>
        <port name="RXPMARESET"/>
        <port name="RXPOLARITY"/>
        <port name="RXPRBSCNTRESET"/>
        <port name="RXRATEMODE"/>
        <port name="RXSLIDE"/>
        <port name="RXSYNCALLIN"/>
        <port name="RXSYNCIN"/>
        <port name="RXSYNCMODE"/>
        <port name="RXUSERRDY"/>
        <port is_clock="1" name="RXUSRCLK2"/>
        <port is_clock="1" name="RXUSRCLK"/>
        <port name="SETERRSTATUS"/>
        <port is_clock="1" name="SIGVALIDCLK"/>
        <port name="TX8B10BEN"/>
        <port name="TXCOMINIT"/>
        <port name="TXCOMSAS"/>
        <port name="TXCOMWAKE"/>
        <port name="TXDEEMPH"/>
        <port name="TXDETECTRX"/>
        <port name="TXDIFFPD"/>
        <port name="TXDLYBYPASS"/>
        <port name="TXDLYEN"/>
        <port name="TXDLYHOLD"/>
        <port name="TXDLYOVRDEN"/>
        <port name="TXDLYSRESET"/>
        <port name="TXDLYUPDOWN"/>
        <port name="TXELECIDLE"/>
        <port name="TXINHIBIT"/>
        <port name="TXPCSRESET"/>
        <port name="TXPDELECIDLEMODE"/>
        <port name="TXPHALIGN"/>
        <port name="TXPHALIGNEN"/>
        <port name="TXPHDLYPD"/>
        <port name="TXPHDLYRESET"/>
        <port is_clock="1" name="TXPHDLYTSTCLK"/>
        <port name="TXPHINIT"/>
        <port name="TXPHOVRDEN"/>
        <port name="TXPIPPMEN"/>
        <port name="TXPIPPMOVRDEN"/>
        <port name="TXPIPPMPD"/>
        <port name="TXPIPPMSEL"/>
        <port name="TXPISOPD"/>
        <port name="TXPMARESET"/>
        <port name="TXPOLARITY"/>
        <port name="TXPOSTCURSORINV"/>
        <port name="TXPRBSFORCEERR"/>
        <port name="TXPRECURSORINV"/>
        <port name="TXRATEMODE"/>
        <port name="TXSTARTSEQ"/>
        <port name="TXSWING"/>
        <port name="TXSYNCALLIN"/>
        <port name="TXSYNCIN"/>
        <port name="TXSYNCMODE"/>
        <port name="TXUSERRDY"/>
        <port is_clock="1" name="TXUSRCLK2"/>
        <port is_clock="1" name="TXUSRCLK"/>
        <port name="RXADAPTSELTEST"/>
        <port name="DRPDI"/>
        <port name="GTRSVD"/>
        <port name="PCSRSVDIN"/>
        <port name="TSTIN"/>
        <port name="RXELECIDLEMODE"/>
        <port name="RXPD"/>
        <port name="RXSYSCLKSEL"/>
        <port name="TXPD"/>
        <port name="TXSYSCLKSEL"/>
        <port name="LOOPBACK"/>
        <port name="RXCHBONDLEVEL"/>
        <port name="RXOUTCLKSEL"/>
        <port name="RXPRBSSEL"/>
        <port name="RXRATE"/>
        <port name="TXBUFDIFFCTRL"/>
        <port name="TXHEADER"/>
        <port name="TXMARGIN"/>
        <port name="TXOUTCLKSEL"/>
        <port name="TXPRBSSEL"/>
        <port name="TXRATE"/>
        <port name="TXDATA"/>
        <port name="RXCHBONDI"/>
        <port name="RXOSINTCFG"/>
        <port name="RXOSINTID0"/>
        <port name="TX8B10BBYPASS"/>
        <port name="TXCHARDISPMODE"/>
        <port name="TXCHARDISPVAL"/>
        <port name="TXCHARISK"/>
        <port name="TXDIFFCTRL"/>
        <port name="TXPIPPMSTEPSIZE"/>
        <port name="TXPOSTCURSOR"/>
        <port name="TXPRECURSOR"/>
        <port name="TXMAINCURSOR"/>
        <port name="TXSEQUENCE"/>
        <port name="DRPADDR"/>
      </input_ports>
      <output_ports>
        <port name="DRPRDY"/>
        <port name="EYESCANDATAERROR"/>
        <port name="GTPTXN"/>
        <port name="GTPTXP"/>
        <port name="PHYSTATUS"/>
        <port name="PMARSVDOUT0"/>
        <port name="PMARSVDOUT1"/>
        <port name="RXBYTEISALIGNED"/>
        <port name="RXBYTEREALIGN"/>
        <port name="RXCDRLOCK"/>
        <port name="RXCHANBONDSEQ"/>
        <port name="RXCHANISALIGNED"/>
        <port name="RXCHANREALIGN"/>
        <port name="RXCOMINITDET"/>
        <port name="RXCOMMADET"/>
        <port name="RXCOMSASDET"/>
        <port name="RXCOMWAKEDET"/>
        <port name="RXDLYSRESETDONE"/>
        <port name="RXELECIDLE"/>
        <port name="RXHEADERVALID"/>
        <port name="RXOSINTDONE"/>
        <port name="RXOSINTSTARTED"/>
        <port name="RXOSINTSTROBEDONE"/>
        <port name="RXOSINTSTROBESTARTED"/>
        <port name="RXOUTCLK"/>
        <port name="RXOUTCLKFABRIC"/>
        <port name="RXOUTCLKPCS"/>
        <port name="RXPHALIGNDONE"/>
        <port name="RXPMARESETDONE"/>
        <port name="RXPRBSERR"/>
        <port name="RXRATEDONE"/>
        <port name="RXRESETDONE"/>
        <port name="RXSYNCDONE"/>
        <port name="RXSYNCOUT"/>
        <port name="RXVALID"/>
        <port name="TXCOMFINISH"/>
        <port name="TXDLYSRESETDONE"/>
        <port name="TXGEARBOXREADY"/>
        <port name="TXOUTCLK"/>
        <port name="TXOUTCLKFABRIC"/>
        <port name="TXOUTCLKPCS"/>
        <port name="TXPHALIGNDONE"/>
        <port name="TXPHINITDONE"/>
        <port name="TXPMARESETDONE"/>
        <port name="TXRATEDONE"/>
        <port name="TXRESETDONE"/>
        <port name="TXSYNCDONE"/>
        <port name="TXSYNCOUT"/>
        <port name="DMONITOROUT"/>
        <port name="DRPDO"/>
        <port name="PCSRSVDOUT"/>
        <port name="RXCLKCORCNT"/>
        <port name="RXDATAVALID"/>
        <port name="RXSTARTOFSEQ"/>
        <port name="TXBUFSTATUS"/>
        <port name="RXBUFSTATUS"/>
        <port name="RXHEADER"/>
        <port name="RXSTATUS"/>
        <port name="RXDATA"/>
        <port name="RXCHARISCOMMA"/>
        <port name="RXCHARISK"/>
        <port name="RXCHBONDO"/>
        <port name="RXDISPERR"/>
        <port name="RXNOTINTABLE"/>
        <port name="RXPHMONITOR"/>
        <port name="RXPHSLIPMONITOR"/>
      </output_ports>
    </model>
    <model name="IBUFDS_GTE2_VPR" never_prune="true">
      <input_ports>
        <port name="CEB"/>
        <port is_clock="1" name="I"/>
        <port is_clock="1" name="IB"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
        <port name="ODIV2"/>
      </output_ports>
    </model>
    <model name="IPAD_GTP_VPR">
      <input_ports>
        <port name="I"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="OPAD_GTP_VPR">
      <input_ports>
        <port name="I"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="PCIE_2_1_VPR">
      <input_ports>
        <port name="CFGAERINTERRUPTMSGNUM"/>
        <port name="CFGDEVID"/>
        <port name="CFGDSBUSNUMBER"/>
        <port name="CFGDSDEVICENUMBER"/>
        <port name="CFGDSFUNCTIONNUMBER"/>
        <port name="CFGDSN"/>
        <port name="CFGERRACSN"/>
        <port name="CFGERRAERHEADERLOG"/>
        <port name="CFGERRATOMICEGRESSBLOCKEDN"/>
        <port name="CFGERRCORN"/>
        <port name="CFGERRCPLABORTN"/>
        <port name="CFGERRCPLTIMEOUTN"/>
        <port name="CFGERRCPLUNEXPECTN"/>
        <port name="CFGERRECRCN"/>
        <port name="CFGERRINTERNALCORN"/>
        <port name="CFGERRINTERNALUNCORN"/>
        <port name="CFGERRLOCKEDN"/>
        <port name="CFGERRMALFORMEDN"/>
        <port name="CFGERRMCBLOCKEDN"/>
        <port name="CFGERRNORECOVERYN"/>
        <port name="CFGERRPOISONEDN"/>
        <port name="CFGERRPOSTEDN"/>
        <port name="CFGERRTLPCPLHEADER"/>
        <port name="CFGERRURN"/>
        <port name="CFGFORCECOMMONCLOCKOFF"/>
        <port name="CFGFORCEEXTENDEDSYNCON"/>
        <port name="CFGFORCEMPS"/>
        <port name="CFGINTERRUPTASSERTN"/>
        <port name="CFGINTERRUPTDI"/>
        <port name="CFGINTERRUPTN"/>
        <port name="CFGINTERRUPTSTATN"/>
        <port name="CFGMGMTBYTEENN"/>
        <port name="CFGMGMTDI"/>
        <port name="CFGMGMTDWADDR"/>
        <port name="CFGMGMTRDENN"/>
        <port name="CFGMGMTWRENN"/>
        <port name="CFGMGMTWRREADONLYN"/>
        <port name="CFGMGMTWRRW1CASRWN"/>
        <port name="CFGPCIECAPINTERRUPTMSGNUM"/>
        <port name="CFGPMFORCESTATE"/>
        <port name="CFGPMFORCESTATEENN"/>
        <port name="CFGPMHALTASPML0SN"/>
        <port name="CFGPMHALTASPML1N"/>
        <port name="CFGPMSENDPMETON"/>
        <port name="CFGPMTURNOFFOKN"/>
        <port name="CFGPMWAKEN"/>
        <port name="CFGPORTNUMBER"/>
        <port name="CFGREVID"/>
        <port name="CFGSUBSYSID"/>
        <port name="CFGSUBSYSVENDID"/>
        <port name="CFGTRNPENDINGN"/>
        <port name="CFGVENDID"/>
        <port name="CMRSTN"/>
        <port name="CMSTICKYRSTN"/>
        <port name="DBGMODE"/>
        <port name="DBGSUBMODE"/>
        <port name="DLRSTN"/>
        <port name="DRPADDR"/>
        <port is_clock="1" name="DRPCLK"/>
        <port name="DRPDI"/>
        <port name="DRPEN"/>
        <port name="DRPWE"/>
        <port name="FUNCLVLRSTN"/>
        <port name="LL2SENDASREQL1"/>
        <port name="LL2SENDENTERL1"/>
        <port name="LL2SENDENTERL23"/>
        <port name="LL2SENDPMACK"/>
        <port name="LL2SUSPENDNOW"/>
        <port name="LL2TLPRCV"/>
        <port name="MIMRXRDATA"/>
        <port name="MIMTXRDATA"/>
        <port is_clock="1" name="PIPECLK"/>
        <port name="PIPERX0CHANISALIGNED"/>
        <port name="PIPERX0CHARISK"/>
        <port name="PIPERX0DATA"/>
        <port name="PIPERX0ELECIDLE"/>
        <port name="PIPERX0PHYSTATUS"/>
        <port name="PIPERX0STATUS"/>
        <port name="PIPERX0VALID"/>
        <port name="PIPERX1CHANISALIGNED"/>
        <port name="PIPERX1CHARISK"/>
        <port name="PIPERX1DATA"/>
        <port name="PIPERX1ELECIDLE"/>
        <port name="PIPERX1PHYSTATUS"/>
        <port name="PIPERX1STATUS"/>
        <port name="PIPERX1VALID"/>
        <port name="PIPERX2CHANISALIGNED"/>
        <port name="PIPERX2CHARISK"/>
        <port name="PIPERX2DATA"/>
        <port name="PIPERX2ELECIDLE"/>
        <port name="PIPERX2PHYSTATUS"/>
        <port name="PIPERX2STATUS"/>
        <port name="PIPERX2VALID"/>
        <port name="PIPERX3CHANISALIGNED"/>
        <port name="PIPERX3CHARISK"/>
        <port name="PIPERX3DATA"/>
        <port name="PIPERX3ELECIDLE"/>
        <port name="PIPERX3PHYSTATUS"/>
        <port name="PIPERX3STATUS"/>
        <port name="PIPERX3VALID"/>
        <port name="PIPERX4CHANISALIGNED"/>
        <port name="PIPERX4CHARISK"/>
        <port name="PIPERX4DATA"/>
        <port name="PIPERX4ELECIDLE"/>
        <port name="PIPERX4PHYSTATUS"/>
        <port name="PIPERX4STATUS"/>
        <port name="PIPERX4VALID"/>
        <port name="PIPERX5CHANISALIGNED"/>
        <port name="PIPERX5CHARISK"/>
        <port name="PIPERX5DATA"/>
        <port name="PIPERX5ELECIDLE"/>
        <port name="PIPERX5PHYSTATUS"/>
        <port name="PIPERX5STATUS"/>
        <port name="PIPERX5VALID"/>
        <port name="PIPERX6CHANISALIGNED"/>
        <port name="PIPERX6CHARISK"/>
        <port name="PIPERX6DATA"/>
        <port name="PIPERX6ELECIDLE"/>
        <port name="PIPERX6PHYSTATUS"/>
        <port name="PIPERX6STATUS"/>
        <port name="PIPERX6VALID"/>
        <port name="PIPERX7CHANISALIGNED"/>
        <port name="PIPERX7CHARISK"/>
        <port name="PIPERX7DATA"/>
        <port name="PIPERX7ELECIDLE"/>
        <port name="PIPERX7PHYSTATUS"/>
        <port name="PIPERX7STATUS"/>
        <port name="PIPERX7VALID"/>
        <port name="PL2DIRECTEDLSTATE"/>
        <port name="PLDBGMODE"/>
        <port name="PLDIRECTEDLINKAUTON"/>
        <port name="PLDIRECTEDLINKCHANGE"/>
        <port name="PLDIRECTEDLINKSPEED"/>
        <port name="PLDIRECTEDLINKWIDTH"/>
        <port name="PLDIRECTEDLTSSMNEW"/>
        <port name="PLDIRECTEDLTSSMNEWVLD"/>
        <port name="PLDIRECTEDLTSSMSTALL"/>
        <port name="PLDOWNSTREAMDEEMPHSOURCE"/>
        <port name="PLRSTN"/>
        <port name="PLTRANSMITHOTRST"/>
        <port name="PLUPSTREAMPREFERDEEMPH"/>
        <port name="SYSRSTN"/>
        <port name="TL2ASPMSUSPENDCREDITCHECK"/>
        <port name="TL2PPMSUSPENDREQ"/>
        <port name="TLRSTN"/>
        <port name="TRNFCSEL"/>
        <port name="TRNRDSTRDY"/>
        <port name="TRNRFCPRET"/>
        <port name="TRNRNPOK"/>
        <port name="TRNRNPREQ"/>
        <port name="TRNTCFGGNT"/>
        <port name="TRNTD"/>
        <port name="TRNTDLLPDATA"/>
        <port name="TRNTDLLPSRCRDY"/>
        <port name="TRNTECRCGEN"/>
        <port name="TRNTEOF"/>
        <port name="TRNTERRFWD"/>
        <port name="TRNTREM"/>
        <port name="TRNTSOF"/>
        <port name="TRNTSRCDSC"/>
        <port name="TRNTSRCRDY"/>
        <port name="TRNTSTR"/>
        <port is_clock="1" name="USERCLK"/>
        <port is_clock="1" name="USERCLK2"/>
      </input_ports>
      <output_ports>
        <port name="CFGAERECRCCHECKEN"/>
        <port name="CFGAERECRCGENEN"/>
        <port name="CFGAERROOTERRCORRERRRECEIVED"/>
        <port name="CFGAERROOTERRCORRERRREPORTINGEN"/>
        <port name="CFGAERROOTERRFATALERRRECEIVED"/>
        <port name="CFGAERROOTERRFATALERRREPORTINGEN"/>
        <port name="CFGAERROOTERRNONFATALERRRECEIVED"/>
        <port name="CFGAERROOTERRNONFATALERRREPORTINGEN"/>
        <port name="CFGBRIDGESERREN"/>
        <port name="CFGCOMMANDBUSMASTERENABLE"/>
        <port name="CFGCOMMANDINTERRUPTDISABLE"/>
        <port name="CFGCOMMANDIOENABLE"/>
        <port name="CFGCOMMANDMEMENABLE"/>
        <port name="CFGCOMMANDSERREN"/>
        <port name="CFGDEVCONTROL2ARIFORWARDEN"/>
        <port name="CFGDEVCONTROL2ATOMICEGRESSBLOCK"/>
        <port name="CFGDEVCONTROL2ATOMICREQUESTEREN"/>
        <port name="CFGDEVCONTROL2CPLTIMEOUTDIS"/>
        <port name="CFGDEVCONTROL2CPLTIMEOUTVAL"/>
        <port name="CFGDEVCONTROL2IDOCPLEN"/>
        <port name="CFGDEVCONTROL2IDOREQEN"/>
        <port name="CFGDEVCONTROL2LTREN"/>
        <port name="CFGDEVCONTROL2TLPPREFIXBLOCK"/>
        <port name="CFGDEVCONTROLAUXPOWEREN"/>
        <port name="CFGDEVCONTROLCORRERRREPORTINGEN"/>
        <port name="CFGDEVCONTROLENABLERO"/>
        <port name="CFGDEVCONTROLEXTTAGEN"/>
        <port name="CFGDEVCONTROLFATALERRREPORTINGEN"/>
        <port name="CFGDEVCONTROLMAXPAYLOAD"/>
        <port name="CFGDEVCONTROLMAXREADREQ"/>
        <port name="CFGDEVCONTROLNONFATALREPORTINGEN"/>
        <port name="CFGDEVCONTROLNOSNOOPEN"/>
        <port name="CFGDEVCONTROLPHANTOMEN"/>
        <port name="CFGDEVCONTROLURERRREPORTINGEN"/>
        <port name="CFGDEVSTATUSCORRERRDETECTED"/>
        <port name="CFGDEVSTATUSFATALERRDETECTED"/>
        <port name="CFGDEVSTATUSNONFATALERRDETECTED"/>
        <port name="CFGDEVSTATUSURDETECTED"/>
        <port name="CFGERRAERHEADERLOGSETN"/>
        <port name="CFGERRCPLRDYN"/>
        <port name="CFGINTERRUPTDO"/>
        <port name="CFGINTERRUPTMMENABLE"/>
        <port name="CFGINTERRUPTMSIENABLE"/>
        <port name="CFGINTERRUPTMSIXENABLE"/>
        <port name="CFGINTERRUPTMSIXFM"/>
        <port name="CFGINTERRUPTRDYN"/>
        <port name="CFGLINKCONTROLASPMCONTROL"/>
        <port name="CFGLINKCONTROLAUTOBANDWIDTHINTEN"/>
        <port name="CFGLINKCONTROLBANDWIDTHINTEN"/>
        <port name="CFGLINKCONTROLCLOCKPMEN"/>
        <port name="CFGLINKCONTROLCOMMONCLOCK"/>
        <port name="CFGLINKCONTROLEXTENDEDSYNC"/>
        <port name="CFGLINKCONTROLHWAUTOWIDTHDIS"/>
        <port name="CFGLINKCONTROLLINKDISABLE"/>
        <port name="CFGLINKCONTROLRCB"/>
        <port name="CFGLINKCONTROLRETRAINLINK"/>
        <port name="CFGLINKSTATUSAUTOBANDWIDTHSTATUS"/>
        <port name="CFGLINKSTATUSBANDWIDTHSTATUS"/>
        <port name="CFGLINKSTATUSCURRENTSPEED"/>
        <port name="CFGLINKSTATUSDLLACTIVE"/>
        <port name="CFGLINKSTATUSLINKTRAINING"/>
        <port name="CFGLINKSTATUSNEGOTIATEDWIDTH"/>
        <port name="CFGMGMTDO"/>
        <port name="CFGMGMTRDWRDONEN"/>
        <port name="CFGMSGDATA"/>
        <port name="CFGMSGRECEIVED"/>
        <port name="CFGMSGRECEIVEDASSERTINTA"/>
        <port name="CFGMSGRECEIVEDASSERTINTB"/>
        <port name="CFGMSGRECEIVEDASSERTINTC"/>
        <port name="CFGMSGRECEIVEDASSERTINTD"/>
        <port name="CFGMSGRECEIVEDDEASSERTINTA"/>
        <port name="CFGMSGRECEIVEDDEASSERTINTB"/>
        <port name="CFGMSGRECEIVEDDEASSERTINTC"/>
        <port name="CFGMSGRECEIVEDDEASSERTINTD"/>
        <port name="CFGMSGRECEIVEDERRCOR"/>
        <port name="CFGMSGRECEIVEDERRFATAL"/>
        <port name="CFGMSGRECEIVEDERRNONFATAL"/>
        <port name="CFGMSGRECEIVEDPMASNAK"/>
        <port name="CFGMSGRECEIVEDPMETO"/>
        <port name="CFGMSGRECEIVEDPMETOACK"/>
        <port name="CFGMSGRECEIVEDPMPME"/>
        <port name="CFGMSGRECEIVEDSETSLOTPOWERLIMIT"/>
        <port name="CFGMSGRECEIVEDUNLOCK"/>
        <port name="CFGPCIELINKSTATE"/>
        <port name="CFGPMCSRPMEEN"/>
        <port name="CFGPMCSRPMESTATUS"/>
        <port name="CFGPMCSRPOWERSTATE"/>
        <port name="CFGPMRCVASREQL1N"/>
        <port name="CFGPMRCVENTERL1N"/>
        <port name="CFGPMRCVENTERL23N"/>
        <port name="CFGPMRCVREQACKN"/>
        <port name="CFGROOTCONTROLPMEINTEN"/>
        <port name="CFGROOTCONTROLSYSERRCORRERREN"/>
        <port name="CFGROOTCONTROLSYSERRFATALERREN"/>
        <port name="CFGROOTCONTROLSYSERRNONFATALERREN"/>
        <port name="CFGSLOTCONTROLELECTROMECHILCTLPULSE"/>
        <port name="CFGTRANSACTION"/>
        <port name="CFGTRANSACTIONADDR"/>
        <port name="CFGTRANSACTIONTYPE"/>
        <port name="CFGVCTCVCMAP"/>
        <port name="DBGSCLRA"/>
        <port name="DBGSCLRB"/>
        <port name="DBGSCLRC"/>
        <port name="DBGSCLRD"/>
        <port name="DBGSCLRE"/>
        <port name="DBGSCLRF"/>
        <port name="DBGSCLRG"/>
        <port name="DBGSCLRH"/>
        <port name="DBGSCLRI"/>
        <port name="DBGSCLRJ"/>
        <port name="DBGSCLRK"/>
        <port name="DBGVECA"/>
        <port name="DBGVECB"/>
        <port name="DBGVECC"/>
        <port name="DRPDO"/>
        <port name="DRPRDY"/>
        <port name="LL2BADDLLPERR"/>
        <port name="LL2BADTLPERR"/>
        <port name="LL2LINKSTATUS"/>
        <port name="LL2PROTOCOLERR"/>
        <port name="LL2RECEIVERERR"/>
        <port name="LL2REPLAYROERR"/>
        <port name="LL2REPLAYTOERR"/>
        <port name="LL2SUSPENDOK"/>
        <port name="LL2TFCINIT1SEQ"/>
        <port name="LL2TFCINIT2SEQ"/>
        <port name="LL2TXIDLE"/>
        <port name="LNKCLKEN"/>
        <port name="MIMRXRADDR"/>
        <port name="MIMRXREN"/>
        <port name="MIMRXWADDR"/>
        <port name="MIMRXWDATA"/>
        <port name="MIMRXWEN"/>
        <port name="MIMTXRADDR"/>
        <port name="MIMTXREN"/>
        <port name="MIMTXWADDR"/>
        <port name="MIMTXWDATA"/>
        <port name="MIMTXWEN"/>
        <port name="PIPERX0POLARITY"/>
        <port name="PIPERX1POLARITY"/>
        <port name="PIPERX2POLARITY"/>
        <port name="PIPERX3POLARITY"/>
        <port name="PIPERX4POLARITY"/>
        <port name="PIPERX5POLARITY"/>
        <port name="PIPERX6POLARITY"/>
        <port name="PIPERX7POLARITY"/>
        <port name="PIPETX0CHARISK"/>
        <port name="PIPETX0COMPLIANCE"/>
        <port name="PIPETX0DATA"/>
        <port name="PIPETX0ELECIDLE"/>
        <port name="PIPETX0POWERDOWN"/>
        <port name="PIPETX1CHARISK"/>
        <port name="PIPETX1COMPLIANCE"/>
        <port name="PIPETX1DATA"/>
        <port name="PIPETX1ELECIDLE"/>
        <port name="PIPETX1POWERDOWN"/>
        <port name="PIPETX2CHARISK"/>
        <port name="PIPETX2COMPLIANCE"/>
        <port name="PIPETX2DATA"/>
        <port name="PIPETX2ELECIDLE"/>
        <port name="PIPETX2POWERDOWN"/>
        <port name="PIPETX3CHARISK"/>
        <port name="PIPETX3COMPLIANCE"/>
        <port name="PIPETX3DATA"/>
        <port name="PIPETX3ELECIDLE"/>
        <port name="PIPETX3POWERDOWN"/>
        <port name="PIPETX4CHARISK"/>
        <port name="PIPETX4COMPLIANCE"/>
        <port name="PIPETX4DATA"/>
        <port name="PIPETX4ELECIDLE"/>
        <port name="PIPETX4POWERDOWN"/>
        <port name="PIPETX5CHARISK"/>
        <port name="PIPETX5COMPLIANCE"/>
        <port name="PIPETX5DATA"/>
        <port name="PIPETX5ELECIDLE"/>
        <port name="PIPETX5POWERDOWN"/>
        <port name="PIPETX6CHARISK"/>
        <port name="PIPETX6COMPLIANCE"/>
        <port name="PIPETX6DATA"/>
        <port name="PIPETX6ELECIDLE"/>
        <port name="PIPETX6POWERDOWN"/>
        <port name="PIPETX7CHARISK"/>
        <port name="PIPETX7COMPLIANCE"/>
        <port name="PIPETX7DATA"/>
        <port name="PIPETX7ELECIDLE"/>
        <port name="PIPETX7POWERDOWN"/>
        <port name="PIPETXDEEMPH"/>
        <port name="PIPETXMARGIN"/>
        <port name="PIPETXRATE"/>
        <port name="PIPETXRCVRDET"/>
        <port name="PIPETXRESET"/>
        <port name="PL2L0REQ"/>
        <port name="PL2LINKUP"/>
        <port name="PL2RECEIVERERR"/>
        <port name="PL2RECOVERY"/>
        <port name="PL2RXELECIDLE"/>
        <port name="PL2RXPMSTATE"/>
        <port name="PL2SUSPENDOK"/>
        <port name="PLDBGVEC"/>
        <port name="PLDIRECTEDCHANGEDONE"/>
        <port name="PLINITIALLINKWIDTH"/>
        <port name="PLLANEREVERSALMODE"/>
        <port name="PLLINKGEN2CAP"/>
        <port name="PLLINKPARTNERGEN2SUPPORTED"/>
        <port name="PLLINKUPCFGCAP"/>
        <port name="PLLTSSMSTATE"/>
        <port name="PLPHYLNKUPN"/>
        <port name="PLRECEIVEDHOTRST"/>
        <port name="PLRXPMSTATE"/>
        <port name="PLSELLNKRATE"/>
        <port name="PLSELLNKWIDTH"/>
        <port name="PLTXPMSTATE"/>
        <port name="RECEIVEDFUNCLVLRSTN"/>
        <port name="TL2ASPMSUSPENDCREDITCHECKOK"/>
        <port name="TL2ASPMSUSPENDREQ"/>
        <port name="TL2ERRFCPE"/>
        <port name="TL2ERRHDR"/>
        <port name="TL2ERRMALFORMED"/>
        <port name="TL2ERRRXOVERFLOW"/>
        <port name="TL2PPMSUSPENDOK"/>
        <port name="TRNFCCPLD"/>
        <port name="TRNFCCPLH"/>
        <port name="TRNFCNPD"/>
        <port name="TRNFCNPH"/>
        <port name="TRNFCPD"/>
        <port name="TRNFCPH"/>
        <port name="TRNLNKUP"/>
        <port name="TRNRBARHIT"/>
        <port name="TRNRD"/>
        <port name="TRNRDLLPDATA"/>
        <port name="TRNRDLLPSRCRDY"/>
        <port name="TRNRECRCERR"/>
        <port name="TRNREOF"/>
        <port name="TRNRERRFWD"/>
        <port name="TRNRREM"/>
        <port name="TRNRSOF"/>
        <port name="TRNRSRCDSC"/>
        <port name="TRNRSRCRDY"/>
        <port name="TRNTBUFAV"/>
        <port name="TRNTCFGREQ"/>
        <port name="TRNTDLLPDSTRDY"/>
        <port name="TRNTDSTRDY"/>
        <port name="TRNTERRDROP"/>
        <port name="USERRSTN"/>
      </output_ports>
    </model>
    <model name="VCC">
      <input_ports/>
      <output_ports>
        <port name="VCC"/>
      </output_ports>
    </model>
    <model name="GND">
      <input_ports/>
      <output_ports>
        <port name="GND"/>
      </output_ports>
    </model>
  </models>
  <tiles>
    <tile name="BLK-TL-CLBLL_L">
      <sub_tile capacity="1" name="BLK-TL-CLBLL_L_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_LL_A1" num_pins="1"/>
        <input name="CLBLL_LL_A2" num_pins="1"/>
        <input name="CLBLL_LL_A3" num_pins="1"/>
        <input name="CLBLL_LL_A4" num_pins="1"/>
        <input name="CLBLL_LL_A5" num_pins="1"/>
        <input name="CLBLL_LL_A6" num_pins="1"/>
        <input name="CLBLL_LL_AX" num_pins="1"/>
        <input name="CLBLL_LL_B1" num_pins="1"/>
        <input name="CLBLL_LL_B2" num_pins="1"/>
        <input name="CLBLL_LL_B3" num_pins="1"/>
        <input name="CLBLL_LL_B4" num_pins="1"/>
        <input name="CLBLL_LL_B5" num_pins="1"/>
        <input name="CLBLL_LL_B6" num_pins="1"/>
        <input name="CLBLL_LL_BX" num_pins="1"/>
        <input name="CLBLL_LL_C1" num_pins="1"/>
        <input name="CLBLL_LL_C2" num_pins="1"/>
        <input name="CLBLL_LL_C3" num_pins="1"/>
        <input name="CLBLL_LL_C4" num_pins="1"/>
        <input name="CLBLL_LL_C5" num_pins="1"/>
        <input name="CLBLL_LL_C6" num_pins="1"/>
        <input name="CLBLL_LL_CE" num_pins="1"/>
        <input name="CLBLL_LL_CIN" num_pins="1"/>
        <clock name="CLBLL_LL_CLK" num_pins="1"/>
        <input name="CLBLL_LL_CX" num_pins="1"/>
        <input name="CLBLL_LL_D1" num_pins="1"/>
        <input name="CLBLL_LL_D2" num_pins="1"/>
        <input name="CLBLL_LL_D3" num_pins="1"/>
        <input name="CLBLL_LL_D4" num_pins="1"/>
        <input name="CLBLL_LL_D5" num_pins="1"/>
        <input name="CLBLL_LL_D6" num_pins="1"/>
        <input name="CLBLL_LL_DX" num_pins="1"/>
        <input name="CLBLL_LL_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_LL_A" num_pins="1"/>
        <output name="CLBLL_LL_AMUX" num_pins="1"/>
        <output name="CLBLL_LL_AQ" num_pins="1"/>
        <output name="CLBLL_LL_B" num_pins="1"/>
        <output name="CLBLL_LL_BMUX" num_pins="1"/>
        <output name="CLBLL_LL_BQ" num_pins="1"/>
        <output name="CLBLL_LL_C" num_pins="1"/>
        <output name="CLBLL_LL_CMUX" num_pins="1"/>
        <output name="CLBLL_LL_COUT" num_pins="1"/>
        <output name="CLBLL_LL_CQ" num_pins="1"/>
        <output name="CLBLL_LL_D" num_pins="1"/>
        <output name="CLBLL_LL_DMUX" num_pins="1"/>
        <output name="CLBLL_LL_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CE BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CLK BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_SR BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D6</loc>
          <loc side="bottom">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_COUT</loc>
          <loc side="top">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLL_L_SLICEL_1">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_L_A1" num_pins="1"/>
        <input name="CLBLL_L_A2" num_pins="1"/>
        <input name="CLBLL_L_A3" num_pins="1"/>
        <input name="CLBLL_L_A4" num_pins="1"/>
        <input name="CLBLL_L_A5" num_pins="1"/>
        <input name="CLBLL_L_A6" num_pins="1"/>
        <input name="CLBLL_L_AX" num_pins="1"/>
        <input name="CLBLL_L_B1" num_pins="1"/>
        <input name="CLBLL_L_B2" num_pins="1"/>
        <input name="CLBLL_L_B3" num_pins="1"/>
        <input name="CLBLL_L_B4" num_pins="1"/>
        <input name="CLBLL_L_B5" num_pins="1"/>
        <input name="CLBLL_L_B6" num_pins="1"/>
        <input name="CLBLL_L_BX" num_pins="1"/>
        <input name="CLBLL_L_C1" num_pins="1"/>
        <input name="CLBLL_L_C2" num_pins="1"/>
        <input name="CLBLL_L_C3" num_pins="1"/>
        <input name="CLBLL_L_C4" num_pins="1"/>
        <input name="CLBLL_L_C5" num_pins="1"/>
        <input name="CLBLL_L_C6" num_pins="1"/>
        <input name="CLBLL_L_CE" num_pins="1"/>
        <input name="CLBLL_L_CIN" num_pins="1"/>
        <clock name="CLBLL_L_CLK" num_pins="1"/>
        <input name="CLBLL_L_CX" num_pins="1"/>
        <input name="CLBLL_L_D1" num_pins="1"/>
        <input name="CLBLL_L_D2" num_pins="1"/>
        <input name="CLBLL_L_D3" num_pins="1"/>
        <input name="CLBLL_L_D4" num_pins="1"/>
        <input name="CLBLL_L_D5" num_pins="1"/>
        <input name="CLBLL_L_D6" num_pins="1"/>
        <input name="CLBLL_L_DX" num_pins="1"/>
        <input name="CLBLL_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_L_A" num_pins="1"/>
        <output name="CLBLL_L_AMUX" num_pins="1"/>
        <output name="CLBLL_L_AQ" num_pins="1"/>
        <output name="CLBLL_L_B" num_pins="1"/>
        <output name="CLBLL_L_BMUX" num_pins="1"/>
        <output name="CLBLL_L_BQ" num_pins="1"/>
        <output name="CLBLL_L_C" num_pins="1"/>
        <output name="CLBLL_L_CMUX" num_pins="1"/>
        <output name="CLBLL_L_COUT" num_pins="1"/>
        <output name="CLBLL_L_CQ" num_pins="1"/>
        <output name="CLBLL_L_D" num_pins="1"/>
        <output name="CLBLL_L_DMUX" num_pins="1"/>
        <output name="CLBLL_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_SR BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CE BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CLK BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AQ</loc>
          <loc side="top">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CIN</loc>
          <loc side="bottom">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLBLL_R">
      <sub_tile capacity="1" name="BLK-TL-CLBLL_R_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_LL_A1" num_pins="1"/>
        <input name="CLBLL_LL_A2" num_pins="1"/>
        <input name="CLBLL_LL_A3" num_pins="1"/>
        <input name="CLBLL_LL_A4" num_pins="1"/>
        <input name="CLBLL_LL_A5" num_pins="1"/>
        <input name="CLBLL_LL_A6" num_pins="1"/>
        <input name="CLBLL_LL_AX" num_pins="1"/>
        <input name="CLBLL_LL_B1" num_pins="1"/>
        <input name="CLBLL_LL_B2" num_pins="1"/>
        <input name="CLBLL_LL_B3" num_pins="1"/>
        <input name="CLBLL_LL_B4" num_pins="1"/>
        <input name="CLBLL_LL_B5" num_pins="1"/>
        <input name="CLBLL_LL_B6" num_pins="1"/>
        <input name="CLBLL_LL_BX" num_pins="1"/>
        <input name="CLBLL_LL_C1" num_pins="1"/>
        <input name="CLBLL_LL_C2" num_pins="1"/>
        <input name="CLBLL_LL_C3" num_pins="1"/>
        <input name="CLBLL_LL_C4" num_pins="1"/>
        <input name="CLBLL_LL_C5" num_pins="1"/>
        <input name="CLBLL_LL_C6" num_pins="1"/>
        <input name="CLBLL_LL_CE" num_pins="1"/>
        <input name="CLBLL_LL_CIN" num_pins="1"/>
        <clock name="CLBLL_LL_CLK" num_pins="1"/>
        <input name="CLBLL_LL_CX" num_pins="1"/>
        <input name="CLBLL_LL_D1" num_pins="1"/>
        <input name="CLBLL_LL_D2" num_pins="1"/>
        <input name="CLBLL_LL_D3" num_pins="1"/>
        <input name="CLBLL_LL_D4" num_pins="1"/>
        <input name="CLBLL_LL_D5" num_pins="1"/>
        <input name="CLBLL_LL_D6" num_pins="1"/>
        <input name="CLBLL_LL_DX" num_pins="1"/>
        <input name="CLBLL_LL_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_LL_A" num_pins="1"/>
        <output name="CLBLL_LL_AMUX" num_pins="1"/>
        <output name="CLBLL_LL_AQ" num_pins="1"/>
        <output name="CLBLL_LL_B" num_pins="1"/>
        <output name="CLBLL_LL_BMUX" num_pins="1"/>
        <output name="CLBLL_LL_BQ" num_pins="1"/>
        <output name="CLBLL_LL_C" num_pins="1"/>
        <output name="CLBLL_LL_CMUX" num_pins="1"/>
        <output name="CLBLL_LL_COUT" num_pins="1"/>
        <output name="CLBLL_LL_CQ" num_pins="1"/>
        <output name="CLBLL_LL_D" num_pins="1"/>
        <output name="CLBLL_LL_DMUX" num_pins="1"/>
        <output name="CLBLL_LL_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CE BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CLK BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_SR BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C1</loc>
          <loc side="top">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CIN</loc>
          <loc side="bottom">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLL_R_SLICEL_1">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_L_A1" num_pins="1"/>
        <input name="CLBLL_L_A2" num_pins="1"/>
        <input name="CLBLL_L_A3" num_pins="1"/>
        <input name="CLBLL_L_A4" num_pins="1"/>
        <input name="CLBLL_L_A5" num_pins="1"/>
        <input name="CLBLL_L_A6" num_pins="1"/>
        <input name="CLBLL_L_AX" num_pins="1"/>
        <input name="CLBLL_L_B1" num_pins="1"/>
        <input name="CLBLL_L_B2" num_pins="1"/>
        <input name="CLBLL_L_B3" num_pins="1"/>
        <input name="CLBLL_L_B4" num_pins="1"/>
        <input name="CLBLL_L_B5" num_pins="1"/>
        <input name="CLBLL_L_B6" num_pins="1"/>
        <input name="CLBLL_L_BX" num_pins="1"/>
        <input name="CLBLL_L_C1" num_pins="1"/>
        <input name="CLBLL_L_C2" num_pins="1"/>
        <input name="CLBLL_L_C3" num_pins="1"/>
        <input name="CLBLL_L_C4" num_pins="1"/>
        <input name="CLBLL_L_C5" num_pins="1"/>
        <input name="CLBLL_L_C6" num_pins="1"/>
        <input name="CLBLL_L_CE" num_pins="1"/>
        <input name="CLBLL_L_CIN" num_pins="1"/>
        <clock name="CLBLL_L_CLK" num_pins="1"/>
        <input name="CLBLL_L_CX" num_pins="1"/>
        <input name="CLBLL_L_D1" num_pins="1"/>
        <input name="CLBLL_L_D2" num_pins="1"/>
        <input name="CLBLL_L_D3" num_pins="1"/>
        <input name="CLBLL_L_D4" num_pins="1"/>
        <input name="CLBLL_L_D5" num_pins="1"/>
        <input name="CLBLL_L_D6" num_pins="1"/>
        <input name="CLBLL_L_DX" num_pins="1"/>
        <input name="CLBLL_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_L_A" num_pins="1"/>
        <output name="CLBLL_L_AMUX" num_pins="1"/>
        <output name="CLBLL_L_AQ" num_pins="1"/>
        <output name="CLBLL_L_B" num_pins="1"/>
        <output name="CLBLL_L_BMUX" num_pins="1"/>
        <output name="CLBLL_L_BQ" num_pins="1"/>
        <output name="CLBLL_L_C" num_pins="1"/>
        <output name="CLBLL_L_CMUX" num_pins="1"/>
        <output name="CLBLL_L_COUT" num_pins="1"/>
        <output name="CLBLL_L_CQ" num_pins="1"/>
        <output name="CLBLL_L_D" num_pins="1"/>
        <output name="CLBLL_L_DMUX" num_pins="1"/>
        <output name="CLBLL_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CE BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_SR BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CLK BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AMUX</loc>
          <loc side="bottom">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_COUT</loc>
          <loc side="top">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLBLM_L">
      <sub_tile capacity="1" name="BLK-TL-CLBLM_L_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_L_A1" num_pins="1"/>
        <input name="CLBLM_L_A2" num_pins="1"/>
        <input name="CLBLM_L_A3" num_pins="1"/>
        <input name="CLBLM_L_A4" num_pins="1"/>
        <input name="CLBLM_L_A5" num_pins="1"/>
        <input name="CLBLM_L_A6" num_pins="1"/>
        <input name="CLBLM_L_AX" num_pins="1"/>
        <input name="CLBLM_L_B1" num_pins="1"/>
        <input name="CLBLM_L_B2" num_pins="1"/>
        <input name="CLBLM_L_B3" num_pins="1"/>
        <input name="CLBLM_L_B4" num_pins="1"/>
        <input name="CLBLM_L_B5" num_pins="1"/>
        <input name="CLBLM_L_B6" num_pins="1"/>
        <input name="CLBLM_L_BX" num_pins="1"/>
        <input name="CLBLM_L_C1" num_pins="1"/>
        <input name="CLBLM_L_C2" num_pins="1"/>
        <input name="CLBLM_L_C3" num_pins="1"/>
        <input name="CLBLM_L_C4" num_pins="1"/>
        <input name="CLBLM_L_C5" num_pins="1"/>
        <input name="CLBLM_L_C6" num_pins="1"/>
        <input name="CLBLM_L_CE" num_pins="1"/>
        <input name="CLBLM_L_CIN" num_pins="1"/>
        <clock name="CLBLM_L_CLK" num_pins="1"/>
        <input name="CLBLM_L_CX" num_pins="1"/>
        <input name="CLBLM_L_D1" num_pins="1"/>
        <input name="CLBLM_L_D2" num_pins="1"/>
        <input name="CLBLM_L_D3" num_pins="1"/>
        <input name="CLBLM_L_D4" num_pins="1"/>
        <input name="CLBLM_L_D5" num_pins="1"/>
        <input name="CLBLM_L_D6" num_pins="1"/>
        <input name="CLBLM_L_DX" num_pins="1"/>
        <input name="CLBLM_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_L_A" num_pins="1"/>
        <output name="CLBLM_L_AMUX" num_pins="1"/>
        <output name="CLBLM_L_AQ" num_pins="1"/>
        <output name="CLBLM_L_B" num_pins="1"/>
        <output name="CLBLM_L_BMUX" num_pins="1"/>
        <output name="CLBLM_L_BQ" num_pins="1"/>
        <output name="CLBLM_L_C" num_pins="1"/>
        <output name="CLBLM_L_CMUX" num_pins="1"/>
        <output name="CLBLM_L_COUT" num_pins="1"/>
        <output name="CLBLM_L_CQ" num_pins="1"/>
        <output name="CLBLM_L_D" num_pins="1"/>
        <output name="CLBLM_L_DMUX" num_pins="1"/>
        <output name="CLBLM_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B3 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D4 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A4 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D3 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D6 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CE BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C6 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CLK BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_SR BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C3 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C4 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B6 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A6 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A3 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B4</loc>
          <loc side="bottom">BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_COUT</loc>
          <loc side="top">BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLM_L_SLICEM_1">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_M_A1" num_pins="1"/>
        <input name="CLBLM_M_A2" num_pins="1"/>
        <input name="CLBLM_M_A3" num_pins="1"/>
        <input name="CLBLM_M_A4" num_pins="1"/>
        <input name="CLBLM_M_A5" num_pins="1"/>
        <input name="CLBLM_M_A6" num_pins="1"/>
        <input name="CLBLM_M_AI" num_pins="1"/>
        <input name="CLBLM_M_AX" num_pins="1"/>
        <input name="CLBLM_M_B1" num_pins="1"/>
        <input name="CLBLM_M_B2" num_pins="1"/>
        <input name="CLBLM_M_B3" num_pins="1"/>
        <input name="CLBLM_M_B4" num_pins="1"/>
        <input name="CLBLM_M_B5" num_pins="1"/>
        <input name="CLBLM_M_B6" num_pins="1"/>
        <input name="CLBLM_M_BI" num_pins="1"/>
        <input name="CLBLM_M_BX" num_pins="1"/>
        <input name="CLBLM_M_C1" num_pins="1"/>
        <input name="CLBLM_M_C2" num_pins="1"/>
        <input name="CLBLM_M_C3" num_pins="1"/>
        <input name="CLBLM_M_C4" num_pins="1"/>
        <input name="CLBLM_M_C5" num_pins="1"/>
        <input name="CLBLM_M_C6" num_pins="1"/>
        <input name="CLBLM_M_CE" num_pins="1"/>
        <input name="CLBLM_M_CI" num_pins="1"/>
        <input name="CLBLM_M_CIN" num_pins="1"/>
        <clock name="CLBLM_M_CLK" num_pins="1"/>
        <input name="CLBLM_M_CX" num_pins="1"/>
        <input name="CLBLM_M_D1" num_pins="1"/>
        <input name="CLBLM_M_D2" num_pins="1"/>
        <input name="CLBLM_M_D3" num_pins="1"/>
        <input name="CLBLM_M_D4" num_pins="1"/>
        <input name="CLBLM_M_D5" num_pins="1"/>
        <input name="CLBLM_M_D6" num_pins="1"/>
        <input name="CLBLM_M_DI" num_pins="1"/>
        <input name="CLBLM_M_DX" num_pins="1"/>
        <input name="CLBLM_M_SR" num_pins="1"/>
        <input name="CLBLM_M_WE" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_M_A" num_pins="1"/>
        <output name="CLBLM_M_AMUX" num_pins="1"/>
        <output name="CLBLM_M_AQ" num_pins="1"/>
        <output name="CLBLM_M_B" num_pins="1"/>
        <output name="CLBLM_M_BMUX" num_pins="1"/>
        <output name="CLBLM_M_BQ" num_pins="1"/>
        <output name="CLBLM_M_C" num_pins="1"/>
        <output name="CLBLM_M_CMUX" num_pins="1"/>
        <output name="CLBLM_M_COUT" num_pins="1"/>
        <output name="CLBLM_M_CQ" num_pins="1"/>
        <output name="CLBLM_M_D" num_pins="1"/>
        <output name="CLBLM_M_DMUX" num_pins="1"/>
        <output name="CLBLM_M_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C5 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D4 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AQ BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A2 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BQ BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C2 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_SR BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CLK BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A6 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D2 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B3 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DQ BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D5 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A1 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BMUX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D6 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B5 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DMUX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B1 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A3 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C3 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D1 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AMUX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DI BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B6 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C6 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CMUX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CE BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C4 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CI BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A5 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BI BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B4 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AI BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D3 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A4 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CQ BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_WE BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B2 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C1</loc>
          <loc side="bottom">BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_COUT</loc>
          <loc side="top">BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEM" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A" to="BLK-TL-SLICEM.A"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A1" to="BLK-TL-SLICEM.A1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A2" to="BLK-TL-SLICEM.A2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A3" to="BLK-TL-SLICEM.A3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A4" to="BLK-TL-SLICEM.A4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A5" to="BLK-TL-SLICEM.A5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A6" to="BLK-TL-SLICEM.A6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AI" to="BLK-TL-SLICEM.AI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AMUX" to="BLK-TL-SLICEM.AMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AQ" to="BLK-TL-SLICEM.AQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AX" to="BLK-TL-SLICEM.AX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B" to="BLK-TL-SLICEM.B"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B1" to="BLK-TL-SLICEM.B1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B2" to="BLK-TL-SLICEM.B2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B3" to="BLK-TL-SLICEM.B3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B4" to="BLK-TL-SLICEM.B4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B5" to="BLK-TL-SLICEM.B5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B6" to="BLK-TL-SLICEM.B6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BI" to="BLK-TL-SLICEM.BI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BMUX" to="BLK-TL-SLICEM.BMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BQ" to="BLK-TL-SLICEM.BQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BX" to="BLK-TL-SLICEM.BX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C" to="BLK-TL-SLICEM.C"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C1" to="BLK-TL-SLICEM.C1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C2" to="BLK-TL-SLICEM.C2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C3" to="BLK-TL-SLICEM.C3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C4" to="BLK-TL-SLICEM.C4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C5" to="BLK-TL-SLICEM.C5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C6" to="BLK-TL-SLICEM.C6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CE" to="BLK-TL-SLICEM.CE"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CI" to="BLK-TL-SLICEM.CI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CIN" to="BLK-TL-SLICEM.CIN"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CLK" to="BLK-TL-SLICEM.CLK"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CMUX" to="BLK-TL-SLICEM.CMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_COUT" to="BLK-TL-SLICEM.COUT"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CQ" to="BLK-TL-SLICEM.CQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CX" to="BLK-TL-SLICEM.CX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D" to="BLK-TL-SLICEM.D"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D1" to="BLK-TL-SLICEM.D1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D2" to="BLK-TL-SLICEM.D2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D3" to="BLK-TL-SLICEM.D3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D4" to="BLK-TL-SLICEM.D4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D5" to="BLK-TL-SLICEM.D5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D6" to="BLK-TL-SLICEM.D6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DI" to="BLK-TL-SLICEM.DI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DMUX" to="BLK-TL-SLICEM.DMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DQ" to="BLK-TL-SLICEM.DQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DX" to="BLK-TL-SLICEM.DX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_SR" to="BLK-TL-SLICEM.SR"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_WE" to="BLK-TL-SLICEM.WE"/>
          </site>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLBLM_R">
      <sub_tile capacity="1" name="BLK-TL-CLBLM_R_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_L_A1" num_pins="1"/>
        <input name="CLBLM_L_A2" num_pins="1"/>
        <input name="CLBLM_L_A3" num_pins="1"/>
        <input name="CLBLM_L_A4" num_pins="1"/>
        <input name="CLBLM_L_A5" num_pins="1"/>
        <input name="CLBLM_L_A6" num_pins="1"/>
        <input name="CLBLM_L_AX" num_pins="1"/>
        <input name="CLBLM_L_B1" num_pins="1"/>
        <input name="CLBLM_L_B2" num_pins="1"/>
        <input name="CLBLM_L_B3" num_pins="1"/>
        <input name="CLBLM_L_B4" num_pins="1"/>
        <input name="CLBLM_L_B5" num_pins="1"/>
        <input name="CLBLM_L_B6" num_pins="1"/>
        <input name="CLBLM_L_BX" num_pins="1"/>
        <input name="CLBLM_L_C1" num_pins="1"/>
        <input name="CLBLM_L_C2" num_pins="1"/>
        <input name="CLBLM_L_C3" num_pins="1"/>
        <input name="CLBLM_L_C4" num_pins="1"/>
        <input name="CLBLM_L_C5" num_pins="1"/>
        <input name="CLBLM_L_C6" num_pins="1"/>
        <input name="CLBLM_L_CE" num_pins="1"/>
        <input name="CLBLM_L_CIN" num_pins="1"/>
        <clock name="CLBLM_L_CLK" num_pins="1"/>
        <input name="CLBLM_L_CX" num_pins="1"/>
        <input name="CLBLM_L_D1" num_pins="1"/>
        <input name="CLBLM_L_D2" num_pins="1"/>
        <input name="CLBLM_L_D3" num_pins="1"/>
        <input name="CLBLM_L_D4" num_pins="1"/>
        <input name="CLBLM_L_D5" num_pins="1"/>
        <input name="CLBLM_L_D6" num_pins="1"/>
        <input name="CLBLM_L_DX" num_pins="1"/>
        <input name="CLBLM_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_L_A" num_pins="1"/>
        <output name="CLBLM_L_AMUX" num_pins="1"/>
        <output name="CLBLM_L_AQ" num_pins="1"/>
        <output name="CLBLM_L_B" num_pins="1"/>
        <output name="CLBLM_L_BMUX" num_pins="1"/>
        <output name="CLBLM_L_BQ" num_pins="1"/>
        <output name="CLBLM_L_C" num_pins="1"/>
        <output name="CLBLM_L_CMUX" num_pins="1"/>
        <output name="CLBLM_L_COUT" num_pins="1"/>
        <output name="CLBLM_L_CQ" num_pins="1"/>
        <output name="CLBLM_L_D" num_pins="1"/>
        <output name="CLBLM_L_DMUX" num_pins="1"/>
        <output name="CLBLM_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C6 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CLK BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C4 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B6 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A6 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A4 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CE BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B4 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D6 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_SR BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D4</loc>
          <loc side="top">BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CIN</loc>
          <loc side="bottom">BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLM_R_SLICEM_1">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_M_A1" num_pins="1"/>
        <input name="CLBLM_M_A2" num_pins="1"/>
        <input name="CLBLM_M_A3" num_pins="1"/>
        <input name="CLBLM_M_A4" num_pins="1"/>
        <input name="CLBLM_M_A5" num_pins="1"/>
        <input name="CLBLM_M_A6" num_pins="1"/>
        <input name="CLBLM_M_AI" num_pins="1"/>
        <input name="CLBLM_M_AX" num_pins="1"/>
        <input name="CLBLM_M_B1" num_pins="1"/>
        <input name="CLBLM_M_B2" num_pins="1"/>
        <input name="CLBLM_M_B3" num_pins="1"/>
        <input name="CLBLM_M_B4" num_pins="1"/>
        <input name="CLBLM_M_B5" num_pins="1"/>
        <input name="CLBLM_M_B6" num_pins="1"/>
        <input name="CLBLM_M_BI" num_pins="1"/>
        <input name="CLBLM_M_BX" num_pins="1"/>
        <input name="CLBLM_M_C1" num_pins="1"/>
        <input name="CLBLM_M_C2" num_pins="1"/>
        <input name="CLBLM_M_C3" num_pins="1"/>
        <input name="CLBLM_M_C4" num_pins="1"/>
        <input name="CLBLM_M_C5" num_pins="1"/>
        <input name="CLBLM_M_C6" num_pins="1"/>
        <input name="CLBLM_M_CE" num_pins="1"/>
        <input name="CLBLM_M_CI" num_pins="1"/>
        <input name="CLBLM_M_CIN" num_pins="1"/>
        <clock name="CLBLM_M_CLK" num_pins="1"/>
        <input name="CLBLM_M_CX" num_pins="1"/>
        <input name="CLBLM_M_D1" num_pins="1"/>
        <input name="CLBLM_M_D2" num_pins="1"/>
        <input name="CLBLM_M_D3" num_pins="1"/>
        <input name="CLBLM_M_D4" num_pins="1"/>
        <input name="CLBLM_M_D5" num_pins="1"/>
        <input name="CLBLM_M_D6" num_pins="1"/>
        <input name="CLBLM_M_DI" num_pins="1"/>
        <input name="CLBLM_M_DX" num_pins="1"/>
        <input name="CLBLM_M_SR" num_pins="1"/>
        <input name="CLBLM_M_WE" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_M_A" num_pins="1"/>
        <output name="CLBLM_M_AMUX" num_pins="1"/>
        <output name="CLBLM_M_AQ" num_pins="1"/>
        <output name="CLBLM_M_B" num_pins="1"/>
        <output name="CLBLM_M_BMUX" num_pins="1"/>
        <output name="CLBLM_M_BQ" num_pins="1"/>
        <output name="CLBLM_M_C" num_pins="1"/>
        <output name="CLBLM_M_CMUX" num_pins="1"/>
        <output name="CLBLM_M_COUT" num_pins="1"/>
        <output name="CLBLM_M_CQ" num_pins="1"/>
        <output name="CLBLM_M_D" num_pins="1"/>
        <output name="CLBLM_M_DMUX" num_pins="1"/>
        <output name="CLBLM_M_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A5 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AQ BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DQ BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D1 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_SR BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C1 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D2 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D3 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DI BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C5 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D5 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A1 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CMUX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B3 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D4 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B5 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CLK BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A2 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A4 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AI BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C6 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CE BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A6 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BI BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A3 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DMUX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B4 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AMUX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B1 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B6 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C4 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B2 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BQ BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_WE BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D6 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BMUX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C2 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CQ BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C3 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CI</loc>
          <loc side="top">BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CIN</loc>
          <loc side="bottom">BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEM" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A" to="BLK-TL-SLICEM.A"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A1" to="BLK-TL-SLICEM.A1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A2" to="BLK-TL-SLICEM.A2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A3" to="BLK-TL-SLICEM.A3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A4" to="BLK-TL-SLICEM.A4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A5" to="BLK-TL-SLICEM.A5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A6" to="BLK-TL-SLICEM.A6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AI" to="BLK-TL-SLICEM.AI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AMUX" to="BLK-TL-SLICEM.AMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AQ" to="BLK-TL-SLICEM.AQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AX" to="BLK-TL-SLICEM.AX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B" to="BLK-TL-SLICEM.B"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B1" to="BLK-TL-SLICEM.B1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B2" to="BLK-TL-SLICEM.B2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B3" to="BLK-TL-SLICEM.B3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B4" to="BLK-TL-SLICEM.B4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B5" to="BLK-TL-SLICEM.B5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B6" to="BLK-TL-SLICEM.B6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BI" to="BLK-TL-SLICEM.BI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BMUX" to="BLK-TL-SLICEM.BMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BQ" to="BLK-TL-SLICEM.BQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BX" to="BLK-TL-SLICEM.BX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C" to="BLK-TL-SLICEM.C"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C1" to="BLK-TL-SLICEM.C1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C2" to="BLK-TL-SLICEM.C2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C3" to="BLK-TL-SLICEM.C3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C4" to="BLK-TL-SLICEM.C4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C5" to="BLK-TL-SLICEM.C5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C6" to="BLK-TL-SLICEM.C6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CE" to="BLK-TL-SLICEM.CE"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CI" to="BLK-TL-SLICEM.CI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CIN" to="BLK-TL-SLICEM.CIN"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CLK" to="BLK-TL-SLICEM.CLK"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CMUX" to="BLK-TL-SLICEM.CMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_COUT" to="BLK-TL-SLICEM.COUT"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CQ" to="BLK-TL-SLICEM.CQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CX" to="BLK-TL-SLICEM.CX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D" to="BLK-TL-SLICEM.D"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D1" to="BLK-TL-SLICEM.D1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D2" to="BLK-TL-SLICEM.D2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D3" to="BLK-TL-SLICEM.D3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D4" to="BLK-TL-SLICEM.D4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D5" to="BLK-TL-SLICEM.D5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D6" to="BLK-TL-SLICEM.D6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DI" to="BLK-TL-SLICEM.DI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DMUX" to="BLK-TL-SLICEM.DMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DQ" to="BLK-TL-SLICEM.DQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DX" to="BLK-TL-SLICEM.DX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_SR" to="BLK-TL-SLICEM.SR"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_WE" to="BLK-TL-SLICEM.WE"/>
          </site>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-BRAM_L">
      <sub_tile name="BLK-TL-BRAM_L">
        <input name="BRAM_FIFO18_ADDRARDADDR0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR10" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR11" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR12" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR13" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR2" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR3" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR4" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR5" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR6" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR7" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR8" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR9" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRATIEHIGH0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRATIEHIGH1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBTIEHIGH0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBTIEHIGH1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR10" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR11" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR12" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR13" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR2" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR3" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR4" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR5" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR6" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR7" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR8" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR9" num_pins="1"/>
        <clock name="BRAM_FIFO18_CLKARDCLK" num_pins="1"/>
        <clock name="BRAM_FIFO18_CLKBWRCLK" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI1" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI10" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI11" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI12" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI13" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI14" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI15" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI2" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI3" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI4" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI5" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI6" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI7" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI8" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI9" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI1" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI10" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI11" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI12" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI13" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI14" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI15" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI2" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI3" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI4" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI5" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI6" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI7" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI8" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI9" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPADIP0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPADIP1" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPBDIP0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPBDIP1" num_pins="1"/>
        <input name="BRAM_FIFO18_ENARDEN" num_pins="1"/>
        <input name="BRAM_FIFO18_ENBWREN" num_pins="1"/>
        <input name="BRAM_FIFO18_REGCEAREGCE" num_pins="1"/>
        <input name="BRAM_FIFO18_REGCEB" num_pins="1"/>
        <clock name="BRAM_FIFO18_REGCLKARDRCLK" num_pins="1"/>
        <clock name="BRAM_FIFO18_REGCLKB" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTRAMARSTRAM" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTRAMB" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTREGARSTREG" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTREGB" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA0" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA1" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA2" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA3" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE0" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE1" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE2" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE3" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE4" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE5" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE6" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL15" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL9" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU9" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL15" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL9" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU9" num_pins="1"/>
        <input name="BRAM_FIFO36_CASCADEINA" num_pins="1"/>
        <input name="BRAM_FIFO36_CASCADEINB" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKARDCLKL" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKARDCLKU" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKBWRCLKL" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKBWRCLKU" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPU1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPU1" num_pins="1"/>
        <input name="BRAM_FIFO36_ENARDENL" num_pins="1"/>
        <input name="BRAM_FIFO36_ENARDENU" num_pins="1"/>
        <input name="BRAM_FIFO36_ENBWRENL" num_pins="1"/>
        <input name="BRAM_FIFO36_ENBWRENU" num_pins="1"/>
        <input name="BRAM_FIFO36_INJECTDBITERR" num_pins="1"/>
        <input name="BRAM_FIFO36_INJECTSBITERR" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEAREGCEL" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEAREGCEU" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEBL" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEBU" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKARDRCLKL" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKARDRCLKU" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKBL" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKBU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMARSTRAMLRST" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMARSTRAMU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMBL" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMBU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGARSTREGL" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGARSTREGU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGBL" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGBU" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTBRAMRST" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT10" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT11" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT12" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT5" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT6" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT7" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT8" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT9" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTFLAGIN" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTOFF" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDCNTOFF" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS10" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS11" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS12" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS5" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS6" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS7" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS8" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS9" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWRCNTOFF" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS10" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS11" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS12" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS5" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS6" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS7" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS8" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS9" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL4" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL5" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL6" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL7" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU4" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU5" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU6" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU7" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR10" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR11" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR12" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR13" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR2" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR3" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR4" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR5" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR6" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR7" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR8" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR9" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRATIEHIGH0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRATIEHIGH1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBTIEHIGH0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBTIEHIGH1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR10" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR11" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR12" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR13" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR2" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR3" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR4" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR5" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR6" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR7" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR8" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR9" num_pins="1"/>
        <clock name="BRAM_RAMB18_CLKARDCLK" num_pins="1"/>
        <clock name="BRAM_RAMB18_CLKBWRCLK" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI1" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI10" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI11" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI12" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI13" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI14" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI15" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI2" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI3" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI4" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI5" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI6" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI7" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI8" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI9" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI1" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI10" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI11" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI12" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI13" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI14" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI15" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI2" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI3" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI4" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI5" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI6" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI7" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI8" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI9" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPADIP0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPADIP1" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPBDIP0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPBDIP1" num_pins="1"/>
        <input name="BRAM_RAMB18_ENARDEN" num_pins="1"/>
        <input name="BRAM_RAMB18_ENBWREN" num_pins="1"/>
        <input name="BRAM_RAMB18_REGCEAREGCE" num_pins="1"/>
        <input name="BRAM_RAMB18_REGCEB" num_pins="1"/>
        <clock name="BRAM_RAMB18_REGCLKARDRCLK" num_pins="1"/>
        <clock name="BRAM_RAMB18_REGCLKB" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTRAMARSTRAM" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTRAMB" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTREGARSTREG" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTREGB" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA0" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA1" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA2" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA3" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE0" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE1" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE2" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE3" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE4" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE5" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE6" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE7" num_pins="1"/>
        <output name="BRAM_FIFO18_ALMOSTEMPTY" num_pins="1"/>
        <output name="BRAM_FIFO18_ALMOSTFULL" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO1" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO10" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO11" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO12" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO13" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO14" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO15" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO2" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO3" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO4" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO5" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO6" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO7" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO8" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO9" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO1" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO10" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO11" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO12" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO13" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO14" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO15" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO2" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO3" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO4" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO5" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO6" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO7" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO8" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO9" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPADOP0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPADOP1" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPBDOP0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPBDOP1" num_pins="1"/>
        <output name="BRAM_FIFO18_EMPTY" num_pins="1"/>
        <output name="BRAM_FIFO18_FULL" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO18_RDERR" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO18_WRERR" num_pins="1"/>
        <output name="BRAM_FIFO36_ALMOSTEMPTY" num_pins="1"/>
        <output name="BRAM_FIFO36_ALMOSTFULL" num_pins="1"/>
        <output name="BRAM_FIFO36_CASCADEOUTA" num_pins="1"/>
        <output name="BRAM_FIFO36_CASCADEOUTB" num_pins="1"/>
        <output name="BRAM_FIFO36_DBITERR" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPU1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPU1" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY0" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY1" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY2" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY3" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY4" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY5" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY6" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY7" num_pins="1"/>
        <output name="BRAM_FIFO36_EMPTY" num_pins="1"/>
        <output name="BRAM_FIFO36_FULL" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT12" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO36_RDERR" num_pins="1"/>
        <output name="BRAM_FIFO36_SBITERR" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT0" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT1" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT2" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT3" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT4" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT12" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO36_WRERR" num_pins="1"/>
        <output name="BRAM_RAMB18_ALMOSTEMPTY" num_pins="1"/>
        <output name="BRAM_RAMB18_ALMOSTFULL" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO1" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO10" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO11" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO12" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO13" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO14" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO15" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO2" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO3" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO4" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO5" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO6" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO7" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO8" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO9" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO1" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO10" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO11" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO12" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO13" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO14" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO15" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO2" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO3" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO4" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO5" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO6" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO7" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO8" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO9" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPADOP0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPADOP1" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPBDOP0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPBDOP1" num_pins="1"/>
        <output name="BRAM_RAMB18_EMPTY" num_pins="1"/>
        <output name="BRAM_RAMB18_FULL" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT0" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT1" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT10" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT11" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT2" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT3" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT4" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT5" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT6" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT7" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT8" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT9" num_pins="1"/>
        <output name="BRAM_RAMB18_RDERR" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT0" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT1" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT10" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT11" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT2" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT3" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT4" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT5" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT6" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT7" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT8" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT9" num_pins="1"/>
        <output name="BRAM_RAMB18_WRERR" num_pins="1"/>
        <equivalent_sites>
          <site pb_type="BLK-TL-BRAM_L" pin_mapping="custom">
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL" to="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK" to="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK" to="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN" to="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN" to="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_FULL" to="BLK-TL-BRAM_L.BRAM_FIFO18_FULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDERR" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRERR" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL" to="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_FULL" to="BLK-TL-BRAM_L.BRAM_FIFO36_FULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY" to="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL" to="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK" to="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK" to="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY" to="BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN" to="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN" to="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_FULL" to="BLK-TL-BRAM_L.BRAM_RAMB18_FULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDERR" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRERR" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRERR"/>
          </site>
        </equivalent_sites>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEINB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEOUTA"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEOUTB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEINA"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9 BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7 BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0 BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1 BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0 BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9 BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0 BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1 BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0 BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1 BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN BLK-TL-BRAM_L.BRAM_FIFO18_FULL BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO18_RDERR BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG BLK-TL-BRAM_L.BRAM_FIFO18_WEA0 BLK-TL-BRAM_L.BRAM_FIFO18_WEA1 BLK-TL-BRAM_L.BRAM_FIFO18_WEA2 BLK-TL-BRAM_L.BRAM_FIFO18_WEA3 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO18_WRERR BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9 BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7 BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU BLK-TL-BRAM_L.BRAM_FIFO36_FULL BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO36_RDERR BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO36_WRERR BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9 BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9 BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0 BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1 BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0 BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9 BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0 BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1 BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0 BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1 BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN BLK-TL-BRAM_L.BRAM_RAMB18_FULL BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9 BLK-TL-BRAM_L.BRAM_RAMB18_RDERR BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG BLK-TL-BRAM_L.BRAM_RAMB18_WEA0 BLK-TL-BRAM_L.BRAM_RAMB18_WEA1 BLK-TL-BRAM_L.BRAM_RAMB18_WEA2 BLK-TL-BRAM_L.BRAM_RAMB18_WEA3 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9 BLK-TL-BRAM_L.BRAM_RAMB18_WRERR</loc>
          <loc side="bottom">BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1 BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1 BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0 BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB</loc>
          <loc side="top">BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9 BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9 BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5 BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5 BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB</loc>
        </pinlocations>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-LIOPAD_M">
      <sub_tile capacity="1" name="BLK-TL-LIOPAD_M">
        <!-- Sub Tile Inputs -->
        <input name="IOB_DIFFI_IN0" num_pins="1"/>
        <input name="IOB_IBUF_DISABLE0" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_1" num_pins="1"/>
        <input name="IOB_PU_INT_EN_1" num_pins="1"/>
        <input name="IOI_IDELAY0_C" num_pins="1"/>
        <input name="IOI_IDELAY0_CE" num_pins="1"/>
        <input name="IOI_IDELAY0_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY0_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY0_INC" num_pins="1"/>
        <input name="IOI_IDELAY0_LD" num_pins="1"/>
        <input name="IOI_IDELAY0_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY0_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC0_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC0_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC0_D1" num_pins="1"/>
        <input name="IOI_OLOGIC0_D2" num_pins="1"/>
        <input name="IOI_OLOGIC0_D3" num_pins="1"/>
        <input name="IOI_OLOGIC0_D4" num_pins="1"/>
        <input name="IOI_OLOGIC0_D5" num_pins="1"/>
        <input name="IOI_OLOGIC0_D6" num_pins="1"/>
        <input name="IOI_OLOGIC0_D7" num_pins="1"/>
        <input name="IOI_OLOGIC0_D8" num_pins="1"/>
        <input name="IOI_OLOGIC0_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC0_SR" num_pins="1"/>
        <input name="IOI_OLOGIC0_T1" num_pins="1"/>
        <input name="IOI_OLOGIC0_T2" num_pins="1"/>
        <input name="IOI_OLOGIC0_T3" num_pins="1"/>
        <input name="IOI_OLOGIC0_T4" num_pins="1"/>
        <input name="IOI_OLOGIC0_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC0_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM0" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY0" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY1" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY2" num_pins="1"/>
        <clock name="LIOI_OLOGIC0_CLKDIVF" num_pins="1"/>
        <input name="LIOI_OSIN10" num_pins="1"/>
        <input name="LIOI_OSIN20" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT0" num_pins="1"/>
        <output name="IOB_O_OUT0" num_pins="1"/>
        <output name="IOB_PADOUT0" num_pins="1"/>
        <output name="IOB_T_OUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC0_O" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC0_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC0_TBYTEOUT" num_pins="1"/>
        <output name="LIOI_ISOUT10" num_pins="1"/>
        <output name="LIOI_ISOUT20" num_pins="1"/>
        <output name="LIOI_OSOUT10" num_pins="1"/>
        <output name="LIOI_OSOUT20" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC0_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_OQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OSIN20"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_IDELAY0_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFO_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ISOUT10"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OSIN10"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_TQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_PADOUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ISOUT20"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFI_IN0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-LIOPAD_M.IOI_IDELAY0_C BLK-TL-LIOPAD_M.IOI_IDELAY0_DATAIN BLK-TL-LIOPAD_M.IOB_O_OUT0 BLK-TL-LIOPAD_M.IOI_IDELAY0_REGRST BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLK BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL BLK-TL-LIOPAD_M.IOI_OLOGIC0_D7 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q7 BLK-TL-LIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKSEL BLK-TL-LIOPAD_M.LIOB_IN_TERM0 BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIV BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q5 BLK-TL-LIOPAD_M.IOI_OLOGIC0_T3 BLK-TL-LIOPAD_M.IOI_OLOGIC0_TCE BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKB BLK-TL-LIOPAD_M.IOI_IDELAY0_LDPIPEEN BLK-TL-LIOPAD_M.IOI_IDELAY0_LD BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN4 BLK-TL-LIOPAD_M.IOB_IBUF_DISABLE0 BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIVP BLK-TL-LIOPAD_M.IOB_DIFFO_OUT0 BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIV BLK-TL-LIOPAD_M.IOI_IDELAY0_CINVCTRL BLK-TL-LIOPAD_M.LIOI_ISOUT20 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0 BLK-TL-LIOPAD_M.IOI_IDELAY0_CE BLK-TL-LIOPAD_M.IOI_OLOGIC0_D8 BLK-TL-LIOPAD_M.LIOI_OSIN20 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q6 BLK-TL-LIOPAD_M.IOI_OLOGIC0_T2 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q8 BLK-TL-LIOPAD_M.IOI_IDELAY0_INC BLK-TL-LIOPAD_M.IOI_OLOGIC0_D2 BLK-TL-LIOPAD_M.LIOI_OLOGIC0_CLKDIVF BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN2 BLK-TL-LIOPAD_M.LIOI_OSIN10 BLK-TL-LIOPAD_M.IOB_T_OUT0 BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE1 BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE2 BLK-TL-LIOPAD_M.IOI_OLOGIC0_D6 BLK-TL-LIOPAD_M.IOI_ILOGIC0_O BLK-TL-LIOPAD_M.IOI_OLOGIC0_T4 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q4 BLK-TL-LIOPAD_M.IOI_OLOGIC0_SR BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q3 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q1 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2 BLK-TL-LIOPAD_M.LIOI_ISOUT10 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q2 BLK-TL-LIOPAD_M.IOI_ILOGIC0_BITSLIP BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY1 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN3 BLK-TL-LIOPAD_M.IOI_OLOGIC0_OCE BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN0 BLK-TL-LIOPAD_M.IOI_OLOGIC0_D5 BLK-TL-LIOPAD_M.IOB_DIFFI_IN0 BLK-TL-LIOPAD_M.IOI_OLOGIC0_T1 BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY0 BLK-TL-LIOPAD_M.IOI_OLOGIC0_D3 BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVB BLK-TL-LIOPAD_M.IOI_ILOGIC0_SR BLK-TL-LIOPAD_M.IOI_OLOGIC0_D4 BLK-TL-LIOPAD_M.IOB_PADOUT0 BLK-TL-LIOPAD_M.IOI_OLOGIC0_D1 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN1 BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY2 BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVFB</loc>
          <loc side="right">BLK-TL-LIOPAD_M.LIOI_OSOUT20 BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLK BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLK BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLKB BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKB BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKB BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIV BLK-TL-LIOPAD_M.IOB_PU_INT_EN_1 BLK-TL-LIOPAD_M.IOB_PD_INT_EN_1 BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLK BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEOUT BLK-TL-LIOPAD_M.LIOI_OLOGIC0_CLKDIVF BLK-TL-LIOPAD_M.IOI_ILOGIC0_O BLK-TL-LIOPAD_M.IOB_KEEPER_INT_EN_1 BLK-TL-LIOPAD_M.LIOI_OSOUT10 BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEIN BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVB BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVFB</loc>
          <loc side="bottom">BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIVP</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD_M" pin_mapping="custom">
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_C" to="BLK-TL-IOPAD_M.IDELAYE2_C"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSOUT20" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD_M.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_O_OUT0" to="BLK-TL-IOPAD_M.IOB33M_O_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD_M.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD_M.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD_M.ILOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD_M.OLOGICE3_D7"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD_M.ILOGICE3_Q7"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD_M.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-LIOPAD_M.LIOB_IN_TERM0" to="BLK-TL-IOPAD_M.IOB33M_INTERMDISABLE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD_M.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD_M.ILOGICE3_Q5"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD_M.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD_M.OLOGICE3_T3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD_M.OLOGICE3_TCE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD_M.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD_M.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_LD" to="BLK-TL-IOPAD_M.IDELAYE2_LD"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD_M.IOB33M_IBUFDISABLE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD_M.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD_M.IOB33M_DIFFO_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD_M.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_PU_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_ISOUT20" to="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_PD_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD_M.OLOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CE" to="BLK-TL-IOPAD_M.IDELAYE2_CE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD_M.OLOGICE3_D8"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSIN20" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD_M.ILOGICE3_Q6"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD_M.OLOGICE3_T2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD_M.ILOGICE3_Q8"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_INC" to="BLK-TL-IOPAD_M.IDELAYE2_INC"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD_M.OLOGICE3_D2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD_M.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSIN10" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN1"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_T_OUT0" to="BLK-TL-IOPAD_M.IOB33M_T_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD_M.ILOGICE3_CE1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD_M.ILOGICE3_CE2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD_M.OLOGICE3_D6"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_O" to="BLK-TL-IOPAD_M.ILOGICE3_O"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD_M.OLOGICE3_T4"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD_M.ILOGICE3_Q4"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD_M.OLOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD_M.ILOGICE3_Q3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD_M.ILOGICE3_Q1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_ISOUT10" to="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD_M.ILOGICE3_Q2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD_M.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_KEEPER_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSOUT10" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD_M.OLOGICE3_OCE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD_M.OLOGICE3_D5"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_DIFFI_IN0" to="BLK-TL-IOPAD_M.IOB33M_DIFFI_IN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD_M.OLOGICE3_T1"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD_M.OLOGICE3_D3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD_M.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD_M.ILOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD_M.OLOGICE3_D4"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PADOUT0" to="BLK-TL-IOPAD_M.IOB33M_PADOUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD_M.OLOGICE3_D1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVFB"/>
          </site>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSOUT20" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_O_OUT0" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-LIOPAD_M.LIOB_IN_TERM0" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_ISOUT20" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_T_OUT0" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_ISOUT10" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSOUT10" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PADOUT0" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-LIOPAD_S">
      <sub_tile capacity="1" name="BLK-TL-LIOPAD_S">
        <!-- Sub Tile Inputs -->
        <input name="IOB_DIFFI_IN1" num_pins="1"/>
        <input name="IOB_DIFFO_IN1" num_pins="1"/>
        <input name="IOB_DIFF_TERM_INT_EN" num_pins="1"/>
        <input name="IOB_IBUF_DISABLE1" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_0" num_pins="1"/>
        <input name="IOB_O_IN1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_0" num_pins="1"/>
        <input name="IOB_PU_INT_EN_0" num_pins="1"/>
        <input name="IOB_T_IN1" num_pins="1"/>
        <input name="IOI_IDELAY1_C" num_pins="1"/>
        <input name="IOI_IDELAY1_CE" num_pins="1"/>
        <input name="IOI_IDELAY1_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY1_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY1_INC" num_pins="1"/>
        <input name="IOI_IDELAY1_LD" num_pins="1"/>
        <input name="IOI_IDELAY1_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY1_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC1_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC1_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC1_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC1_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC1_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC1_D1" num_pins="1"/>
        <input name="IOI_OLOGIC1_D2" num_pins="1"/>
        <input name="IOI_OLOGIC1_D3" num_pins="1"/>
        <input name="IOI_OLOGIC1_D4" num_pins="1"/>
        <input name="IOI_OLOGIC1_D5" num_pins="1"/>
        <input name="IOI_OLOGIC1_D6" num_pins="1"/>
        <input name="IOI_OLOGIC1_D7" num_pins="1"/>
        <input name="IOI_OLOGIC1_D8" num_pins="1"/>
        <input name="IOI_OLOGIC1_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC1_SR" num_pins="1"/>
        <input name="IOI_OLOGIC1_T1" num_pins="1"/>
        <input name="IOI_OLOGIC1_T2" num_pins="1"/>
        <input name="IOI_OLOGIC1_T3" num_pins="1"/>
        <input name="IOI_OLOGIC1_T4" num_pins="1"/>
        <input name="IOI_OLOGIC1_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC1_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM1" num_pins="1"/>
        <input name="LIOI3_IDELAY1_IFDLY0" num_pins="1"/>
        <input name="LIOI3_IDELAY1_IFDLY1" num_pins="1"/>
        <input name="LIOI3_IDELAY1_IFDLY2" num_pins="1"/>
        <input name="LIOI_ISIN11" num_pins="1"/>
        <input name="LIOI_ISIN21" num_pins="1"/>
        <clock name="LIOI_OLOGIC1_CLKDIVF" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT1" num_pins="1"/>
        <output name="IOB_O_OUT1" num_pins="1"/>
        <output name="IOB_PADOUT1" num_pins="1"/>
        <output name="IOB_T_OUT1" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC1_O" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC1_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC1_TBYTEOUT" num_pins="1"/>
        <output name="LIOI_ISOUT11" num_pins="1"/>
        <output name="LIOI_ISOUT21" num_pins="1"/>
        <output name="LIOI_OSOUT11" num_pins="1"/>
        <output name="LIOI_OSOUT21" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ISIN11"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFI_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC1_OQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC1_TQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFO_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_PADOUT1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ISIN21"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC1_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC1_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OSOUT21"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OSOUT11"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_IDELAY1_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC1_OFB"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLKB BLK-TL-LIOPAD_S.LIOI_ISOUT21 BLK-TL-LIOPAD_S.LIOI_OLOGIC1_CLKDIVF BLK-TL-LIOPAD_S.IOB_O_OUT1 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-LIOPAD_S.IOB_PU_INT_EN_0 BLK-TL-LIOPAD_S.IOB_KEEPER_INT_EN_0 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-LIOPAD_S.IOB_PD_INT_EN_0 BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEIN BLK-TL-LIOPAD_S.IOB_T_OUT1 BLK-TL-LIOPAD_S.IOB_DIFFO_OUT1 BLK-TL-LIOPAD_S.LIOI_ISOUT11 BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLK BLK-TL-LIOPAD_S.IOB_DIFF_TERM_INT_EN BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVFB BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLK BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEOUT BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKB BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIV</loc>
          <loc side="top">BLK-TL-LIOPAD_S.IOI_IDELAY1_CE BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q8 BLK-TL-LIOPAD_S.LIOI_OLOGIC1_CLKDIVF BLK-TL-LIOPAD_S.IOI_OLOGIC1_T4 BLK-TL-LIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH BLK-TL-LIOPAD_S.IOI_ILOGIC1_BITSLIP BLK-TL-LIOPAD_S.IOI_IDELAY1_DATAIN BLK-TL-LIOPAD_S.IOI_OLOGIC1_TCE BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1 BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q5 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN0 BLK-TL-LIOPAD_S.IOI_IDELAY1_REGRST BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q2 BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY0 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-LIOPAD_S.IOI_OLOGIC1_D4 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIVP BLK-TL-LIOPAD_S.IOI_ILOGIC1_SR BLK-TL-LIOPAD_S.IOI_OLOGIC1_D8 BLK-TL-LIOPAD_S.IOI_IDELAY1_INC BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY2 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN4 BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q1 BLK-TL-LIOPAD_S.IOI_OLOGIC1_D2 BLK-TL-LIOPAD_S.LIOB_IN_TERM1 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN2 BLK-TL-LIOPAD_S.IOI_IDELAY1_LDPIPEEN BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKSEL BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2 BLK-TL-LIOPAD_S.IOI_OLOGIC1_D5 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE2 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN1 BLK-TL-LIOPAD_S.IOI_OLOGIC1_SR BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q7 BLK-TL-LIOPAD_S.IOI_IDELAY1_LD BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q4 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3 BLK-TL-LIOPAD_S.IOI_OLOGIC1_D3 BLK-TL-LIOPAD_S.IOI_OLOGIC1_D6 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4 BLK-TL-LIOPAD_S.IOI_IDELAY1_CINVCTRL BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE1 BLK-TL-LIOPAD_S.IOI_OLOGIC1_T2 BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIV BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVFB BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY1 BLK-TL-LIOPAD_S.IOI_IDELAY1_C BLK-TL-LIOPAD_S.IOI_OLOGIC1_T1 BLK-TL-LIOPAD_S.IOB_IBUF_DISABLE1 BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q6 BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-LIOPAD_S.IOI_OLOGIC1_D7 BLK-TL-LIOPAD_S.IOI_OLOGIC1_D1 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN3 BLK-TL-LIOPAD_S.IOI_OLOGIC1_OCE BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q3 BLK-TL-LIOPAD_S.IOI_OLOGIC1_T3 BLK-TL-LIOPAD_S.IOI_ILOGIC1_O BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIV</loc>
          <loc side="bottom">BLK-TL-LIOPAD_S.IOB_O_IN1 BLK-TL-LIOPAD_S.IOB_T_IN1 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-LIOPAD_S.IOB_DIFFO_IN1 BLK-TL-LIOPAD_S.LIOI_ISIN21 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIVP BLK-TL-LIOPAD_S.LIOI_ISIN11 BLK-TL-LIOPAD_S.IOB_PADOUT1 BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-LIOPAD_S.LIOI_OSOUT11 BLK-TL-LIOPAD_S.IOB_DIFFI_IN1 BLK-TL-LIOPAD_S.LIOI_OSOUT21 BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIV</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD_S" pin_mapping="custom">
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLKB" to="BLK-TL-IOPAD_S.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CE" to="BLK-TL-IOPAD_S.IDELAYE2_CE"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_O_IN1" to="BLK-TL-IOPAD_S.IOB33S_O_IN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q8" to="BLK-TL-IOPAD_S.ILOGICE3_Q8"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISOUT21" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OLOGIC1_CLKDIVF" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T4" to="BLK-TL-IOPAD_S.OLOGICE3_T4"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_O_OUT1" to="BLK-TL-IOPAD_S.IOB33S_O_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH" to="BLK-TL-IOPAD_S.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_T_IN1" to="BLK-TL-IOPAD_S.IOB33S_T_IN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_BITSLIP" to="BLK-TL-IOPAD_S.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_DATAIN" to="BLK-TL-IOPAD_S.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TCE" to="BLK-TL-IOPAD_S.OLOGICE3_TCE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q5" to="BLK-TL-IOPAD_S.ILOGICE3_Q5"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLK" to="BLK-TL-IOPAD_S.ILOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PU_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_PU_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_DIFFO_IN1" to="BLK-TL-IOPAD_S.IOB33S_DIFFO_IN"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_KEEPER_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_KEEPER_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISIN21" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN0" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_REGRST" to="BLK-TL-IOPAD_S.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q2" to="BLK-TL-IOPAD_S.ILOGICE3_Q2"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY0" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKB" to="BLK-TL-IOPAD_S.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D4" to="BLK-TL-IOPAD_S.OLOGICE3_D4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIVP" to="BLK-TL-IOPAD_S.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_SR" to="BLK-TL-IOPAD_S.ILOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D8" to="BLK-TL-IOPAD_S.OLOGICE3_D8"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_INC" to="BLK-TL-IOPAD_S.IDELAYE2_INC"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY2" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN4" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q1" to="BLK-TL-IOPAD_S.ILOGICE3_Q1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D2" to="BLK-TL-IOPAD_S.OLOGICE3_D2"/>
            <direct from="BLK-TL-LIOPAD_S.LIOB_IN_TERM1" to="BLK-TL-IOPAD_S.IOB33S_INTERMDISABLE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN2" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_LDPIPEEN" to="BLK-TL-IOPAD_S.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PD_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_PD_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D5" to="BLK-TL-IOPAD_S.OLOGICE3_D5"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEIN" to="BLK-TL-IOPAD_S.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE2" to="BLK-TL-IOPAD_S.ILOGICE3_CE2"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_T_OUT1" to="BLK-TL-IOPAD_S.IOB33S_T_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN1" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_SR" to="BLK-TL-IOPAD_S.OLOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q7" to="BLK-TL-IOPAD_S.ILOGICE3_Q7"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_DIFFO_OUT1" to="BLK-TL-IOPAD_S.IOB33S_DIFFO_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_LD" to="BLK-TL-IOPAD_S.IDELAYE2_LD"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISOUT11" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISIN11" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q4" to="BLK-TL-IOPAD_S.ILOGICE3_Q4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D3" to="BLK-TL-IOPAD_S.OLOGICE3_D3"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PADOUT1" to="BLK-TL-IOPAD_S.IOB33S_PADOUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D6" to="BLK-TL-IOPAD_S.OLOGICE3_D6"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CINVCTRL" to="BLK-TL-IOPAD_S.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE1" to="BLK-TL-IOPAD_S.ILOGICE3_CE1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLK" to="BLK-TL-IOPAD_S.OLOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_DIFF_TERM_INT_EN" to="BLK-TL-IOPAD_S.IOB33S_DIFF_TERM_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T2" to="BLK-TL-IOPAD_S.OLOGICE3_T2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIV" to="BLK-TL-IOPAD_S.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVFB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY1" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_C" to="BLK-TL-IOPAD_S.IDELAYE2_C"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T1" to="BLK-TL-IOPAD_S.OLOGICE3_T1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLK" to="BLK-TL-IOPAD_S.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_IBUF_DISABLE1" to="BLK-TL-IOPAD_S.IOB33S_IBUFDISABLE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q6" to="BLK-TL-IOPAD_S.ILOGICE3_Q6"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEOUT" to="BLK-TL-IOPAD_S.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D7" to="BLK-TL-IOPAD_S.OLOGICE3_D7"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D1" to="BLK-TL-IOPAD_S.OLOGICE3_D1"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OSOUT11" to="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN3" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_DIFFI_IN1" to="BLK-TL-IOPAD_S.IOB33S_DIFFI_IN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_OCE" to="BLK-TL-IOPAD_S.OLOGICE3_OCE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q3" to="BLK-TL-IOPAD_S.ILOGICE3_Q3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T3" to="BLK-TL-IOPAD_S.OLOGICE3_T3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_O" to="BLK-TL-IOPAD_S.ILOGICE3_O"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OSOUT21" to="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIV" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIV"/>
          </site>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISOUT21" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OLOGIC1_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_O_OUT1" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PU_INT_EN_0" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_KEEPER_INT_EN_0" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-LIOPAD_S.LIOB_IN_TERM1" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PD_INT_EN_0" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_T_OUT1" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_DIFFO_OUT1" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISOUT11" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PADOUT1" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_IBUF_DISABLE1" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OSOUT11" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OSOUT21" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-LIOPAD_SING">
      <sub_tile capacity="1" name="BLK-TL-LIOPAD_SING">
        <!-- Sub Tile Inputs -->
        <input name="IOB_IBUF_DISABLE0" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_1" num_pins="1"/>
        <input name="IOB_PU_INT_EN_1" num_pins="1"/>
        <input name="IOI_IDELAY0_C" num_pins="1"/>
        <input name="IOI_IDELAY0_CE" num_pins="1"/>
        <input name="IOI_IDELAY0_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY0_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY0_INC" num_pins="1"/>
        <input name="IOI_IDELAY0_LD" num_pins="1"/>
        <input name="IOI_IDELAY0_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY0_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC0_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC0_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC0_D1" num_pins="1"/>
        <input name="IOI_OLOGIC0_D2" num_pins="1"/>
        <input name="IOI_OLOGIC0_D3" num_pins="1"/>
        <input name="IOI_OLOGIC0_D4" num_pins="1"/>
        <input name="IOI_OLOGIC0_D5" num_pins="1"/>
        <input name="IOI_OLOGIC0_D6" num_pins="1"/>
        <input name="IOI_OLOGIC0_D7" num_pins="1"/>
        <input name="IOI_OLOGIC0_D8" num_pins="1"/>
        <input name="IOI_OLOGIC0_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC0_SR" num_pins="1"/>
        <input name="IOI_OLOGIC0_T1" num_pins="1"/>
        <input name="IOI_OLOGIC0_T2" num_pins="1"/>
        <input name="IOI_OLOGIC0_T3" num_pins="1"/>
        <input name="IOI_OLOGIC0_T4" num_pins="1"/>
        <input name="IOI_OLOGIC0_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC0_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM0" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY0" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY1" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY2" num_pins="1"/>
        <clock name="LIOI_OLOGIC0_CLKDIVF" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT0" num_pins="1"/>
        <output name="IOB_O_OUT0" num_pins="1"/>
        <output name="IOB_PADOUT0" num_pins="1"/>
        <output name="IOB_T_OUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC0_O" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC0_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC0_TBYTEOUT" num_pins="1"/>
        <output name="LIOI_ISOUT10" num_pins="1"/>
        <output name="LIOI_ISOUT20" num_pins="1"/>
        <output name="LIOI_OSOUT10" num_pins="1"/>
        <output name="LIOI_OSOUT20" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC0_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_OQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_IDELAY0_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_TQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_OFB"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-LIOPAD_SING.IOI_IDELAY0_C BLK-TL-LIOPAD_SING.IOI_IDELAY0_DATAIN BLK-TL-LIOPAD_SING.IOI_IDELAY0_REGRST BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVSEL BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLK BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVPSEL BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D7 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q7 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_IOCLKGLITCH BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKSEL BLK-TL-LIOPAD_SING.LIOB_IN_TERM0 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKDIV BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q5 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T3 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TCE BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKB BLK-TL-LIOPAD_SING.IOI_IDELAY0_LDPIPEEN BLK-TL-LIOPAD_SING.IOI_IDELAY0_LD BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN4 BLK-TL-LIOPAD_SING.IOB_IBUF_DISABLE0 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKDIVP BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIV BLK-TL-LIOPAD_SING.IOI_IDELAY0_CINVCTRL BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT0 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CE BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D8 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q6 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T2 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q8 BLK-TL-LIOPAD_SING.IOI_IDELAY0_INC BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D2 BLK-TL-LIOPAD_SING.LIOI_OLOGIC0_CLKDIVF BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN2 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CE1 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CE2 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D6 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_O BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T4 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT4 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q4 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_SR BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q3 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT1 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT3 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q1 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT2 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q2 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_BITSLIP BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY1 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN3 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_OCE BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN0 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D5 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T1 BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY0 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D3 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVB BLK-TL-LIOPAD_SING.IOI_ILOGIC0_SR BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D4 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D1 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN1 BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY2 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVFB</loc>
          <loc side="right">BLK-TL-LIOPAD_SING.LIOI_OSOUT20 BLK-TL-LIOPAD_SING.IOB_O_OUT0 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_OCLK BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLK BLK-TL-LIOPAD_SING.IOI_ILOGIC0_OCLKB BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKB BLK-TL-LIOPAD_SING.IOB_DIFFO_OUT0 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKB BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIV BLK-TL-LIOPAD_SING.IOB_PU_INT_EN_1 BLK-TL-LIOPAD_SING.LIOI_ISOUT20 BLK-TL-LIOPAD_SING.IOB_PD_INT_EN_1 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLK BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TBYTEOUT BLK-TL-LIOPAD_SING.LIOI_OLOGIC0_CLKDIVF BLK-TL-LIOPAD_SING.IOB_T_OUT0 BLK-TL-LIOPAD_SING.LIOI_ISOUT10 BLK-TL-LIOPAD_SING.IOB_KEEPER_INT_EN_1 BLK-TL-LIOPAD_SING.LIOI_OSOUT10 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TBYTEIN BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVB BLK-TL-LIOPAD_SING.IOB_PADOUT0 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVFB</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI_OSOUT20" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_O_OUT0" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOB_IN_TERM0" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI_ISOUT20" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_T_OUT0" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI_ISOUT10" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI_OSOUT10" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_PADOUT0" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-RIOPAD_M">
      <sub_tile capacity="1" name="BLK-TL-RIOPAD_M">
        <!-- Sub Tile Inputs -->
        <input name="IOB_DIFFI_IN0" num_pins="1"/>
        <input name="IOB_IBUF_DISABLE0" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_1" num_pins="1"/>
        <input name="IOB_PU_INT_EN_1" num_pins="1"/>
        <input name="IOI_IDELAY0_C" num_pins="1"/>
        <input name="IOI_IDELAY0_CE" num_pins="1"/>
        <input name="IOI_IDELAY0_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY0_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY0_INC" num_pins="1"/>
        <input name="IOI_IDELAY0_LD" num_pins="1"/>
        <input name="IOI_IDELAY0_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY0_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC0_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC0_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC0_D1" num_pins="1"/>
        <input name="IOI_OLOGIC0_D2" num_pins="1"/>
        <input name="IOI_OLOGIC0_D3" num_pins="1"/>
        <input name="IOI_OLOGIC0_D4" num_pins="1"/>
        <input name="IOI_OLOGIC0_D5" num_pins="1"/>
        <input name="IOI_OLOGIC0_D6" num_pins="1"/>
        <input name="IOI_OLOGIC0_D7" num_pins="1"/>
        <input name="IOI_OLOGIC0_D8" num_pins="1"/>
        <input name="IOI_OLOGIC0_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC0_SR" num_pins="1"/>
        <input name="IOI_OLOGIC0_T1" num_pins="1"/>
        <input name="IOI_OLOGIC0_T2" num_pins="1"/>
        <input name="IOI_OLOGIC0_T3" num_pins="1"/>
        <input name="IOI_OLOGIC0_T4" num_pins="1"/>
        <input name="IOI_OLOGIC0_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC0_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM0" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY0" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY1" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY2" num_pins="1"/>
        <clock name="RIOI_OLOGIC0_CLKDIVF" num_pins="1"/>
        <input name="RIOI_OSIN10" num_pins="1"/>
        <input name="RIOI_OSIN20" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT0" num_pins="1"/>
        <output name="IOB_O_OUT0" num_pins="1"/>
        <output name="IOB_PADOUT0" num_pins="1"/>
        <output name="IOB_T_OUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC0_O" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC0_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC0_TBYTEOUT" num_pins="1"/>
        <output name="RIOI_ISOUT10" num_pins="1"/>
        <output name="RIOI_ISOUT20" num_pins="1"/>
        <output name="RIOI_OSOUT10" num_pins="1"/>
        <output name="RIOI_OSOUT20" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ISOUT20"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OSIN20"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_TQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFO_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OSIN10"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_PADOUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFI_IN0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC0_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ISOUT10"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_IDELAY0_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_OQ"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-RIOPAD_M.IOI_IDELAY0_C BLK-TL-RIOPAD_M.IOI_IDELAY0_DATAIN BLK-TL-RIOPAD_M.IOB_O_OUT0 BLK-TL-RIOPAD_M.IOI_IDELAY0_REGRST BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLK BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL BLK-TL-RIOPAD_M.IOI_OLOGIC0_D7 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q7 BLK-TL-RIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY1 BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKSEL BLK-TL-RIOPAD_M.LIOB_IN_TERM0 BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIV BLK-TL-RIOPAD_M.RIOI_OSIN20 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q5 BLK-TL-RIOPAD_M.IOI_OLOGIC0_T3 BLK-TL-RIOPAD_M.IOI_OLOGIC0_TCE BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKB BLK-TL-RIOPAD_M.IOI_IDELAY0_LDPIPEEN BLK-TL-RIOPAD_M.IOI_IDELAY0_LD BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY2 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN4 BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY0 BLK-TL-RIOPAD_M.IOB_IBUF_DISABLE0 BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIVP BLK-TL-RIOPAD_M.IOB_DIFFO_OUT0 BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIV BLK-TL-RIOPAD_M.IOI_IDELAY0_CINVCTRL BLK-TL-RIOPAD_M.RIOI_ISOUT10 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0 BLK-TL-RIOPAD_M.IOI_IDELAY0_CE BLK-TL-RIOPAD_M.IOI_OLOGIC0_D8 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q6 BLK-TL-RIOPAD_M.IOI_OLOGIC0_T2 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q8 BLK-TL-RIOPAD_M.IOI_IDELAY0_INC BLK-TL-RIOPAD_M.IOI_OLOGIC0_D2 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN2 BLK-TL-RIOPAD_M.IOB_T_OUT0 BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE1 BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE2 BLK-TL-RIOPAD_M.IOI_OLOGIC0_D6 BLK-TL-RIOPAD_M.IOI_ILOGIC0_O BLK-TL-RIOPAD_M.RIOI_ISOUT20 BLK-TL-RIOPAD_M.IOI_OLOGIC0_T4 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q4 BLK-TL-RIOPAD_M.IOI_OLOGIC0_SR BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q3 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q1 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q2 BLK-TL-RIOPAD_M.IOI_ILOGIC0_BITSLIP BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN3 BLK-TL-RIOPAD_M.IOI_OLOGIC0_OCE BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN0 BLK-TL-RIOPAD_M.IOI_OLOGIC0_D5 BLK-TL-RIOPAD_M.IOB_DIFFI_IN0 BLK-TL-RIOPAD_M.IOI_OLOGIC0_T1 BLK-TL-RIOPAD_M.IOI_OLOGIC0_D3 BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVB BLK-TL-RIOPAD_M.RIOI_OLOGIC0_CLKDIVF BLK-TL-RIOPAD_M.IOI_ILOGIC0_SR BLK-TL-RIOPAD_M.IOI_OLOGIC0_D4 BLK-TL-RIOPAD_M.RIOI_OSIN10 BLK-TL-RIOPAD_M.IOI_OLOGIC0_D1 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN1 BLK-TL-RIOPAD_M.IOB_PADOUT0 BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVFB</loc>
          <loc side="right">BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLK BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLK BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLKB BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKB BLK-TL-RIOPAD_M.RIOI_OSOUT10 BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKB BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIV BLK-TL-RIOPAD_M.IOB_PU_INT_EN_1 BLK-TL-RIOPAD_M.IOB_PD_INT_EN_1 BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLK BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEOUT BLK-TL-RIOPAD_M.RIOI_OSOUT20 BLK-TL-RIOPAD_M.IOB_KEEPER_INT_EN_1 BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEIN BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVB BLK-TL-RIOPAD_M.RIOI_OLOGIC0_CLKDIVF BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVFB</loc>
          <loc side="bottom">BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLK BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKB BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIVP BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIV BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVB</loc>
          <loc side="left">BLK-TL-RIOPAD_M.IOI_ILOGIC0_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD_M" pin_mapping="custom">
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_C" to="BLK-TL-IOPAD_M.IDELAYE2_C"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD_M.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_O_OUT0" to="BLK-TL-IOPAD_M.IOB33M_O_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD_M.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD_M.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD_M.ILOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD_M.OLOGICE3_D7"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD_M.ILOGICE3_Q7"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD_M.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-RIOPAD_M.LIOB_IN_TERM0" to="BLK-TL-IOPAD_M.IOB33M_INTERMDISABLE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD_M.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSIN20" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD_M.ILOGICE3_Q5"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD_M.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD_M.OLOGICE3_T3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD_M.OLOGICE3_TCE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD_M.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD_M.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_LD" to="BLK-TL-IOPAD_M.IDELAYE2_LD"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD_M.IOB33M_IBUFDISABLE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD_M.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD_M.IOB33M_DIFFO_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSOUT10" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD_M.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_ISOUT10" to="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_PU_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_PD_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD_M.OLOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CE" to="BLK-TL-IOPAD_M.IDELAYE2_CE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD_M.OLOGICE3_D8"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD_M.ILOGICE3_Q6"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD_M.OLOGICE3_T2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD_M.ILOGICE3_Q8"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_INC" to="BLK-TL-IOPAD_M.IDELAYE2_INC"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD_M.OLOGICE3_D2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD_M.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_T_OUT0" to="BLK-TL-IOPAD_M.IOB33M_T_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD_M.ILOGICE3_CE1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD_M.ILOGICE3_CE2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD_M.OLOGICE3_D6"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_O" to="BLK-TL-IOPAD_M.ILOGICE3_O"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_ISOUT20" to="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD_M.OLOGICE3_T4"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD_M.ILOGICE3_Q4"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD_M.OLOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD_M.ILOGICE3_Q3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD_M.ILOGICE3_Q1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD_M.ILOGICE3_Q2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD_M.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSOUT20" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_KEEPER_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD_M.OLOGICE3_OCE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD_M.OLOGICE3_D5"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_DIFFI_IN0" to="BLK-TL-IOPAD_M.IOB33M_DIFFI_IN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD_M.OLOGICE3_T1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD_M.OLOGICE3_D3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD_M.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD_M.ILOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD_M.OLOGICE3_D4"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSIN10" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD_M.OLOGICE3_D1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PADOUT0" to="BLK-TL-IOPAD_M.IOB33M_PADOUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVFB"/>
          </site>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_O_OUT0" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-RIOPAD_M.LIOB_IN_TERM0" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSOUT10" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_ISOUT10" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_T_OUT0" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_ISOUT20" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSOUT20" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PADOUT0" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-RIOPAD_S">
      <sub_tile capacity="1" name="BLK-TL-RIOPAD_S">
        <!-- Sub Tile Inputs -->
        <input name="IOB_DIFFI_IN1" num_pins="1"/>
        <input name="IOB_DIFFO_IN1" num_pins="1"/>
        <input name="IOB_DIFF_TERM_INT_EN" num_pins="1"/>
        <input name="IOB_IBUF_DISABLE1" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_0" num_pins="1"/>
        <input name="IOB_O_IN1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_0" num_pins="1"/>
        <input name="IOB_PU_INT_EN_0" num_pins="1"/>
        <input name="IOB_T_IN1" num_pins="1"/>
        <input name="IOI_IDELAY1_C" num_pins="1"/>
        <input name="IOI_IDELAY1_CE" num_pins="1"/>
        <input name="IOI_IDELAY1_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY1_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY1_INC" num_pins="1"/>
        <input name="IOI_IDELAY1_LD" num_pins="1"/>
        <input name="IOI_IDELAY1_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY1_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC1_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC1_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC1_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC1_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC1_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC1_D1" num_pins="1"/>
        <input name="IOI_OLOGIC1_D2" num_pins="1"/>
        <input name="IOI_OLOGIC1_D3" num_pins="1"/>
        <input name="IOI_OLOGIC1_D4" num_pins="1"/>
        <input name="IOI_OLOGIC1_D5" num_pins="1"/>
        <input name="IOI_OLOGIC1_D6" num_pins="1"/>
        <input name="IOI_OLOGIC1_D7" num_pins="1"/>
        <input name="IOI_OLOGIC1_D8" num_pins="1"/>
        <input name="IOI_OLOGIC1_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC1_SR" num_pins="1"/>
        <input name="IOI_OLOGIC1_T1" num_pins="1"/>
        <input name="IOI_OLOGIC1_T2" num_pins="1"/>
        <input name="IOI_OLOGIC1_T3" num_pins="1"/>
        <input name="IOI_OLOGIC1_T4" num_pins="1"/>
        <input name="IOI_OLOGIC1_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC1_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM1" num_pins="1"/>
        <input name="RIOI3_IDELAY1_IFDLY0" num_pins="1"/>
        <input name="RIOI3_IDELAY1_IFDLY1" num_pins="1"/>
        <input name="RIOI3_IDELAY1_IFDLY2" num_pins="1"/>
        <input name="RIOI_ISIN11" num_pins="1"/>
        <input name="RIOI_ISIN21" num_pins="1"/>
        <clock name="RIOI_OLOGIC1_CLKDIVF" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT1" num_pins="1"/>
        <output name="IOB_O_OUT1" num_pins="1"/>
        <output name="IOB_PADOUT1" num_pins="1"/>
        <output name="IOB_T_OUT1" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC1_O" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC1_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC1_TBYTEOUT" num_pins="1"/>
        <output name="RIOI_ISOUT11" num_pins="1"/>
        <output name="RIOI_ISOUT21" num_pins="1"/>
        <output name="RIOI_OSOUT11" num_pins="1"/>
        <output name="RIOI_OSOUT21" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OSOUT11"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC1_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFI_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFO_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC1_OQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_PADOUT1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC1_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ISIN21"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OSOUT21"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_IDELAY1_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC1_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC1_TQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ISIN11"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLKB BLK-TL-RIOPAD_S.IOB_O_OUT1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-RIOPAD_S.IOB_PU_INT_EN_0 BLK-TL-RIOPAD_S.IOB_KEEPER_INT_EN_0 BLK-TL-RIOPAD_S.RIOI_OLOGIC1_CLKDIVF BLK-TL-RIOPAD_S.RIOI_ISOUT21 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-RIOPAD_S.IOB_PD_INT_EN_0 BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEIN BLK-TL-RIOPAD_S.IOB_T_OUT1 BLK-TL-RIOPAD_S.IOB_DIFFO_OUT1 BLK-TL-RIOPAD_S.RIOI_ISOUT11 BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLK BLK-TL-RIOPAD_S.IOB_DIFF_TERM_INT_EN BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVFB BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLK BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEOUT BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKB BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIV</loc>
          <loc side="top">BLK-TL-RIOPAD_S.IOI_IDELAY1_CE BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q8 BLK-TL-RIOPAD_S.IOI_OLOGIC1_T4 BLK-TL-RIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH BLK-TL-RIOPAD_S.IOI_ILOGIC1_BITSLIP BLK-TL-RIOPAD_S.IOI_IDELAY1_DATAIN BLK-TL-RIOPAD_S.IOI_OLOGIC1_TCE BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q5 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-RIOPAD_S.RIOI_OLOGIC1_CLKDIVF BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY2 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN0 BLK-TL-RIOPAD_S.IOI_IDELAY1_REGRST BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q2 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-RIOPAD_S.IOI_OLOGIC1_D4 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIVP BLK-TL-RIOPAD_S.IOI_ILOGIC1_SR BLK-TL-RIOPAD_S.IOI_OLOGIC1_D8 BLK-TL-RIOPAD_S.IOI_IDELAY1_INC BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q1 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN4 BLK-TL-RIOPAD_S.IOI_OLOGIC1_D2 BLK-TL-RIOPAD_S.LIOB_IN_TERM1 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN2 BLK-TL-RIOPAD_S.IOI_IDELAY1_LDPIPEEN BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKSEL BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2 BLK-TL-RIOPAD_S.IOI_OLOGIC1_D5 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE2 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN1 BLK-TL-RIOPAD_S.IOI_OLOGIC1_SR BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q7 BLK-TL-RIOPAD_S.IOI_IDELAY1_LD BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q4 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3 BLK-TL-RIOPAD_S.IOI_OLOGIC1_D3 BLK-TL-RIOPAD_S.IOI_OLOGIC1_D6 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4 BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY0 BLK-TL-RIOPAD_S.IOI_IDELAY1_CINVCTRL BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE1 BLK-TL-RIOPAD_S.IOI_OLOGIC1_T2 BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIV BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVFB BLK-TL-RIOPAD_S.IOI_OLOGIC1_T1 BLK-TL-RIOPAD_S.IOI_IDELAY1_C BLK-TL-RIOPAD_S.IOB_IBUF_DISABLE1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q6 BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-RIOPAD_S.IOI_OLOGIC1_D7 BLK-TL-RIOPAD_S.IOI_OLOGIC1_D1 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN3 BLK-TL-RIOPAD_S.IOI_OLOGIC1_OCE BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q3 BLK-TL-RIOPAD_S.IOI_OLOGIC1_T3 BLK-TL-RIOPAD_S.IOI_ILOGIC1_O BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIV</loc>
          <loc side="bottom">BLK-TL-RIOPAD_S.IOB_O_IN1 BLK-TL-RIOPAD_S.IOB_T_IN1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-RIOPAD_S.IOB_DIFFO_IN1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIVP BLK-TL-RIOPAD_S.RIOI_OSOUT11 BLK-TL-RIOPAD_S.RIOI_OSOUT21 BLK-TL-RIOPAD_S.RIOI_ISIN11 BLK-TL-RIOPAD_S.IOB_PADOUT1 BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-RIOPAD_S.IOB_DIFFI_IN1 BLK-TL-RIOPAD_S.RIOI_ISIN21 BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIV</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD_S" pin_mapping="custom">
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLKB" to="BLK-TL-IOPAD_S.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CE" to="BLK-TL-IOPAD_S.IDELAYE2_CE"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_O_IN1" to="BLK-TL-IOPAD_S.IOB33S_O_IN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q8" to="BLK-TL-IOPAD_S.ILOGICE3_Q8"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T4" to="BLK-TL-IOPAD_S.OLOGICE3_T4"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_O_OUT1" to="BLK-TL-IOPAD_S.IOB33S_O_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH" to="BLK-TL-IOPAD_S.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_T_IN1" to="BLK-TL-IOPAD_S.IOB33S_T_IN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_BITSLIP" to="BLK-TL-IOPAD_S.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_DATAIN" to="BLK-TL-IOPAD_S.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TCE" to="BLK-TL-IOPAD_S.OLOGICE3_TCE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q5" to="BLK-TL-IOPAD_S.ILOGICE3_Q5"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLK" to="BLK-TL-IOPAD_S.ILOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PU_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_PU_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_DIFFO_IN1" to="BLK-TL-IOPAD_S.IOB33S_DIFFO_IN"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_KEEPER_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_KEEPER_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OLOGIC1_CLKDIVF" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISOUT21" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY2" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN0" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_REGRST" to="BLK-TL-IOPAD_S.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q2" to="BLK-TL-IOPAD_S.ILOGICE3_Q2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKB" to="BLK-TL-IOPAD_S.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D4" to="BLK-TL-IOPAD_S.OLOGICE3_D4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIVP" to="BLK-TL-IOPAD_S.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_SR" to="BLK-TL-IOPAD_S.ILOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D8" to="BLK-TL-IOPAD_S.OLOGICE3_D8"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_INC" to="BLK-TL-IOPAD_S.IDELAYE2_INC"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q1" to="BLK-TL-IOPAD_S.ILOGICE3_Q1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN4" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OSOUT11" to="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D2" to="BLK-TL-IOPAD_S.OLOGICE3_D2"/>
            <direct from="BLK-TL-RIOPAD_S.LIOB_IN_TERM1" to="BLK-TL-IOPAD_S.IOB33S_INTERMDISABLE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN2" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_LDPIPEEN" to="BLK-TL-IOPAD_S.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OSOUT21" to="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PD_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_PD_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D5" to="BLK-TL-IOPAD_S.OLOGICE3_D5"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEIN" to="BLK-TL-IOPAD_S.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISIN11" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE2" to="BLK-TL-IOPAD_S.ILOGICE3_CE2"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_T_OUT1" to="BLK-TL-IOPAD_S.IOB33S_T_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN1" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_SR" to="BLK-TL-IOPAD_S.OLOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q7" to="BLK-TL-IOPAD_S.ILOGICE3_Q7"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_DIFFO_OUT1" to="BLK-TL-IOPAD_S.IOB33S_DIFFO_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_LD" to="BLK-TL-IOPAD_S.IDELAYE2_LD"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY1" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q4" to="BLK-TL-IOPAD_S.ILOGICE3_Q4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D3" to="BLK-TL-IOPAD_S.OLOGICE3_D3"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PADOUT1" to="BLK-TL-IOPAD_S.IOB33S_PADOUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D6" to="BLK-TL-IOPAD_S.OLOGICE3_D6"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY0" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CINVCTRL" to="BLK-TL-IOPAD_S.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISOUT11" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE1" to="BLK-TL-IOPAD_S.ILOGICE3_CE1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLK" to="BLK-TL-IOPAD_S.OLOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_DIFF_TERM_INT_EN" to="BLK-TL-IOPAD_S.IOB33S_DIFF_TERM_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T2" to="BLK-TL-IOPAD_S.OLOGICE3_T2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIV" to="BLK-TL-IOPAD_S.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVFB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T1" to="BLK-TL-IOPAD_S.OLOGICE3_T1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_C" to="BLK-TL-IOPAD_S.IDELAYE2_C"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLK" to="BLK-TL-IOPAD_S.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_IBUF_DISABLE1" to="BLK-TL-IOPAD_S.IOB33S_IBUFDISABLE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q6" to="BLK-TL-IOPAD_S.ILOGICE3_Q6"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEOUT" to="BLK-TL-IOPAD_S.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D7" to="BLK-TL-IOPAD_S.OLOGICE3_D7"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D1" to="BLK-TL-IOPAD_S.OLOGICE3_D1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN3" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_DIFFI_IN1" to="BLK-TL-IOPAD_S.IOB33S_DIFFI_IN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_OCE" to="BLK-TL-IOPAD_S.OLOGICE3_OCE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q3" to="BLK-TL-IOPAD_S.ILOGICE3_Q3"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISIN21" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T3" to="BLK-TL-IOPAD_S.OLOGICE3_T3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_O" to="BLK-TL-IOPAD_S.ILOGICE3_O"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIV" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIV"/>
          </site>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_O_OUT1" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PU_INT_EN_0" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_KEEPER_INT_EN_0" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OLOGIC1_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISOUT21" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OSOUT11" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-RIOPAD_S.LIOB_IN_TERM1" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OSOUT21" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PD_INT_EN_0" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_T_OUT1" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_DIFFO_OUT1" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PADOUT1" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISOUT11" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_IBUF_DISABLE1" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-RIOPAD_SING">
      <sub_tile capacity="1" name="BLK-TL-RIOPAD_SING">
        <!-- Sub Tile Inputs -->
        <input name="IOB_IBUF_DISABLE0" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_1" num_pins="1"/>
        <input name="IOB_PU_INT_EN_1" num_pins="1"/>
        <input name="IOI_IDELAY0_C" num_pins="1"/>
        <input name="IOI_IDELAY0_CE" num_pins="1"/>
        <input name="IOI_IDELAY0_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY0_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY0_INC" num_pins="1"/>
        <input name="IOI_IDELAY0_LD" num_pins="1"/>
        <input name="IOI_IDELAY0_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY0_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC0_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC0_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC0_D1" num_pins="1"/>
        <input name="IOI_OLOGIC0_D2" num_pins="1"/>
        <input name="IOI_OLOGIC0_D3" num_pins="1"/>
        <input name="IOI_OLOGIC0_D4" num_pins="1"/>
        <input name="IOI_OLOGIC0_D5" num_pins="1"/>
        <input name="IOI_OLOGIC0_D6" num_pins="1"/>
        <input name="IOI_OLOGIC0_D7" num_pins="1"/>
        <input name="IOI_OLOGIC0_D8" num_pins="1"/>
        <input name="IOI_OLOGIC0_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC0_SR" num_pins="1"/>
        <input name="IOI_OLOGIC0_T1" num_pins="1"/>
        <input name="IOI_OLOGIC0_T2" num_pins="1"/>
        <input name="IOI_OLOGIC0_T3" num_pins="1"/>
        <input name="IOI_OLOGIC0_T4" num_pins="1"/>
        <input name="IOI_OLOGIC0_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC0_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM0" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY0" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY1" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY2" num_pins="1"/>
        <clock name="RIOI_OLOGIC0_CLKDIVF" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT0" num_pins="1"/>
        <output name="IOB_O_OUT0" num_pins="1"/>
        <output name="IOB_PADOUT0" num_pins="1"/>
        <output name="IOB_T_OUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC0_O" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC0_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC0_TBYTEOUT" num_pins="1"/>
        <output name="RIOI_ISOUT10" num_pins="1"/>
        <output name="RIOI_ISOUT20" num_pins="1"/>
        <output name="RIOI_OSOUT10" num_pins="1"/>
        <output name="RIOI_OSOUT20" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_TQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC0_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_IDELAY0_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_OQ"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-RIOPAD_SING.IOI_IDELAY0_C BLK-TL-RIOPAD_SING.IOI_IDELAY0_DATAIN BLK-TL-RIOPAD_SING.IOI_IDELAY0_REGRST BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVSEL BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLK BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVPSEL BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D7 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q7 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_IOCLKGLITCH BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY1 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKSEL BLK-TL-RIOPAD_SING.LIOB_IN_TERM0 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKDIV BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q5 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T3 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TCE BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKB BLK-TL-RIOPAD_SING.IOI_IDELAY0_LDPIPEEN BLK-TL-RIOPAD_SING.IOI_IDELAY0_LD BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY2 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN4 BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY0 BLK-TL-RIOPAD_SING.IOB_IBUF_DISABLE0 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKDIVP BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIV BLK-TL-RIOPAD_SING.IOI_IDELAY0_CINVCTRL BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT0 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CE BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D8 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q6 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T2 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q8 BLK-TL-RIOPAD_SING.IOI_IDELAY0_INC BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D2 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN2 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CE1 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CE2 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D6 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_O BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T4 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT4 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q4 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_SR BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q3 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT1 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT3 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q1 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT2 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q2 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_BITSLIP BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN3 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_OCE BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN0 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D5 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T1 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D3 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVB BLK-TL-RIOPAD_SING.RIOI_OLOGIC0_CLKDIVF BLK-TL-RIOPAD_SING.IOI_ILOGIC0_SR BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D4 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D1 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN1 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVFB</loc>
          <loc side="right">BLK-TL-RIOPAD_SING.IOB_O_OUT0 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_OCLK BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLK BLK-TL-RIOPAD_SING.IOI_ILOGIC0_OCLKB BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKB BLK-TL-RIOPAD_SING.IOB_DIFFO_OUT0 BLK-TL-RIOPAD_SING.RIOI_OSOUT10 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKB BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIV BLK-TL-RIOPAD_SING.RIOI_ISOUT10 BLK-TL-RIOPAD_SING.IOB_PU_INT_EN_1 BLK-TL-RIOPAD_SING.IOB_PD_INT_EN_1 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLK BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TBYTEOUT BLK-TL-RIOPAD_SING.IOB_T_OUT0 BLK-TL-RIOPAD_SING.RIOI_ISOUT20 BLK-TL-RIOPAD_SING.RIOI_OSOUT20 BLK-TL-RIOPAD_SING.IOB_KEEPER_INT_EN_1 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TBYTEIN BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVB BLK-TL-RIOPAD_SING.RIOI_OLOGIC0_CLKDIVF BLK-TL-RIOPAD_SING.IOB_PADOUT0 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVFB</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_O_OUT0" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-RIOPAD_SING.LIOB_IN_TERM0" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI_OSOUT10" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI_ISOUT10" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_T_OUT0" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI_ISOUT20" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI_OSOUT20" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_PADOUT0" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLK_BUFG_BOT_R">
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL0_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL0_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL0_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL1_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL1_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL1_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL2_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL2_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL2_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL3_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL3_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL3_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL4_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL4_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL4_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL5_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL5_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL5_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL6_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL6_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL6_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL7_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL7_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL7_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL8_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL8_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL8_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL9_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL9_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL9_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL10_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL10_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL10_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL11_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL11_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL11_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL12_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL12_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL12_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL13_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL13_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL13_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL14_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL14_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL14_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL15_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL15_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL15_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLK_BUFG_TOP_R">
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL0_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL0_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL0_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_O</loc>
          <loc side="top">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL1_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL1_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL1_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL2_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL2_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL2_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL3_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL3_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL3_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL4_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL4_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL4_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL5_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL5_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL5_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL6_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL6_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL6_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL7_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL7_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL7_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL8_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL8_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL8_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL9_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL9_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL9_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL10_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL10_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL10_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL11_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL11_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL11_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL12_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL12_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL12_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1</loc>
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL13_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL13_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL13_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL14_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL14_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL14_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL15_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL15_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL15_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CMT_TOP_L_UPPER_T">
      <sub_tile capacity="1" name="BLK-TL-CMT_TOP_L_UPPER_T">
        <!-- Sub Tile Inputs -->
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKIN1" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKIN2" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR6" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_DCLK" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DEN" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI10" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI11" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI12" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI13" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI14" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI15" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI6" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI7" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI8" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI9" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DWE" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_PWRDWN" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_RST" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN10" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN11" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN12" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN13" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN14" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN15" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN16" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN17" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN18" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN19" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN20" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN21" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN22" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN23" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN24" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN25" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN26" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN27" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN28" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN29" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN30" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN31" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN6" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN7" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN8" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN9" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO10" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO11" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO12" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO13" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO14" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO15" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO6" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO7" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO8" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO9" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DRDY" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_LOCKED" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN17 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO0 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI12 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN0 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN28 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO11 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO14 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN16 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN31 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO8 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI11 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN20 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI10 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN11 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO6 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN8 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN24 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI15 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN19 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN30 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO13 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN21 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN13 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN23 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN25 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN15 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN14 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO9 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI14 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN27 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO10 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI0 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN22 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI9 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN7 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN29 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI13 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI8 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN10 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN12 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN18 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO12 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI7 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO7 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN26 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN6 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI6 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO15 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN9 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DCLK</loc>
          <loc side="bottom">BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_PWRDWN BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DWE BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DEN BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_LOCKED BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_RST BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DRDY BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR6 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-PLLE2_ADV" pin_mapping="custom">
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN17" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN17"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_PWRDWN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_PWRDWN"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT50"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI12"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT43"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN28" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN28"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO11"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO14"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT15"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT30"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN16" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN16"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT19"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN31" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN31"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO8"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI11"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT47"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT32"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT51"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT10"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT28"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN20" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN20"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT7"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT23"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT33"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT60"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI10"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT11"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN11"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO6"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN8"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT13"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT29"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT6"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT42"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DWE" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DWE"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKINSEL"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN24" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN24"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI15"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT56"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN19" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN19"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN30" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN30"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO13"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN21" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN21"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DEN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DEN"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT12"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN13"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_LOCKED" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_LOCKED"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN23" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN23"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_RST" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_RST"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBIN"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN25" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN25"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT62"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN15"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT53"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN14"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DRDY" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DRDY"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT40"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT17"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO9"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT44"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI14"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN27" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN27"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT9"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBOUT"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO10"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN22" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN22"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI9"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT21"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT14"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR6"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT63"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN7"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT58"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT22"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT35"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN29" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN29"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT27"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI13"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT24"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT31"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT52"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT49"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI8"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN10"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN12"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT59"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN18" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN18"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO12"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT37"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT18"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT55"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT61"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT20"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT46"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI7"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT45"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT41"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT16"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT26"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO7"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT34"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT8"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT54"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN26" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN26"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TMUXOUT"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT25"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN6"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI6"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT48"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO15"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT57"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN9"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT38"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT36"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT39"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DCLK" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DCLK"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CMT_TOP_R_UPPER_T">
      <sub_tile capacity="1" name="BLK-TL-CMT_TOP_R_UPPER_T">
        <!-- Sub Tile Inputs -->
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKIN1" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKIN2" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR6" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_DCLK" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DEN" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI10" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI11" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI12" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI13" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI14" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI15" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI6" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI7" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI8" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI9" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DWE" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_PWRDWN" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_RST" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN10" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN11" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN12" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN13" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN14" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN15" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN16" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN17" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN18" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN19" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN20" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN21" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN22" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN23" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN24" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN25" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN26" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN27" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN28" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN29" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN30" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN31" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN6" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN7" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN8" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN9" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO10" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO11" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO12" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO13" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO14" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO15" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO6" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO7" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO8" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO9" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DRDY" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_LOCKED" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN17 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN0 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN28 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN16 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN31 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN4 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN20 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN11 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN8 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN24 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN19 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN30 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN21 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN13 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN23 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN25 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN15 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN14 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN27 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN22 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN7 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN29 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN10 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN12 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN18 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN26 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN6 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN9 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47</loc>
          <loc side="bottom">BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_PWRDWN BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR4 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DWE BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DEN BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_LOCKED BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_RST BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DRDY BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR6 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR0</loc>
          <loc side="left">BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO0 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI12 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO11 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO14 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO8 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI11 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI10 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO6 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI4 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI15 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO4 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO13 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO9 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI14 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO10 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI0 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI9 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI13 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI8 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO12 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI7 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO7 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI6 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO15 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DCLK</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-PLLE2_ADV" pin_mapping="custom">
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN17" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN17"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_PWRDWN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_PWRDWN"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT50"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI12"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT43"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN28" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN28"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO11"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO14"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT15"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT30"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN16" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN16"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT19"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN31" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN31"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO8"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI11"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT47"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT32"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT51"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT10"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT28"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN20" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN20"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT7"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT23"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT33"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT60"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI10"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT11"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN11"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO6"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN8"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT13"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT29"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT6"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT42"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DWE" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DWE"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKINSEL"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN24" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN24"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI15"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT56"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN19" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN19"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN30" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN30"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO13"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN21" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN21"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DEN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DEN"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT12"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN13"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_LOCKED" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_LOCKED"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN23" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN23"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_RST" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_RST"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBIN"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN25" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN25"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT62"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN15"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT53"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN14"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DRDY" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DRDY"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT40"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT17"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO9"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT44"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI14"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN27" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN27"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT9"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBOUT"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO10"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN22" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN22"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI9"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT21"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT14"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR6"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT63"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN7"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT58"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT22"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT35"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN29" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN29"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT27"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI13"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT24"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT31"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT52"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT49"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI8"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN10"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN12"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT59"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN18" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN18"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO12"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT37"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT18"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT55"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT61"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT20"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT46"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI7"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT45"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT41"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT16"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT26"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO7"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT34"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT8"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT54"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN26" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN26"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TMUXOUT"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT25"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN6"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI6"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT48"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO15"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT57"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN9"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT38"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT36"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT39"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DCLK" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DCLK"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CMT_TOP_L_LOWER_B">
      <sub_tile capacity="1" name="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0">
        <!-- Sub Tile Inputs -->
        <clock name="CMT_LR_LOWER_B_MMCM_CLKFBIN" num_pins="1"/>
        <clock name="CMT_LR_LOWER_B_MMCM_CLKIN1" num_pins="1"/>
        <clock name="CMT_LR_LOWER_B_MMCM_CLKIN2" num_pins="1"/>
        <clock name="CMT_LR_LOWER_B_MMCM_CLKINSEL" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR0" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR1" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR2" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR3" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR4" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR5" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR6" num_pins="1"/>
        <clock name="CMT_LR_LOWER_B_MMCM_DCLK" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DEN" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI0" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI1" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI10" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI11" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI12" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI13" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI14" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI15" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI2" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI3" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI4" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI5" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI6" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI7" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI8" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI9" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DWE" num_pins="1"/>
        <clock name="CMT_LR_LOWER_B_MMCM_PSCLK" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_PSEN" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_PSINCDEC" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_PWRDWN" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_RST" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN0" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN1" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN10" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN11" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN12" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN13" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN14" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN15" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN16" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN17" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN18" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN19" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN2" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN20" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN21" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN22" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN23" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN24" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN25" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN26" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN27" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN28" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN29" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN3" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN30" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN31" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN4" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN5" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN6" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN7" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN8" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN9" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CMT_LR_LOWER_B_MMCM_CLKFBOUT" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKFBOUTB" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKFBSTOPPED" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKINSTOPPED" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT0" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT0B" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT1" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT1B" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT2" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT2B" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT3" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT3B" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT4" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT5" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT6" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO0" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO1" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO10" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO11" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO12" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO13" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO14" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO15" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO2" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO3" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO4" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO5" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO6" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO7" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO8" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO9" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DRDY" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_LOCKED" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_PSDONE" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT0" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT1" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT10" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT11" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT12" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT13" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT14" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT15" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT16" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT17" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT18" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT19" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT2" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT20" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT21" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT22" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT23" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT24" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT25" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT26" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT27" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT28" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT29" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT3" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT30" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT31" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT32" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT33" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT34" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT35" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT36" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT37" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT38" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT39" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT4" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT40" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT41" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT42" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT43" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT44" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT45" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT46" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT47" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT48" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT49" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT5" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT50" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT51" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT52" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT53" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT54" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT55" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT56" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT57" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT58" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT59" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT6" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT60" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT61" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT62" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT63" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT7" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT8" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT9" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TMUXOUT" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN8 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI7 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT3 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT16 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT1 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TMUXOUT BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI9 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT34 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO8 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN23 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT31 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT26 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN17 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI12 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI3 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT23 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT40 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN31 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI2 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT28 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT62 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN25 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT39 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBOUTB BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT35 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKINSEL BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT43 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSCLK BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI11 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN30 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PWRDWN BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN26 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT48 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT36 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT4 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI1 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO2 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT6 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO14 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT17 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT24 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN21 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT42 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT37 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT51 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT7 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN11 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT6 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO10 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT2 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR2 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO11 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSEN BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI0 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR0 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT25 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR3 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT15 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO4 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN28 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT52 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT4 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO7 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT47 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT14 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT19 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI5 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR4 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT49 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT59 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN3 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN1 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT1 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT21 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO15 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO5 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT12 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT3 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT41 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT46 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT57 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT3B BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBIN BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI8 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN12 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_RST BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT18 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI4 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN2 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT56 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO6 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT44 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN15 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT0 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DEN BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DWE BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN19 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT38 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT45 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI14 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT29 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN20 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN10 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT50 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT30 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN22 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT22 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN6 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO13 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT61 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT2B BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKIN1 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DCLK BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT0B BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN0 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI6 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT9 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT10 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI13 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN16 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT5 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT32 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT0 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN14 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN13 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN5 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT1B BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN9 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT11 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT63 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT8 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT54 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN29 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBOUT BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT5 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN7 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN4 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKIN2 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO12 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO9 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT13 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN27 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN18 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT20 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT2 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI15 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO3 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN24 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT60 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT55 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR5 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT27 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI10 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR1 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT58 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR6 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO1 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT53 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSINCDEC BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT33 BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO0</loc>
          <loc side="top">BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_LOCKED BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSDONE BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKINSTOPPED BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBSTOPPED BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DRDY</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-MMCME2_ADV" pin_mapping="custom">
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBIN" to="BLK-TL-MMCME2_ADV.CLKFBIN"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBOUT" to="BLK-TL-MMCME2_ADV.CLKFBOUT"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBOUTB" to="BLK-TL-MMCME2_ADV.CLKFBOUTB"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBSTOPPED" to="BLK-TL-MMCME2_ADV.CLKFBSTOPPED"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKIN1" to="BLK-TL-MMCME2_ADV.CLKIN1"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKIN2" to="BLK-TL-MMCME2_ADV.CLKIN2"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKINSEL" to="BLK-TL-MMCME2_ADV.CLKINSEL"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKINSTOPPED" to="BLK-TL-MMCME2_ADV.CLKINSTOPPED"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT0" to="BLK-TL-MMCME2_ADV.CLKOUT0"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT0B" to="BLK-TL-MMCME2_ADV.CLKOUT0B"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT1" to="BLK-TL-MMCME2_ADV.CLKOUT1"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT1B" to="BLK-TL-MMCME2_ADV.CLKOUT1B"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT2" to="BLK-TL-MMCME2_ADV.CLKOUT2"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT2B" to="BLK-TL-MMCME2_ADV.CLKOUT2B"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT3" to="BLK-TL-MMCME2_ADV.CLKOUT3"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT3B" to="BLK-TL-MMCME2_ADV.CLKOUT3B"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT4" to="BLK-TL-MMCME2_ADV.CLKOUT4"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT5" to="BLK-TL-MMCME2_ADV.CLKOUT5"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT6" to="BLK-TL-MMCME2_ADV.CLKOUT6"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR0" to="BLK-TL-MMCME2_ADV.DADDR0"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR1" to="BLK-TL-MMCME2_ADV.DADDR1"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR2" to="BLK-TL-MMCME2_ADV.DADDR2"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR3" to="BLK-TL-MMCME2_ADV.DADDR3"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR4" to="BLK-TL-MMCME2_ADV.DADDR4"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR5" to="BLK-TL-MMCME2_ADV.DADDR5"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR6" to="BLK-TL-MMCME2_ADV.DADDR6"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DCLK" to="BLK-TL-MMCME2_ADV.DCLK"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DEN" to="BLK-TL-MMCME2_ADV.DEN"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI0" to="BLK-TL-MMCME2_ADV.DI0"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI1" to="BLK-TL-MMCME2_ADV.DI1"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI2" to="BLK-TL-MMCME2_ADV.DI2"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI3" to="BLK-TL-MMCME2_ADV.DI3"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI4" to="BLK-TL-MMCME2_ADV.DI4"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI5" to="BLK-TL-MMCME2_ADV.DI5"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI6" to="BLK-TL-MMCME2_ADV.DI6"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI7" to="BLK-TL-MMCME2_ADV.DI7"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI8" to="BLK-TL-MMCME2_ADV.DI8"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI9" to="BLK-TL-MMCME2_ADV.DI9"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI10" to="BLK-TL-MMCME2_ADV.DI10"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI11" to="BLK-TL-MMCME2_ADV.DI11"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI12" to="BLK-TL-MMCME2_ADV.DI12"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI13" to="BLK-TL-MMCME2_ADV.DI13"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI14" to="BLK-TL-MMCME2_ADV.DI14"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI15" to="BLK-TL-MMCME2_ADV.DI15"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO0" to="BLK-TL-MMCME2_ADV.DO0"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO1" to="BLK-TL-MMCME2_ADV.DO1"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO2" to="BLK-TL-MMCME2_ADV.DO2"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO3" to="BLK-TL-MMCME2_ADV.DO3"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO4" to="BLK-TL-MMCME2_ADV.DO4"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO5" to="BLK-TL-MMCME2_ADV.DO5"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO6" to="BLK-TL-MMCME2_ADV.DO6"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO7" to="BLK-TL-MMCME2_ADV.DO7"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO8" to="BLK-TL-MMCME2_ADV.DO8"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO9" to="BLK-TL-MMCME2_ADV.DO9"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO10" to="BLK-TL-MMCME2_ADV.DO10"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO11" to="BLK-TL-MMCME2_ADV.DO11"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO12" to="BLK-TL-MMCME2_ADV.DO12"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO13" to="BLK-TL-MMCME2_ADV.DO13"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO14" to="BLK-TL-MMCME2_ADV.DO14"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO15" to="BLK-TL-MMCME2_ADV.DO15"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DRDY" to="BLK-TL-MMCME2_ADV.DRDY"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DWE" to="BLK-TL-MMCME2_ADV.DWE"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_LOCKED" to="BLK-TL-MMCME2_ADV.LOCKED"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSCLK" to="BLK-TL-MMCME2_ADV.PSCLK"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSDONE" to="BLK-TL-MMCME2_ADV.PSDONE"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSEN" to="BLK-TL-MMCME2_ADV.PSEN"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSINCDEC" to="BLK-TL-MMCME2_ADV.PSINCDEC"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PWRDWN" to="BLK-TL-MMCME2_ADV.PWRDWN"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_RST" to="BLK-TL-MMCME2_ADV.RST"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN0" to="BLK-TL-MMCME2_ADV.TESTIN0"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN1" to="BLK-TL-MMCME2_ADV.TESTIN1"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN2" to="BLK-TL-MMCME2_ADV.TESTIN2"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN3" to="BLK-TL-MMCME2_ADV.TESTIN3"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN4" to="BLK-TL-MMCME2_ADV.TESTIN4"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN5" to="BLK-TL-MMCME2_ADV.TESTIN5"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN6" to="BLK-TL-MMCME2_ADV.TESTIN6"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN7" to="BLK-TL-MMCME2_ADV.TESTIN7"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN8" to="BLK-TL-MMCME2_ADV.TESTIN8"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN9" to="BLK-TL-MMCME2_ADV.TESTIN9"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN10" to="BLK-TL-MMCME2_ADV.TESTIN10"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN11" to="BLK-TL-MMCME2_ADV.TESTIN11"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN12" to="BLK-TL-MMCME2_ADV.TESTIN12"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN13" to="BLK-TL-MMCME2_ADV.TESTIN13"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN14" to="BLK-TL-MMCME2_ADV.TESTIN14"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN15" to="BLK-TL-MMCME2_ADV.TESTIN15"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN16" to="BLK-TL-MMCME2_ADV.TESTIN16"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN17" to="BLK-TL-MMCME2_ADV.TESTIN17"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN18" to="BLK-TL-MMCME2_ADV.TESTIN18"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN19" to="BLK-TL-MMCME2_ADV.TESTIN19"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN20" to="BLK-TL-MMCME2_ADV.TESTIN20"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN21" to="BLK-TL-MMCME2_ADV.TESTIN21"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN22" to="BLK-TL-MMCME2_ADV.TESTIN22"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN23" to="BLK-TL-MMCME2_ADV.TESTIN23"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN24" to="BLK-TL-MMCME2_ADV.TESTIN24"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN25" to="BLK-TL-MMCME2_ADV.TESTIN25"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN26" to="BLK-TL-MMCME2_ADV.TESTIN26"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN27" to="BLK-TL-MMCME2_ADV.TESTIN27"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN28" to="BLK-TL-MMCME2_ADV.TESTIN28"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN29" to="BLK-TL-MMCME2_ADV.TESTIN29"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN30" to="BLK-TL-MMCME2_ADV.TESTIN30"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN31" to="BLK-TL-MMCME2_ADV.TESTIN31"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT0" to="BLK-TL-MMCME2_ADV.TESTOUT0"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT1" to="BLK-TL-MMCME2_ADV.TESTOUT1"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT2" to="BLK-TL-MMCME2_ADV.TESTOUT2"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT3" to="BLK-TL-MMCME2_ADV.TESTOUT3"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT4" to="BLK-TL-MMCME2_ADV.TESTOUT4"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT5" to="BLK-TL-MMCME2_ADV.TESTOUT5"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT6" to="BLK-TL-MMCME2_ADV.TESTOUT6"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT7" to="BLK-TL-MMCME2_ADV.TESTOUT7"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT8" to="BLK-TL-MMCME2_ADV.TESTOUT8"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT9" to="BLK-TL-MMCME2_ADV.TESTOUT9"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT10" to="BLK-TL-MMCME2_ADV.TESTOUT10"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT11" to="BLK-TL-MMCME2_ADV.TESTOUT11"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT12" to="BLK-TL-MMCME2_ADV.TESTOUT12"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT13" to="BLK-TL-MMCME2_ADV.TESTOUT13"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT14" to="BLK-TL-MMCME2_ADV.TESTOUT14"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT15" to="BLK-TL-MMCME2_ADV.TESTOUT15"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT16" to="BLK-TL-MMCME2_ADV.TESTOUT16"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT17" to="BLK-TL-MMCME2_ADV.TESTOUT17"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT18" to="BLK-TL-MMCME2_ADV.TESTOUT18"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT19" to="BLK-TL-MMCME2_ADV.TESTOUT19"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT20" to="BLK-TL-MMCME2_ADV.TESTOUT20"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT21" to="BLK-TL-MMCME2_ADV.TESTOUT21"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT22" to="BLK-TL-MMCME2_ADV.TESTOUT22"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT23" to="BLK-TL-MMCME2_ADV.TESTOUT23"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT24" to="BLK-TL-MMCME2_ADV.TESTOUT24"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT25" to="BLK-TL-MMCME2_ADV.TESTOUT25"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT26" to="BLK-TL-MMCME2_ADV.TESTOUT26"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT27" to="BLK-TL-MMCME2_ADV.TESTOUT27"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT28" to="BLK-TL-MMCME2_ADV.TESTOUT28"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT29" to="BLK-TL-MMCME2_ADV.TESTOUT29"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT30" to="BLK-TL-MMCME2_ADV.TESTOUT30"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT31" to="BLK-TL-MMCME2_ADV.TESTOUT31"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT32" to="BLK-TL-MMCME2_ADV.TESTOUT32"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT33" to="BLK-TL-MMCME2_ADV.TESTOUT33"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT34" to="BLK-TL-MMCME2_ADV.TESTOUT34"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT35" to="BLK-TL-MMCME2_ADV.TESTOUT35"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT36" to="BLK-TL-MMCME2_ADV.TESTOUT36"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT37" to="BLK-TL-MMCME2_ADV.TESTOUT37"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT38" to="BLK-TL-MMCME2_ADV.TESTOUT38"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT39" to="BLK-TL-MMCME2_ADV.TESTOUT39"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT40" to="BLK-TL-MMCME2_ADV.TESTOUT40"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT41" to="BLK-TL-MMCME2_ADV.TESTOUT41"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT42" to="BLK-TL-MMCME2_ADV.TESTOUT42"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT43" to="BLK-TL-MMCME2_ADV.TESTOUT43"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT44" to="BLK-TL-MMCME2_ADV.TESTOUT44"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT45" to="BLK-TL-MMCME2_ADV.TESTOUT45"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT46" to="BLK-TL-MMCME2_ADV.TESTOUT46"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT47" to="BLK-TL-MMCME2_ADV.TESTOUT47"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT48" to="BLK-TL-MMCME2_ADV.TESTOUT48"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT49" to="BLK-TL-MMCME2_ADV.TESTOUT49"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT50" to="BLK-TL-MMCME2_ADV.TESTOUT50"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT51" to="BLK-TL-MMCME2_ADV.TESTOUT51"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT52" to="BLK-TL-MMCME2_ADV.TESTOUT52"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT53" to="BLK-TL-MMCME2_ADV.TESTOUT53"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT54" to="BLK-TL-MMCME2_ADV.TESTOUT54"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT55" to="BLK-TL-MMCME2_ADV.TESTOUT55"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT56" to="BLK-TL-MMCME2_ADV.TESTOUT56"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT57" to="BLK-TL-MMCME2_ADV.TESTOUT57"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT58" to="BLK-TL-MMCME2_ADV.TESTOUT58"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT59" to="BLK-TL-MMCME2_ADV.TESTOUT59"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT60" to="BLK-TL-MMCME2_ADV.TESTOUT60"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT61" to="BLK-TL-MMCME2_ADV.TESTOUT61"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT62" to="BLK-TL-MMCME2_ADV.TESTOUT62"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT63" to="BLK-TL-MMCME2_ADV.TESTOUT63"/>
            <direct from="BLK-TL-CMT_TOP_L_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TMUXOUT" to="BLK-TL-MMCME2_ADV.TMUXOUT"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CMT_TOP_R_LOWER_B">
      <sub_tile capacity="1" name="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0">
        <!-- Sub Tile Inputs -->
        <clock name="CMT_LR_LOWER_B_MMCM_CLKFBIN" num_pins="1"/>
        <clock name="CMT_LR_LOWER_B_MMCM_CLKIN1" num_pins="1"/>
        <clock name="CMT_LR_LOWER_B_MMCM_CLKIN2" num_pins="1"/>
        <clock name="CMT_LR_LOWER_B_MMCM_CLKINSEL" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR0" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR1" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR2" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR3" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR4" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR5" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DADDR6" num_pins="1"/>
        <clock name="CMT_LR_LOWER_B_MMCM_DCLK" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DEN" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI0" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI1" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI10" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI11" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI12" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI13" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI14" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI15" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI2" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI3" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI4" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI5" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI6" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI7" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI8" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DI9" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_DWE" num_pins="1"/>
        <clock name="CMT_LR_LOWER_B_MMCM_PSCLK" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_PSEN" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_PSINCDEC" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_PWRDWN" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_RST" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN0" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN1" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN10" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN11" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN12" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN13" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN14" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN15" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN16" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN17" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN18" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN19" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN2" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN20" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN21" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN22" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN23" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN24" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN25" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN26" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN27" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN28" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN29" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN3" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN30" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN31" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN4" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN5" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN6" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN7" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN8" num_pins="1"/>
        <input name="CMT_LR_LOWER_B_MMCM_TESTIN9" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CMT_LR_LOWER_B_MMCM_CLKFBOUT" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKFBOUTB" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKFBSTOPPED" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKINSTOPPED" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT0" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT0B" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT1" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT1B" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT2" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT2B" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT3" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT3B" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT4" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT5" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_CLKOUT6" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO0" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO1" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO10" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO11" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO12" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO13" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO14" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO15" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO2" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO3" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO4" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO5" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO6" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO7" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO8" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DO9" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_DRDY" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_LOCKED" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_PSDONE" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT0" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT1" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT10" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT11" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT12" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT13" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT14" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT15" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT16" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT17" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT18" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT19" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT2" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT20" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT21" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT22" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT23" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT24" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT25" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT26" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT27" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT28" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT29" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT3" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT30" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT31" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT32" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT33" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT34" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT35" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT36" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT37" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT38" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT39" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT4" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT40" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT41" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT42" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT43" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT44" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT45" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT46" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT47" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT48" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT49" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT5" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT50" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT51" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT52" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT53" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT54" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT55" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT56" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT57" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT58" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT59" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT6" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT60" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT61" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT62" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT63" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT7" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT8" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TESTOUT9" num_pins="1"/>
        <output name="CMT_LR_LOWER_B_MMCM_TMUXOUT" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT31 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT3B BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN11 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT37 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT57 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT15 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT5 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN17 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBOUTB BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT23 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBIN BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN31 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN27 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT19 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN19 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT39 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN30 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT41 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN5 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN23 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT55 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT62 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT22 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT28 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT20 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN29 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT38 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT26 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT51 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT2B BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN3 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT17 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT8 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT24 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT2 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT61 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT47 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT21 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT25 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBOUT BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT58 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT6 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN8 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT2 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN24 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT3 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT63 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKIN2 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT52 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN13 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN20 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT11 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT5 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT42 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT56 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT14 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT50 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT12 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT43 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN22 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN18 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN2 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN25 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN12 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT33 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT13 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT18 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT48 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT1 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN1 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN9 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN0 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT35 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT0B BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN4 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT6 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN10 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT4 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT45 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKIN1 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT32 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT40 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT4 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT36 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT27 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT54 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT7 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT16 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT46 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT29 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN16 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT44 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN14 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN6 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN21 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT49 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN7 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT1 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT59 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN26 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT0 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT60 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT3 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN28 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TMUXOUT BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT53 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN15 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT9 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT1B BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT10 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT30 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT34 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT0</loc>
          <loc side="left">BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR3 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO13 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI2 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI4 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR4 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO6 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI15 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO8 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_RST BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO0 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PWRDWN BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO3 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI7 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DEN BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI8 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR6 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DCLK BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR0 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO9 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI10 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO14 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR5 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO12 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI13 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI6 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI12 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO10 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI5 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO11 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI0 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO1 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR1 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO4 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DWE BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO15 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR2 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO7 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO2 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI11 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSCLK BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSINCDEC BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI1 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKINSEL BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI14 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSEN BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI3 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO5 BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI9</loc>
          <loc side="top">BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBSTOPPED BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_LOCKED BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DRDY BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSDONE BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKINSTOPPED</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-MMCME2_ADV" pin_mapping="custom">
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBIN" to="BLK-TL-MMCME2_ADV.CLKFBIN"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBOUT" to="BLK-TL-MMCME2_ADV.CLKFBOUT"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBOUTB" to="BLK-TL-MMCME2_ADV.CLKFBOUTB"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKFBSTOPPED" to="BLK-TL-MMCME2_ADV.CLKFBSTOPPED"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKIN1" to="BLK-TL-MMCME2_ADV.CLKIN1"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKIN2" to="BLK-TL-MMCME2_ADV.CLKIN2"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKINSEL" to="BLK-TL-MMCME2_ADV.CLKINSEL"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKINSTOPPED" to="BLK-TL-MMCME2_ADV.CLKINSTOPPED"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT0" to="BLK-TL-MMCME2_ADV.CLKOUT0"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT0B" to="BLK-TL-MMCME2_ADV.CLKOUT0B"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT1" to="BLK-TL-MMCME2_ADV.CLKOUT1"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT1B" to="BLK-TL-MMCME2_ADV.CLKOUT1B"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT2" to="BLK-TL-MMCME2_ADV.CLKOUT2"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT2B" to="BLK-TL-MMCME2_ADV.CLKOUT2B"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT3" to="BLK-TL-MMCME2_ADV.CLKOUT3"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT3B" to="BLK-TL-MMCME2_ADV.CLKOUT3B"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT4" to="BLK-TL-MMCME2_ADV.CLKOUT4"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT5" to="BLK-TL-MMCME2_ADV.CLKOUT5"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_CLKOUT6" to="BLK-TL-MMCME2_ADV.CLKOUT6"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR0" to="BLK-TL-MMCME2_ADV.DADDR0"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR1" to="BLK-TL-MMCME2_ADV.DADDR1"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR2" to="BLK-TL-MMCME2_ADV.DADDR2"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR3" to="BLK-TL-MMCME2_ADV.DADDR3"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR4" to="BLK-TL-MMCME2_ADV.DADDR4"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR5" to="BLK-TL-MMCME2_ADV.DADDR5"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DADDR6" to="BLK-TL-MMCME2_ADV.DADDR6"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DCLK" to="BLK-TL-MMCME2_ADV.DCLK"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DEN" to="BLK-TL-MMCME2_ADV.DEN"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI0" to="BLK-TL-MMCME2_ADV.DI0"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI1" to="BLK-TL-MMCME2_ADV.DI1"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI2" to="BLK-TL-MMCME2_ADV.DI2"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI3" to="BLK-TL-MMCME2_ADV.DI3"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI4" to="BLK-TL-MMCME2_ADV.DI4"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI5" to="BLK-TL-MMCME2_ADV.DI5"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI6" to="BLK-TL-MMCME2_ADV.DI6"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI7" to="BLK-TL-MMCME2_ADV.DI7"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI8" to="BLK-TL-MMCME2_ADV.DI8"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI9" to="BLK-TL-MMCME2_ADV.DI9"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI10" to="BLK-TL-MMCME2_ADV.DI10"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI11" to="BLK-TL-MMCME2_ADV.DI11"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI12" to="BLK-TL-MMCME2_ADV.DI12"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI13" to="BLK-TL-MMCME2_ADV.DI13"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI14" to="BLK-TL-MMCME2_ADV.DI14"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DI15" to="BLK-TL-MMCME2_ADV.DI15"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO0" to="BLK-TL-MMCME2_ADV.DO0"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO1" to="BLK-TL-MMCME2_ADV.DO1"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO2" to="BLK-TL-MMCME2_ADV.DO2"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO3" to="BLK-TL-MMCME2_ADV.DO3"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO4" to="BLK-TL-MMCME2_ADV.DO4"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO5" to="BLK-TL-MMCME2_ADV.DO5"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO6" to="BLK-TL-MMCME2_ADV.DO6"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO7" to="BLK-TL-MMCME2_ADV.DO7"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO8" to="BLK-TL-MMCME2_ADV.DO8"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO9" to="BLK-TL-MMCME2_ADV.DO9"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO10" to="BLK-TL-MMCME2_ADV.DO10"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO11" to="BLK-TL-MMCME2_ADV.DO11"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO12" to="BLK-TL-MMCME2_ADV.DO12"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO13" to="BLK-TL-MMCME2_ADV.DO13"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO14" to="BLK-TL-MMCME2_ADV.DO14"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DO15" to="BLK-TL-MMCME2_ADV.DO15"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DRDY" to="BLK-TL-MMCME2_ADV.DRDY"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_DWE" to="BLK-TL-MMCME2_ADV.DWE"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_LOCKED" to="BLK-TL-MMCME2_ADV.LOCKED"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSCLK" to="BLK-TL-MMCME2_ADV.PSCLK"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSDONE" to="BLK-TL-MMCME2_ADV.PSDONE"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSEN" to="BLK-TL-MMCME2_ADV.PSEN"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PSINCDEC" to="BLK-TL-MMCME2_ADV.PSINCDEC"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_PWRDWN" to="BLK-TL-MMCME2_ADV.PWRDWN"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_RST" to="BLK-TL-MMCME2_ADV.RST"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN0" to="BLK-TL-MMCME2_ADV.TESTIN0"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN1" to="BLK-TL-MMCME2_ADV.TESTIN1"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN2" to="BLK-TL-MMCME2_ADV.TESTIN2"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN3" to="BLK-TL-MMCME2_ADV.TESTIN3"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN4" to="BLK-TL-MMCME2_ADV.TESTIN4"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN5" to="BLK-TL-MMCME2_ADV.TESTIN5"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN6" to="BLK-TL-MMCME2_ADV.TESTIN6"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN7" to="BLK-TL-MMCME2_ADV.TESTIN7"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN8" to="BLK-TL-MMCME2_ADV.TESTIN8"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN9" to="BLK-TL-MMCME2_ADV.TESTIN9"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN10" to="BLK-TL-MMCME2_ADV.TESTIN10"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN11" to="BLK-TL-MMCME2_ADV.TESTIN11"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN12" to="BLK-TL-MMCME2_ADV.TESTIN12"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN13" to="BLK-TL-MMCME2_ADV.TESTIN13"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN14" to="BLK-TL-MMCME2_ADV.TESTIN14"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN15" to="BLK-TL-MMCME2_ADV.TESTIN15"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN16" to="BLK-TL-MMCME2_ADV.TESTIN16"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN17" to="BLK-TL-MMCME2_ADV.TESTIN17"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN18" to="BLK-TL-MMCME2_ADV.TESTIN18"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN19" to="BLK-TL-MMCME2_ADV.TESTIN19"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN20" to="BLK-TL-MMCME2_ADV.TESTIN20"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN21" to="BLK-TL-MMCME2_ADV.TESTIN21"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN22" to="BLK-TL-MMCME2_ADV.TESTIN22"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN23" to="BLK-TL-MMCME2_ADV.TESTIN23"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN24" to="BLK-TL-MMCME2_ADV.TESTIN24"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN25" to="BLK-TL-MMCME2_ADV.TESTIN25"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN26" to="BLK-TL-MMCME2_ADV.TESTIN26"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN27" to="BLK-TL-MMCME2_ADV.TESTIN27"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN28" to="BLK-TL-MMCME2_ADV.TESTIN28"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN29" to="BLK-TL-MMCME2_ADV.TESTIN29"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN30" to="BLK-TL-MMCME2_ADV.TESTIN30"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTIN31" to="BLK-TL-MMCME2_ADV.TESTIN31"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT0" to="BLK-TL-MMCME2_ADV.TESTOUT0"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT1" to="BLK-TL-MMCME2_ADV.TESTOUT1"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT2" to="BLK-TL-MMCME2_ADV.TESTOUT2"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT3" to="BLK-TL-MMCME2_ADV.TESTOUT3"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT4" to="BLK-TL-MMCME2_ADV.TESTOUT4"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT5" to="BLK-TL-MMCME2_ADV.TESTOUT5"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT6" to="BLK-TL-MMCME2_ADV.TESTOUT6"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT7" to="BLK-TL-MMCME2_ADV.TESTOUT7"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT8" to="BLK-TL-MMCME2_ADV.TESTOUT8"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT9" to="BLK-TL-MMCME2_ADV.TESTOUT9"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT10" to="BLK-TL-MMCME2_ADV.TESTOUT10"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT11" to="BLK-TL-MMCME2_ADV.TESTOUT11"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT12" to="BLK-TL-MMCME2_ADV.TESTOUT12"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT13" to="BLK-TL-MMCME2_ADV.TESTOUT13"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT14" to="BLK-TL-MMCME2_ADV.TESTOUT14"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT15" to="BLK-TL-MMCME2_ADV.TESTOUT15"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT16" to="BLK-TL-MMCME2_ADV.TESTOUT16"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT17" to="BLK-TL-MMCME2_ADV.TESTOUT17"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT18" to="BLK-TL-MMCME2_ADV.TESTOUT18"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT19" to="BLK-TL-MMCME2_ADV.TESTOUT19"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT20" to="BLK-TL-MMCME2_ADV.TESTOUT20"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT21" to="BLK-TL-MMCME2_ADV.TESTOUT21"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT22" to="BLK-TL-MMCME2_ADV.TESTOUT22"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT23" to="BLK-TL-MMCME2_ADV.TESTOUT23"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT24" to="BLK-TL-MMCME2_ADV.TESTOUT24"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT25" to="BLK-TL-MMCME2_ADV.TESTOUT25"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT26" to="BLK-TL-MMCME2_ADV.TESTOUT26"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT27" to="BLK-TL-MMCME2_ADV.TESTOUT27"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT28" to="BLK-TL-MMCME2_ADV.TESTOUT28"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT29" to="BLK-TL-MMCME2_ADV.TESTOUT29"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT30" to="BLK-TL-MMCME2_ADV.TESTOUT30"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT31" to="BLK-TL-MMCME2_ADV.TESTOUT31"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT32" to="BLK-TL-MMCME2_ADV.TESTOUT32"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT33" to="BLK-TL-MMCME2_ADV.TESTOUT33"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT34" to="BLK-TL-MMCME2_ADV.TESTOUT34"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT35" to="BLK-TL-MMCME2_ADV.TESTOUT35"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT36" to="BLK-TL-MMCME2_ADV.TESTOUT36"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT37" to="BLK-TL-MMCME2_ADV.TESTOUT37"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT38" to="BLK-TL-MMCME2_ADV.TESTOUT38"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT39" to="BLK-TL-MMCME2_ADV.TESTOUT39"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT40" to="BLK-TL-MMCME2_ADV.TESTOUT40"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT41" to="BLK-TL-MMCME2_ADV.TESTOUT41"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT42" to="BLK-TL-MMCME2_ADV.TESTOUT42"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT43" to="BLK-TL-MMCME2_ADV.TESTOUT43"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT44" to="BLK-TL-MMCME2_ADV.TESTOUT44"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT45" to="BLK-TL-MMCME2_ADV.TESTOUT45"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT46" to="BLK-TL-MMCME2_ADV.TESTOUT46"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT47" to="BLK-TL-MMCME2_ADV.TESTOUT47"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT48" to="BLK-TL-MMCME2_ADV.TESTOUT48"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT49" to="BLK-TL-MMCME2_ADV.TESTOUT49"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT50" to="BLK-TL-MMCME2_ADV.TESTOUT50"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT51" to="BLK-TL-MMCME2_ADV.TESTOUT51"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT52" to="BLK-TL-MMCME2_ADV.TESTOUT52"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT53" to="BLK-TL-MMCME2_ADV.TESTOUT53"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT54" to="BLK-TL-MMCME2_ADV.TESTOUT54"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT55" to="BLK-TL-MMCME2_ADV.TESTOUT55"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT56" to="BLK-TL-MMCME2_ADV.TESTOUT56"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT57" to="BLK-TL-MMCME2_ADV.TESTOUT57"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT58" to="BLK-TL-MMCME2_ADV.TESTOUT58"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT59" to="BLK-TL-MMCME2_ADV.TESTOUT59"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT60" to="BLK-TL-MMCME2_ADV.TESTOUT60"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT61" to="BLK-TL-MMCME2_ADV.TESTOUT61"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT62" to="BLK-TL-MMCME2_ADV.TESTOUT62"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TESTOUT63" to="BLK-TL-MMCME2_ADV.TESTOUT63"/>
            <direct from="BLK-TL-CMT_TOP_R_LOWER_B_MMCME2_ADV_0.CMT_LR_LOWER_B_MMCM_TMUXOUT" to="BLK-TL-MMCME2_ADV.TMUXOUT"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-HCLK_IOI3">
      <sub_tile name="BLK-TL-HCLK_IOI3">
        <clock name="HCLK_IOI_IDELAYCTRL_REFCLK" num_pins="1"/>
        <clock name="HCLK_IOI_IDELAYCTRL_RST" num_pins="1"/>
        <output name="HCLK_IOI_IDELAYCTRL_DNPULSEOUT" num_pins="1"/>
        <output name="HCLK_IOI_IDELAYCTRL_OUTN1" num_pins="1"/>
        <output name="HCLK_IOI_IDELAYCTRL_OUTN65" num_pins="1"/>
        <output name="HCLK_IOI_IDELAYCTRL_RDY" num_pins="1"/>
        <output name="HCLK_IOI_IDELAYCTRL_UPPULSEOUT" num_pins="1"/>
        <equivalent_sites>
          <site pb_type="BLK-TL-HCLK_IOI3" pin_mapping="custom">
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_DNPULSEOUT" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_DNPULSEOUT"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN1" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN1"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN65" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN65"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_REFCLK" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_REFCLK"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RST" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RST"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_UPPULSEOUT" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_UPPULSEOUT"/>
          </site>
        </equivalent_sites>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_DNPULSEOUT BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RST BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_UPPULSEOUT</loc>
          <loc side="left">BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN1 BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN65 BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY</loc>
          <loc side="right">BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN1 BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN65 BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_REFCLK</loc>
        </pinlocations>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-GTP_COMMON">
      <sub_tile capacity="1" name="BLK-TL-GTP_COMMON_GTPE2_COMMON_0">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_COMMON_BGBYPASSB" num_pins="1"/>
        <input name="GTPE2_COMMON_BGMONITORENB" num_pins="1"/>
        <input name="GTPE2_COMMON_BGPDB" num_pins="1"/>
        <input name="GTPE2_COMMON_BGRCALOVRD0" num_pins="1"/>
        <input name="GTPE2_COMMON_BGRCALOVRD1" num_pins="1"/>
        <input name="GTPE2_COMMON_BGRCALOVRD2" num_pins="1"/>
        <input name="GTPE2_COMMON_BGRCALOVRD3" num_pins="1"/>
        <input name="GTPE2_COMMON_BGRCALOVRD4" num_pins="1"/>
        <input name="GTPE2_COMMON_BGRCALOVRDENB" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPADDR0" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPADDR1" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPADDR2" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPADDR3" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPADDR4" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPADDR5" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPADDR6" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPADDR7" num_pins="1"/>
        <clock name="GTPE2_COMMON_DRPCLK" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI0" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI1" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI10" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI11" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI12" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI13" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI14" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI15" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI2" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI3" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI4" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI5" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI6" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI7" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI8" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPDI9" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPEN" num_pins="1"/>
        <input name="GTPE2_COMMON_DRPWE" num_pins="1"/>
        <clock name="GTPE2_COMMON_GTGREFCLK0" num_pins="1"/>
        <clock name="GTPE2_COMMON_GTGREFCLK1" num_pins="1"/>
        <clock name="GTPE2_COMMON_GTREFCLK0" num_pins="1"/>
        <clock name="GTPE2_COMMON_GTREFCLK1" num_pins="1"/>
        <clock name="GTPE2_COMMON_PLL0LOCKDETCLK" num_pins="1"/>
        <input name="GTPE2_COMMON_PLL0LOCKEN" num_pins="1"/>
        <input name="GTPE2_COMMON_PLL0PD" num_pins="1"/>
        <clock name="GTPE2_COMMON_PLL0REFCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_COMMON_PLL0REFCLKSEL1" num_pins="1"/>
        <clock name="GTPE2_COMMON_PLL0REFCLKSEL2" num_pins="1"/>
        <input name="GTPE2_COMMON_PLL0RESET" num_pins="1"/>
        <clock name="GTPE2_COMMON_PLL1LOCKDETCLK" num_pins="1"/>
        <input name="GTPE2_COMMON_PLL1LOCKEN" num_pins="1"/>
        <input name="GTPE2_COMMON_PLL1PD" num_pins="1"/>
        <clock name="GTPE2_COMMON_PLL1REFCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_COMMON_PLL1REFCLKSEL1" num_pins="1"/>
        <clock name="GTPE2_COMMON_PLL1REFCLKSEL2" num_pins="1"/>
        <input name="GTPE2_COMMON_PLL1RESET" num_pins="1"/>
        <clock name="GTPE2_COMMON_PLLCLKSPARE" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD10" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD11" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD110" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD111" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD112" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD113" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD114" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD115" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD12" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD13" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD14" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD15" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD16" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD17" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD18" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD19" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD20" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD21" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD22" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD23" num_pins="1"/>
        <input name="GTPE2_COMMON_PLLRSVD24" num_pins="1"/>
        <input name="GTPE2_COMMON_PMARSVD0" num_pins="1"/>
        <input name="GTPE2_COMMON_PMARSVD1" num_pins="1"/>
        <input name="GTPE2_COMMON_PMARSVD2" num_pins="1"/>
        <input name="GTPE2_COMMON_PMARSVD3" num_pins="1"/>
        <input name="GTPE2_COMMON_PMARSVD4" num_pins="1"/>
        <input name="GTPE2_COMMON_PMARSVD5" num_pins="1"/>
        <input name="GTPE2_COMMON_PMARSVD6" num_pins="1"/>
        <input name="GTPE2_COMMON_PMARSVD7" num_pins="1"/>
        <clock name="GTPE2_COMMON_PMASCANCLK0" num_pins="1"/>
        <clock name="GTPE2_COMMON_PMASCANCLK1" num_pins="1"/>
        <input name="GTPE2_COMMON_PMASCANENB" num_pins="1"/>
        <input name="GTPE2_COMMON_PMASCANIN0" num_pins="1"/>
        <input name="GTPE2_COMMON_PMASCANIN1" num_pins="1"/>
        <input name="GTPE2_COMMON_PMASCANIN2" num_pins="1"/>
        <input name="GTPE2_COMMON_PMASCANIN3" num_pins="1"/>
        <input name="GTPE2_COMMON_PMASCANIN4" num_pins="1"/>
        <input name="GTPE2_COMMON_QDPMASCANMODEB" num_pins="1"/>
        <input name="GTPE2_COMMON_QDPMASCANRSTEN" num_pins="1"/>
        <input name="GTPE2_COMMON_RCALENB" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_COMMON_DMONITOROUT0" num_pins="1"/>
        <output name="GTPE2_COMMON_DMONITOROUT1" num_pins="1"/>
        <output name="GTPE2_COMMON_DMONITOROUT2" num_pins="1"/>
        <output name="GTPE2_COMMON_DMONITOROUT3" num_pins="1"/>
        <output name="GTPE2_COMMON_DMONITOROUT4" num_pins="1"/>
        <output name="GTPE2_COMMON_DMONITOROUT5" num_pins="1"/>
        <output name="GTPE2_COMMON_DMONITOROUT6" num_pins="1"/>
        <output name="GTPE2_COMMON_DMONITOROUT7" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO0" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO1" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO10" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO11" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO12" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO13" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO14" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO15" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO2" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO3" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO4" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO5" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO6" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO7" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO8" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPDO9" num_pins="1"/>
        <output name="GTPE2_COMMON_DRPRDY" num_pins="1"/>
        <output name="GTPE2_COMMON_PLL0FBCLKLOST" num_pins="1"/>
        <output name="GTPE2_COMMON_PLL0LOCK" num_pins="1"/>
        <output name="GTPE2_COMMON_PLL0OUTCLK" num_pins="1"/>
        <output name="GTPE2_COMMON_PLL0REFCLK" num_pins="1"/>
        <output name="GTPE2_COMMON_PLL0REFCLKLOST" num_pins="1"/>
        <output name="GTPE2_COMMON_PLL1FBCLKLOST" num_pins="1"/>
        <output name="GTPE2_COMMON_PLL1LOCK" num_pins="1"/>
        <output name="GTPE2_COMMON_PLL1OUTCLK" num_pins="1"/>
        <output name="GTPE2_COMMON_PLL1REFCLK" num_pins="1"/>
        <output name="GTPE2_COMMON_PLL1REFCLKLOST" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT0" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT1" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT10" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT11" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT12" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT13" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT14" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT15" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT2" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT3" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT4" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT5" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT6" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT7" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT8" num_pins="1"/>
        <output name="GTPE2_COMMON_PMARSVDOUT9" num_pins="1"/>
        <output name="GTPE2_COMMON_PMASCANOUT0" num_pins="1"/>
        <output name="GTPE2_COMMON_PMASCANOUT1" num_pins="1"/>
        <output name="GTPE2_COMMON_PMASCANOUT2" num_pins="1"/>
        <output name="GTPE2_COMMON_PMASCANOUT3" num_pins="1"/>
        <output name="GTPE2_COMMON_PMASCANOUT4" num_pins="1"/>
        <output name="GTPE2_COMMON_REFCLKOUTMONITOR0" num_pins="1"/>
        <output name="GTPE2_COMMON_REFCLKOUTMONITOR1" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB_SEG"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLCLKSPARE BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANOUT0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANIN3 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_GTREFCLK1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1OUTCLK BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_GTREFCLK0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANIN0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_QDPMASCANRSTEN BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1REFCLK BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0REFCLK BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANOUT1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANCLK0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANOUT3 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANIN2 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANOUT4 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANIN4 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0OUTCLK BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_QDPMASCANMODEB BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANENB BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANIN1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANOUT2 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANCLK1</loc>
          <loc side="left">BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1FBCLKLOST BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR6 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGPDB BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI12 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0REFCLKSEL0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_RCALENB BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO10 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD114 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD23 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO8 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI5 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT7 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR2 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD3 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0FBCLKLOST BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1REFCLKSEL0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI2 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO5 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0REFCLKSEL2 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR3 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI7 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT6 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI13 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_REFCLKOUTMONITOR1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO7 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPEN BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO11 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0PD BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD17 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO12 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT13 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT5 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1REFCLKLOST BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD10 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0LOCKEN BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD22 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD20 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD110 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1LOCKEN BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPCLK BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT6 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1LOCK BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0LOCK BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD5 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRDENB BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO2 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_GTGREFCLK0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD21 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_GTGREFCLK1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD13 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO13 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT15 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1REFCLKSEL2 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD11 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT7 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD115 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT3 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO3 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT8 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI11 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD15 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD112 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI3 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD111 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD16 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR7 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI10 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRD0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR5 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRD3 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI14 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT12 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT10 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_REFCLKOUTMONITOR0 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRD2 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPRDY BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1RESET BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO6 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI6 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD2 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT11 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI4 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD113 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT2 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR4 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT5 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD6 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD7 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0REFCLKSEL1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT2 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD12 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD14 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI15 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO15 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT3 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0RESET BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRD1</loc>
          <loc side="bottom">BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGMONITORENB BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO14 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1LOCKDETCLK BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT9 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO9 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT4 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT4 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD4 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRD4 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGBYPASSB BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0REFCLKLOST BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD24 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPWE BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT14 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1PD BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI8 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI9 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO4 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD18 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1REFCLKSEL1 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD19 BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0LOCKDETCLK</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-GTPE2_COMMON" pin_mapping="custom">
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGBYPASSB" to="BLK-TL-GTPE2_COMMON.BGBYPASSB"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGMONITORENB" to="BLK-TL-GTPE2_COMMON.BGMONITORENB"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGPDB" to="BLK-TL-GTPE2_COMMON.BGPDB"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRD0" to="BLK-TL-GTPE2_COMMON.BGRCALOVRD0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRD1" to="BLK-TL-GTPE2_COMMON.BGRCALOVRD1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRD2" to="BLK-TL-GTPE2_COMMON.BGRCALOVRD2"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRD3" to="BLK-TL-GTPE2_COMMON.BGRCALOVRD3"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRD4" to="BLK-TL-GTPE2_COMMON.BGRCALOVRD4"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_BGRCALOVRDENB" to="BLK-TL-GTPE2_COMMON.BGRCALOVRDENB"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT0" to="BLK-TL-GTPE2_COMMON.DMONITOROUT0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT1" to="BLK-TL-GTPE2_COMMON.DMONITOROUT1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT2" to="BLK-TL-GTPE2_COMMON.DMONITOROUT2"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT3" to="BLK-TL-GTPE2_COMMON.DMONITOROUT3"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT4" to="BLK-TL-GTPE2_COMMON.DMONITOROUT4"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT5" to="BLK-TL-GTPE2_COMMON.DMONITOROUT5"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT6" to="BLK-TL-GTPE2_COMMON.DMONITOROUT6"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DMONITOROUT7" to="BLK-TL-GTPE2_COMMON.DMONITOROUT7"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR0" to="BLK-TL-GTPE2_COMMON.DRPADDR0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR1" to="BLK-TL-GTPE2_COMMON.DRPADDR1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR2" to="BLK-TL-GTPE2_COMMON.DRPADDR2"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR3" to="BLK-TL-GTPE2_COMMON.DRPADDR3"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR4" to="BLK-TL-GTPE2_COMMON.DRPADDR4"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR5" to="BLK-TL-GTPE2_COMMON.DRPADDR5"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR6" to="BLK-TL-GTPE2_COMMON.DRPADDR6"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPADDR7" to="BLK-TL-GTPE2_COMMON.DRPADDR7"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPCLK" to="BLK-TL-GTPE2_COMMON.DRPCLK"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI0" to="BLK-TL-GTPE2_COMMON.DRPDI0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI1" to="BLK-TL-GTPE2_COMMON.DRPDI1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI2" to="BLK-TL-GTPE2_COMMON.DRPDI2"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI3" to="BLK-TL-GTPE2_COMMON.DRPDI3"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI4" to="BLK-TL-GTPE2_COMMON.DRPDI4"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI5" to="BLK-TL-GTPE2_COMMON.DRPDI5"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI6" to="BLK-TL-GTPE2_COMMON.DRPDI6"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI7" to="BLK-TL-GTPE2_COMMON.DRPDI7"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI8" to="BLK-TL-GTPE2_COMMON.DRPDI8"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI9" to="BLK-TL-GTPE2_COMMON.DRPDI9"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI10" to="BLK-TL-GTPE2_COMMON.DRPDI10"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI11" to="BLK-TL-GTPE2_COMMON.DRPDI11"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI12" to="BLK-TL-GTPE2_COMMON.DRPDI12"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI13" to="BLK-TL-GTPE2_COMMON.DRPDI13"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI14" to="BLK-TL-GTPE2_COMMON.DRPDI14"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDI15" to="BLK-TL-GTPE2_COMMON.DRPDI15"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO0" to="BLK-TL-GTPE2_COMMON.DRPDO0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO1" to="BLK-TL-GTPE2_COMMON.DRPDO1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO2" to="BLK-TL-GTPE2_COMMON.DRPDO2"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO3" to="BLK-TL-GTPE2_COMMON.DRPDO3"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO4" to="BLK-TL-GTPE2_COMMON.DRPDO4"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO5" to="BLK-TL-GTPE2_COMMON.DRPDO5"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO6" to="BLK-TL-GTPE2_COMMON.DRPDO6"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO7" to="BLK-TL-GTPE2_COMMON.DRPDO7"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO8" to="BLK-TL-GTPE2_COMMON.DRPDO8"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO9" to="BLK-TL-GTPE2_COMMON.DRPDO9"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO10" to="BLK-TL-GTPE2_COMMON.DRPDO10"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO11" to="BLK-TL-GTPE2_COMMON.DRPDO11"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO12" to="BLK-TL-GTPE2_COMMON.DRPDO12"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO13" to="BLK-TL-GTPE2_COMMON.DRPDO13"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO14" to="BLK-TL-GTPE2_COMMON.DRPDO14"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPDO15" to="BLK-TL-GTPE2_COMMON.DRPDO15"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPEN" to="BLK-TL-GTPE2_COMMON.DRPEN"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPRDY" to="BLK-TL-GTPE2_COMMON.DRPRDY"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_DRPWE" to="BLK-TL-GTPE2_COMMON.DRPWE"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_GTGREFCLK0" to="BLK-TL-GTPE2_COMMON.GTGREFCLK0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_GTGREFCLK1" to="BLK-TL-GTPE2_COMMON.GTGREFCLK1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_GTREFCLK0" to="BLK-TL-GTPE2_COMMON.GTREFCLK0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_GTREFCLK1" to="BLK-TL-GTPE2_COMMON.GTREFCLK1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0FBCLKLOST" to="BLK-TL-GTPE2_COMMON.PLL0FBCLKLOST"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0LOCK" to="BLK-TL-GTPE2_COMMON.PLL0LOCK"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0LOCKDETCLK" to="BLK-TL-GTPE2_COMMON.PLL0LOCKDETCLK"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0LOCKEN" to="BLK-TL-GTPE2_COMMON.PLL0LOCKEN"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0OUTCLK" to="BLK-TL-GTPE2_COMMON.PLL0OUTCLK"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0REFCLK" to="BLK-TL-GTPE2_COMMON.PLL0OUTREFCLK"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0PD" to="BLK-TL-GTPE2_COMMON.PLL0PD"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0REFCLKLOST" to="BLK-TL-GTPE2_COMMON.PLL0REFCLKLOST"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0REFCLKSEL0" to="BLK-TL-GTPE2_COMMON.PLL0REFCLKSEL0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0REFCLKSEL1" to="BLK-TL-GTPE2_COMMON.PLL0REFCLKSEL1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0REFCLKSEL2" to="BLK-TL-GTPE2_COMMON.PLL0REFCLKSEL2"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL0RESET" to="BLK-TL-GTPE2_COMMON.PLL0RESET"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1FBCLKLOST" to="BLK-TL-GTPE2_COMMON.PLL1FBCLKLOST"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1LOCK" to="BLK-TL-GTPE2_COMMON.PLL1LOCK"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1LOCKDETCLK" to="BLK-TL-GTPE2_COMMON.PLL1LOCKDETCLK"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1LOCKEN" to="BLK-TL-GTPE2_COMMON.PLL1LOCKEN"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1OUTCLK" to="BLK-TL-GTPE2_COMMON.PLL1OUTCLK"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1REFCLK" to="BLK-TL-GTPE2_COMMON.PLL1OUTREFCLK"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1PD" to="BLK-TL-GTPE2_COMMON.PLL1PD"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1REFCLKLOST" to="BLK-TL-GTPE2_COMMON.PLL1REFCLKLOST"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1REFCLKSEL0" to="BLK-TL-GTPE2_COMMON.PLL1REFCLKSEL0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1REFCLKSEL1" to="BLK-TL-GTPE2_COMMON.PLL1REFCLKSEL1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1REFCLKSEL2" to="BLK-TL-GTPE2_COMMON.PLL1REFCLKSEL2"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLL1RESET" to="BLK-TL-GTPE2_COMMON.PLL1RESET"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLCLKSPARE" to="BLK-TL-GTPE2_COMMON.PLLCLKSPARE"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD10" to="BLK-TL-GTPE2_COMMON.PLLRSVD10"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD11" to="BLK-TL-GTPE2_COMMON.PLLRSVD11"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD12" to="BLK-TL-GTPE2_COMMON.PLLRSVD12"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD13" to="BLK-TL-GTPE2_COMMON.PLLRSVD13"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD14" to="BLK-TL-GTPE2_COMMON.PLLRSVD14"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD15" to="BLK-TL-GTPE2_COMMON.PLLRSVD15"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD16" to="BLK-TL-GTPE2_COMMON.PLLRSVD16"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD17" to="BLK-TL-GTPE2_COMMON.PLLRSVD17"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD18" to="BLK-TL-GTPE2_COMMON.PLLRSVD18"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD19" to="BLK-TL-GTPE2_COMMON.PLLRSVD19"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD20" to="BLK-TL-GTPE2_COMMON.PLLRSVD20"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD21" to="BLK-TL-GTPE2_COMMON.PLLRSVD21"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD22" to="BLK-TL-GTPE2_COMMON.PLLRSVD22"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD23" to="BLK-TL-GTPE2_COMMON.PLLRSVD23"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD24" to="BLK-TL-GTPE2_COMMON.PLLRSVD24"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD110" to="BLK-TL-GTPE2_COMMON.PLLRSVD110"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD111" to="BLK-TL-GTPE2_COMMON.PLLRSVD111"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD112" to="BLK-TL-GTPE2_COMMON.PLLRSVD112"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD113" to="BLK-TL-GTPE2_COMMON.PLLRSVD113"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD114" to="BLK-TL-GTPE2_COMMON.PLLRSVD114"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PLLRSVD115" to="BLK-TL-GTPE2_COMMON.PLLRSVD115"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD0" to="BLK-TL-GTPE2_COMMON.PMARSVD0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD1" to="BLK-TL-GTPE2_COMMON.PMARSVD1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD2" to="BLK-TL-GTPE2_COMMON.PMARSVD2"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD3" to="BLK-TL-GTPE2_COMMON.PMARSVD3"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD4" to="BLK-TL-GTPE2_COMMON.PMARSVD4"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD5" to="BLK-TL-GTPE2_COMMON.PMARSVD5"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD6" to="BLK-TL-GTPE2_COMMON.PMARSVD6"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVD7" to="BLK-TL-GTPE2_COMMON.PMARSVD7"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT0" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT1" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT2" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT2"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT3" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT3"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT4" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT4"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT5" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT5"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT6" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT6"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT7" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT7"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT8" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT8"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT9" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT9"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT10" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT10"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT11" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT11"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT12" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT12"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT13" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT13"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT14" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT14"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMARSVDOUT15" to="BLK-TL-GTPE2_COMMON.PMARSVDOUT15"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANCLK0" to="BLK-TL-GTPE2_COMMON.PMASCANCLK0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANCLK1" to="BLK-TL-GTPE2_COMMON.PMASCANCLK1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANENB" to="BLK-TL-GTPE2_COMMON.PMASCANENB"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANIN0" to="BLK-TL-GTPE2_COMMON.PMASCANIN0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANIN1" to="BLK-TL-GTPE2_COMMON.PMASCANIN1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANIN2" to="BLK-TL-GTPE2_COMMON.PMASCANIN2"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANIN3" to="BLK-TL-GTPE2_COMMON.PMASCANIN3"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANIN4" to="BLK-TL-GTPE2_COMMON.PMASCANIN4"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANOUT0" to="BLK-TL-GTPE2_COMMON.PMASCANOUT0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANOUT1" to="BLK-TL-GTPE2_COMMON.PMASCANOUT1"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANOUT2" to="BLK-TL-GTPE2_COMMON.PMASCANOUT2"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANOUT3" to="BLK-TL-GTPE2_COMMON.PMASCANOUT3"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_PMASCANOUT4" to="BLK-TL-GTPE2_COMMON.PMASCANOUT4"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_QDPMASCANMODEB" to="BLK-TL-GTPE2_COMMON.QDPMASCANMODEB"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_QDPMASCANRSTEN" to="BLK-TL-GTPE2_COMMON.QDPMASCANRSTEN"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_RCALENB" to="BLK-TL-GTPE2_COMMON.RCALENB"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_REFCLKOUTMONITOR0" to="BLK-TL-GTPE2_COMMON.REFCLKOUTMONITOR0"/>
            <direct from="BLK-TL-GTP_COMMON_GTPE2_COMMON_0.GTPE2_COMMON_REFCLKOUTMONITOR1" to="BLK-TL-GTPE2_COMMON.REFCLKOUTMONITOR1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_COMMON_IBUFDS_GTE2_1">
        <!-- Sub Tile Inputs -->
        <input name="IBUFDS_GTPE2_0_CEB" num_pins="1"/>
        <clock name="IBUFDS_GTPE2_0_CLKTESTSIG" num_pins="1"/>
        <input name="IBUFDS_GTPE2_0_IB_SEG" num_pins="1"/>
        <input name="IBUFDS_GTPE2_0_I_SEG" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IBUFDS_GTPE2_0_O" num_pins="1"/>
        <output name="IBUFDS_GTPE2_0_ODIV2" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB_SEG"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_IB_SEG BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_I_SEG</loc>
          <loc side="right">BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_CLKTESTSIG BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_ODIV2 BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_O</loc>
          <loc side="bottom">BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_CEB</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IBUFDS_GTE2" pin_mapping="custom">
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_CEB" to="BLK-TL-IBUFDS_GTE2.CEB"/>
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_CLKTESTSIG" to="BLK-TL-IBUFDS_GTE2.CLKTESTSIG"/>
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_I_SEG" to="BLK-TL-IBUFDS_GTE2.I"/>
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_IB_SEG" to="BLK-TL-IBUFDS_GTE2.IB"/>
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_O" to="BLK-TL-IBUFDS_GTE2.O"/>
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_1.IBUFDS_GTPE2_0_ODIV2" to="BLK-TL-IBUFDS_GTE2.ODIV2"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_COMMON_IBUFDS_GTE2_2">
        <!-- Sub Tile Inputs -->
        <input name="IBUFDS_GTPE2_1_CEB" num_pins="1"/>
        <clock name="IBUFDS_GTPE2_1_CLKTESTSIG" num_pins="1"/>
        <input name="IBUFDS_GTPE2_1_IB_SEG" num_pins="1"/>
        <input name="IBUFDS_GTPE2_1_I_SEG" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IBUFDS_GTPE2_1_O" num_pins="1"/>
        <output name="IBUFDS_GTPE2_1_ODIV2" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB_SEG"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_ODIV2 BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_CLKTESTSIG BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_O</loc>
          <loc side="bottom">BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_CEB</loc>
          <loc side="top">BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_IB_SEG BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_I_SEG</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IBUFDS_GTE2" pin_mapping="custom">
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_CEB" to="BLK-TL-IBUFDS_GTE2.CEB"/>
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_CLKTESTSIG" to="BLK-TL-IBUFDS_GTE2.CLKTESTSIG"/>
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_I_SEG" to="BLK-TL-IBUFDS_GTE2.I"/>
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_IB_SEG" to="BLK-TL-IBUFDS_GTE2.IB"/>
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_O" to="BLK-TL-IBUFDS_GTE2.O"/>
            <direct from="BLK-TL-GTP_COMMON_IBUFDS_GTE2_2.IBUFDS_GTPE2_1_ODIV2" to="BLK-TL-IBUFDS_GTE2.ODIV2"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_COMMON_IPAD_3">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="IBUFDS_GTPE2_0_I" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB_SEG"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_COMMON_IPAD_3.IBUFDS_GTPE2_0_I</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_COMMON_IPAD_3.IBUFDS_GTPE2_0_I" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_COMMON_IPAD_4">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="IBUFDS_GTPE2_0_IB" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB_SEG"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_COMMON_IPAD_4.IBUFDS_GTPE2_0_IB</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_COMMON_IPAD_4.IBUFDS_GTPE2_0_IB" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_COMMON_IPAD_5">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="IBUFDS_GTPE2_1_I" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB_SEG"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_COMMON_IPAD_5.IBUFDS_GTPE2_1_I</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_COMMON_IPAD_5.IBUFDS_GTPE2_1_I" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_COMMON_IPAD_6">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="IBUFDS_GTPE2_1_IB" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_IB_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_0_I_SEG"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IBUFDS_GTPE2_1_IB_SEG"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_COMMON_IPAD_6.IBUFDS_GTPE2_1_IB</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_COMMON_IPAD_6.IBUFDS_GTPE2_1_IB" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-GTP_CHANNEL_0">
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_CFGRESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_CLKRSVD0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_CLKRSVD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DMONFIFORESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_DMONITORCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR8" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_DRPCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPWE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANTRIGGER" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRESETSEL" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRXRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTTXRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN9" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL0CLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL0REFCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL1CLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL1REFCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN4" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANMODEB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANRSTEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RESETOVRD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RX8B10BEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXBUFRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRFREQRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDROVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRRESETRSV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDMASTER" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDSLAVE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCOMMADETEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDDIEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDEBUGPULSE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDFEXYDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYBYPASS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYTESTENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXELECIDLEMODE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXELECIDLEMODE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXGEARBOXSLIP" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMHFHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMHFOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMLFHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMLFOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMOSINTNTRLEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXMCOMMAALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOOBRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSCALRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID00" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID01" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID02" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID03" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTNTRLEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTSTROBE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTTESTOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSOVRDEN" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXP" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPCOMMAALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPCSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHALIGN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHDLYPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHDLYRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPMARESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPOLARITY" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSCNTRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSLIDE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCALLIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCMODE" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXSYSCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXSYSCLKSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXUSERRDY" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXUSRCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXUSRCLK2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_SCANCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANMODEB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SETERRSTATUS" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_SIGVALIDCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TSTCLK0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TSTCLK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN16" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN17" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN18" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN19" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPDOVRDB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMINIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMSAS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMWAKE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA16" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA17" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA18" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA19" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA20" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA21" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA22" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA23" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA24" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA25" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA26" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA27" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA28" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA29" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA30" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA31" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDEEMPH" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDETECTRX" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYBYPASS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYTESTENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYUPDOWN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXELECIDLE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXINHIBIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPCSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPDELECIDLEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHALIGN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHDLYPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHDLYRESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXPHDLYTSTCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHINIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSEL" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPISOPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPMARESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOLARITY" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSORINV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSFORCEERR" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSORINV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSTARTSEQ" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSWING" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCALLIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCMODE" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXSYSCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXSYSCLKSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXUSERRDY" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXUSRCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXUSRCLK2" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_DMONITOROUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPRDY" num_pins="1"/>
        <output name="GTPE2_CHANNEL_EYESCANDATAERROR" num_pins="1"/>
        <output name="GTPE2_CHANNEL_GTRXOUTCLK_0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_GTTXOUTCLK_0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PHYSTATUS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMARSVDOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMARSVDOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBYTEISALIGNED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBYTEREALIGN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCDRLOCK" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANBONDSEQ" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANISALIGNED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANREALIGN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCLKCORCNT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCLKCORCNT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMINITDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMMADET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMSASDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMWAKEDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA16" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA17" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA18" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA19" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA20" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA21" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA22" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA23" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA24" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA25" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA26" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA27" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA28" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA29" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA30" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA31" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATAVALID0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATAVALID1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDLYSRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXELECIDLE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADERVALID" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTARTED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTROBEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTROBESTARTED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOUTCLKFABRIC" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOUTCLKPCS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHALIGNDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPMARESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPRBSERR" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXRATEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTARTOFSEQ0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTARTOFSEQ1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSYNCDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSYNCOUT" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXVALID" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXBUFSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXBUFSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXCOMFINISH" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXDLYSRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXGEARBOXREADY" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXOUTCLKFABRIC" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXOUTCLKPCS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXP" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPHALIGNDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPHINITDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPMARESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRATEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXSYNCDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXSYNCOUT" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1</loc>
          <loc side="top">BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3</loc>
          <loc side="right">BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE</loc>
          <loc side="bottom">BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19 BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-GTPE2_CHANNEL" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET" to="BLK-TL-GTPE2_CHANNEL.CFGRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET" to="BLK-TL-GTPE2_CHANNEL.DMONFIFORESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK" to="BLK-TL-GTPE2_CHANNEL.DMONITORCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0" to="BLK-TL-GTPE2_CHANNEL.DRPADDR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1" to="BLK-TL-GTPE2_CHANNEL.DRPADDR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2" to="BLK-TL-GTPE2_CHANNEL.DRPADDR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3" to="BLK-TL-GTPE2_CHANNEL.DRPADDR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4" to="BLK-TL-GTPE2_CHANNEL.DRPADDR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5" to="BLK-TL-GTPE2_CHANNEL.DRPADDR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6" to="BLK-TL-GTPE2_CHANNEL.DRPADDR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7" to="BLK-TL-GTPE2_CHANNEL.DRPADDR7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8" to="BLK-TL-GTPE2_CHANNEL.DRPADDR8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK" to="BLK-TL-GTPE2_CHANNEL.DRPCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0" to="BLK-TL-GTPE2_CHANNEL.DRPDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1" to="BLK-TL-GTPE2_CHANNEL.DRPDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2" to="BLK-TL-GTPE2_CHANNEL.DRPDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3" to="BLK-TL-GTPE2_CHANNEL.DRPDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4" to="BLK-TL-GTPE2_CHANNEL.DRPDI4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5" to="BLK-TL-GTPE2_CHANNEL.DRPDI5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6" to="BLK-TL-GTPE2_CHANNEL.DRPDI6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7" to="BLK-TL-GTPE2_CHANNEL.DRPDI7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8" to="BLK-TL-GTPE2_CHANNEL.DRPDI8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9" to="BLK-TL-GTPE2_CHANNEL.DRPDI9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10" to="BLK-TL-GTPE2_CHANNEL.DRPDI10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11" to="BLK-TL-GTPE2_CHANNEL.DRPDI11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12" to="BLK-TL-GTPE2_CHANNEL.DRPDI12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13" to="BLK-TL-GTPE2_CHANNEL.DRPDI13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14" to="BLK-TL-GTPE2_CHANNEL.DRPDI14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15" to="BLK-TL-GTPE2_CHANNEL.DRPDI15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0" to="BLK-TL-GTPE2_CHANNEL.DRPDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1" to="BLK-TL-GTPE2_CHANNEL.DRPDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2" to="BLK-TL-GTPE2_CHANNEL.DRPDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3" to="BLK-TL-GTPE2_CHANNEL.DRPDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4" to="BLK-TL-GTPE2_CHANNEL.DRPDO4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5" to="BLK-TL-GTPE2_CHANNEL.DRPDO5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6" to="BLK-TL-GTPE2_CHANNEL.DRPDO6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7" to="BLK-TL-GTPE2_CHANNEL.DRPDO7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8" to="BLK-TL-GTPE2_CHANNEL.DRPDO8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9" to="BLK-TL-GTPE2_CHANNEL.DRPDO9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10" to="BLK-TL-GTPE2_CHANNEL.DRPDO10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11" to="BLK-TL-GTPE2_CHANNEL.DRPDO11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12" to="BLK-TL-GTPE2_CHANNEL.DRPDO12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13" to="BLK-TL-GTPE2_CHANNEL.DRPDO13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14" to="BLK-TL-GTPE2_CHANNEL.DRPDO14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15" to="BLK-TL-GTPE2_CHANNEL.DRPDO15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN" to="BLK-TL-GTPE2_CHANNEL.DRPEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY" to="BLK-TL-GTPE2_CHANNEL.DRPRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE" to="BLK-TL-GTPE2_CHANNEL.DRPWE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR" to="BLK-TL-GTPE2_CHANNEL.EYESCANDATAERROR"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE" to="BLK-TL-GTPE2_CHANNEL.EYESCANMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET" to="BLK-TL-GTPE2_CHANNEL.EYESCANRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER" to="BLK-TL-GTPE2_CHANNEL.EYESCANTRIGGER"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN" to="BLK-TL-GTPE2_CHANNEL.GTPRXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP" to="BLK-TL-GTPE2_CHANNEL.GTPRXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN" to="BLK-TL-GTPE2_CHANNEL.GTPTXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP" to="BLK-TL-GTPE2_CHANNEL.GTPTXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL" to="BLK-TL-GTPE2_CHANNEL.GTRESETSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0" to="BLK-TL-GTPE2_CHANNEL.GTRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1" to="BLK-TL-GTPE2_CHANNEL.GTRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2" to="BLK-TL-GTPE2_CHANNEL.GTRSVD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3" to="BLK-TL-GTPE2_CHANNEL.GTRSVD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4" to="BLK-TL-GTPE2_CHANNEL.GTRSVD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5" to="BLK-TL-GTPE2_CHANNEL.GTRSVD5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6" to="BLK-TL-GTPE2_CHANNEL.GTRSVD6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7" to="BLK-TL-GTPE2_CHANNEL.GTRSVD7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8" to="BLK-TL-GTPE2_CHANNEL.GTRSVD8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9" to="BLK-TL-GTPE2_CHANNEL.GTRSVD9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10" to="BLK-TL-GTPE2_CHANNEL.GTRSVD10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11" to="BLK-TL-GTPE2_CHANNEL.GTRSVD11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12" to="BLK-TL-GTPE2_CHANNEL.GTRSVD12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13" to="BLK-TL-GTPE2_CHANNEL.GTRSVD13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14" to="BLK-TL-GTPE2_CHANNEL.GTRSVD14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15" to="BLK-TL-GTPE2_CHANNEL.GTRSVD15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET" to="BLK-TL-GTPE2_CHANNEL.GTRXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET" to="BLK-TL-GTPE2_CHANNEL.GTTXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS" to="BLK-TL-GTPE2_CHANNEL.PHYSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK" to="BLK-TL-GTPE2_CHANNEL.PLL0CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL0REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK" to="BLK-TL-GTPE2_CHANNEL.PLL1CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL1REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB" to="BLK-TL-GTPE2_CHANNEL.PMASCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB" to="BLK-TL-GTPE2_CHANNEL.PMASCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN" to="BLK-TL-GTPE2_CHANNEL.PMASCANRSTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD" to="BLK-TL-GTPE2_CHANNEL.RESETOVRD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.RX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET" to="BLK-TL-GTPE2_CHANNEL.RXBUFRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXBYTEISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXBYTEREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRFREQRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD" to="BLK-TL-GTPE2_CHANNEL.RXCDRHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK" to="BLK-TL-GTPE2_CHANNEL.RXCDRLOCK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXCDROVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESETRSV"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ" to="BLK-TL-GTPE2_CHANNEL.RXCHANBONDSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXCHANISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXCHANREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDMASTER"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDSLAVE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMINITDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADETEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMSASDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMWAKEDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0" to="BLK-TL-GTPE2_CHANNEL.RXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1" to="BLK-TL-GTPE2_CHANNEL.RXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2" to="BLK-TL-GTPE2_CHANNEL.RXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3" to="BLK-TL-GTPE2_CHANNEL.RXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4" to="BLK-TL-GTPE2_CHANNEL.RXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5" to="BLK-TL-GTPE2_CHANNEL.RXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6" to="BLK-TL-GTPE2_CHANNEL.RXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7" to="BLK-TL-GTPE2_CHANNEL.RXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8" to="BLK-TL-GTPE2_CHANNEL.RXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9" to="BLK-TL-GTPE2_CHANNEL.RXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10" to="BLK-TL-GTPE2_CHANNEL.RXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11" to="BLK-TL-GTPE2_CHANNEL.RXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12" to="BLK-TL-GTPE2_CHANNEL.RXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13" to="BLK-TL-GTPE2_CHANNEL.RXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14" to="BLK-TL-GTPE2_CHANNEL.RXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15" to="BLK-TL-GTPE2_CHANNEL.RXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16" to="BLK-TL-GTPE2_CHANNEL.RXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17" to="BLK-TL-GTPE2_CHANNEL.RXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18" to="BLK-TL-GTPE2_CHANNEL.RXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19" to="BLK-TL-GTPE2_CHANNEL.RXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20" to="BLK-TL-GTPE2_CHANNEL.RXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21" to="BLK-TL-GTPE2_CHANNEL.RXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22" to="BLK-TL-GTPE2_CHANNEL.RXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23" to="BLK-TL-GTPE2_CHANNEL.RXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24" to="BLK-TL-GTPE2_CHANNEL.RXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25" to="BLK-TL-GTPE2_CHANNEL.RXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26" to="BLK-TL-GTPE2_CHANNEL.RXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27" to="BLK-TL-GTPE2_CHANNEL.RXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28" to="BLK-TL-GTPE2_CHANNEL.RXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29" to="BLK-TL-GTPE2_CHANNEL.RXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30" to="BLK-TL-GTPE2_CHANNEL.RXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31" to="BLK-TL-GTPE2_CHANNEL.RXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN" to="BLK-TL-GTPE2_CHANNEL.RXDDIEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE" to="BLK-TL-GTPE2_CHANNEL.RXDEBUGPULSE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN" to="BLK-TL-GTPE2_CHANNEL.RXDFEXYDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.RXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.RXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP" to="BLK-TL-GTPE2_CHANNEL.RXGEARBOXSLIP"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0" to="BLK-TL-GTPE2_CHANNEL.RXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1" to="BLK-TL-GTPE2_CHANNEL.RXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2" to="BLK-TL-GTPE2_CHANNEL.RXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID" to="BLK-TL-GTPE2_CHANNEL.RXHEADERVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET" to="BLK-TL-GTPE2_CHANNEL.RXLPMRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXMCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET" to="BLK-TL-GTPE2_CHANNEL.RXOOBRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET" to="BLK-TL-GTPE2_CHANNEL.RXOSCALRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID00"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID01"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID02"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID03"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBESTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTTESTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_0" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.RXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0" to="BLK-TL-GTPE2_CHANNEL.RXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1" to="BLK-TL-GTPE2_CHANNEL.RXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET" to="BLK-TL-GTPE2_CHANNEL.RXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.RXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET" to="BLK-TL-GTPE2_CHANNEL.RXPRBSCNTRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR" to="BLK-TL-GTPE2_CHANNEL.RXPRBSERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0" to="BLK-TL-GTPE2_CHANNEL.RXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1" to="BLK-TL-GTPE2_CHANNEL.RXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2" to="BLK-TL-GTPE2_CHANNEL.RXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.RXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.RXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE" to="BLK-TL-GTPE2_CHANNEL.RXSLIDE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.RXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.RXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID" to="BLK-TL-GTPE2_CHANNEL.RXVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK" to="BLK-TL-GTPE2_CHANNEL.SCANCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB" to="BLK-TL-GTPE2_CHANNEL.SCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0" to="BLK-TL-GTPE2_CHANNEL.SCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1" to="BLK-TL-GTPE2_CHANNEL.SCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2" to="BLK-TL-GTPE2_CHANNEL.SCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3" to="BLK-TL-GTPE2_CHANNEL.SCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4" to="BLK-TL-GTPE2_CHANNEL.SCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5" to="BLK-TL-GTPE2_CHANNEL.SCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB" to="BLK-TL-GTPE2_CHANNEL.SCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0" to="BLK-TL-GTPE2_CHANNEL.SCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1" to="BLK-TL-GTPE2_CHANNEL.SCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2" to="BLK-TL-GTPE2_CHANNEL.SCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3" to="BLK-TL-GTPE2_CHANNEL.SCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4" to="BLK-TL-GTPE2_CHANNEL.SCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5" to="BLK-TL-GTPE2_CHANNEL.SCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS" to="BLK-TL-GTPE2_CHANNEL.SETERRSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK" to="BLK-TL-GTPE2_CHANNEL.SIGVALIDCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0" to="BLK-TL-GTPE2_CHANNEL.TSTCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1" to="BLK-TL-GTPE2_CHANNEL.TSTCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0" to="BLK-TL-GTPE2_CHANNEL.TSTIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1" to="BLK-TL-GTPE2_CHANNEL.TSTIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2" to="BLK-TL-GTPE2_CHANNEL.TSTIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3" to="BLK-TL-GTPE2_CHANNEL.TSTIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4" to="BLK-TL-GTPE2_CHANNEL.TSTIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5" to="BLK-TL-GTPE2_CHANNEL.TSTIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6" to="BLK-TL-GTPE2_CHANNEL.TSTIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7" to="BLK-TL-GTPE2_CHANNEL.TSTIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8" to="BLK-TL-GTPE2_CHANNEL.TSTIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9" to="BLK-TL-GTPE2_CHANNEL.TSTIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10" to="BLK-TL-GTPE2_CHANNEL.TSTIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11" to="BLK-TL-GTPE2_CHANNEL.TSTIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12" to="BLK-TL-GTPE2_CHANNEL.TSTIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13" to="BLK-TL-GTPE2_CHANNEL.TSTIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14" to="BLK-TL-GTPE2_CHANNEL.TSTIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15" to="BLK-TL-GTPE2_CHANNEL.TSTIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16" to="BLK-TL-GTPE2_CHANNEL.TSTIN16"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17" to="BLK-TL-GTPE2_CHANNEL.TSTIN17"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18" to="BLK-TL-GTPE2_CHANNEL.TSTIN18"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19" to="BLK-TL-GTPE2_CHANNEL.TSTIN19"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0" to="BLK-TL-GTPE2_CHANNEL.TSTPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1" to="BLK-TL-GTPE2_CHANNEL.TSTPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2" to="BLK-TL-GTPE2_CHANNEL.TSTPD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3" to="BLK-TL-GTPE2_CHANNEL.TSTPD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4" to="BLK-TL-GTPE2_CHANNEL.TSTPD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB" to="BLK-TL-GTPE2_CHANNEL.TSTPDOVRDB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.TX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH" to="BLK-TL-GTPE2_CHANNEL.TXCOMFINISH"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT" to="BLK-TL-GTPE2_CHANNEL.TXCOMINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS" to="BLK-TL-GTPE2_CHANNEL.TXCOMSAS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE" to="BLK-TL-GTPE2_CHANNEL.TXCOMWAKE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0" to="BLK-TL-GTPE2_CHANNEL.TXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1" to="BLK-TL-GTPE2_CHANNEL.TXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2" to="BLK-TL-GTPE2_CHANNEL.TXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3" to="BLK-TL-GTPE2_CHANNEL.TXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4" to="BLK-TL-GTPE2_CHANNEL.TXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5" to="BLK-TL-GTPE2_CHANNEL.TXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6" to="BLK-TL-GTPE2_CHANNEL.TXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7" to="BLK-TL-GTPE2_CHANNEL.TXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8" to="BLK-TL-GTPE2_CHANNEL.TXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9" to="BLK-TL-GTPE2_CHANNEL.TXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10" to="BLK-TL-GTPE2_CHANNEL.TXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11" to="BLK-TL-GTPE2_CHANNEL.TXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12" to="BLK-TL-GTPE2_CHANNEL.TXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13" to="BLK-TL-GTPE2_CHANNEL.TXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14" to="BLK-TL-GTPE2_CHANNEL.TXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15" to="BLK-TL-GTPE2_CHANNEL.TXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16" to="BLK-TL-GTPE2_CHANNEL.TXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17" to="BLK-TL-GTPE2_CHANNEL.TXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18" to="BLK-TL-GTPE2_CHANNEL.TXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19" to="BLK-TL-GTPE2_CHANNEL.TXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20" to="BLK-TL-GTPE2_CHANNEL.TXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21" to="BLK-TL-GTPE2_CHANNEL.TXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22" to="BLK-TL-GTPE2_CHANNEL.TXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23" to="BLK-TL-GTPE2_CHANNEL.TXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24" to="BLK-TL-GTPE2_CHANNEL.TXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25" to="BLK-TL-GTPE2_CHANNEL.TXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26" to="BLK-TL-GTPE2_CHANNEL.TXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27" to="BLK-TL-GTPE2_CHANNEL.TXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28" to="BLK-TL-GTPE2_CHANNEL.TXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29" to="BLK-TL-GTPE2_CHANNEL.TXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30" to="BLK-TL-GTPE2_CHANNEL.TXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31" to="BLK-TL-GTPE2_CHANNEL.TXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH" to="BLK-TL-GTPE2_CHANNEL.TXDEEMPH"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX" to="BLK-TL-GTPE2_CHANNEL.TXDETECTRX"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD" to="BLK-TL-GTPE2_CHANNEL.TXDIFFPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.TXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD" to="BLK-TL-GTPE2_CHANNEL.TXDLYHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.TXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN" to="BLK-TL-GTPE2_CHANNEL.TXDLYUPDOWN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.TXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY" to="BLK-TL-GTPE2_CHANNEL.TXGEARBOXREADY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0" to="BLK-TL-GTPE2_CHANNEL.TXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1" to="BLK-TL-GTPE2_CHANNEL.TXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2" to="BLK-TL-GTPE2_CHANNEL.TXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT" to="BLK-TL-GTPE2_CHANNEL.TXINHIBIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_0" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.TXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0" to="BLK-TL-GTPE2_CHANNEL.TXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1" to="BLK-TL-GTPE2_CHANNEL.TXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE" to="BLK-TL-GTPE2_CHANNEL.TXPDELECIDLEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYTSTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT" to="BLK-TL-GTPE2_CHANNEL.TXPHINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHINITDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD" to="BLK-TL-GTPE2_CHANNEL.TXPISOPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET" to="BLK-TL-GTPE2_CHANNEL.TXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.TXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR" to="BLK-TL-GTPE2_CHANNEL.TXPRBSFORCEERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0" to="BLK-TL-GTPE2_CHANNEL.TXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1" to="BLK-TL-GTPE2_CHANNEL.TXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2" to="BLK-TL-GTPE2_CHANNEL.TXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.TXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.TXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ" to="BLK-TL-GTPE2_CHANNEL.TXSTARTSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING" to="BLK-TL-GTPE2_CHANNEL.TXSWING"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.TXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.TXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK2"/>
          </site>
          <site pb_type="BLK-TL-GTPE2_CHANNEL" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET" to="BLK-TL-GTPE2_CHANNEL.CFGRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET" to="BLK-TL-GTPE2_CHANNEL.DMONFIFORESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK" to="BLK-TL-GTPE2_CHANNEL.DMONITORCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0" to="BLK-TL-GTPE2_CHANNEL.DRPADDR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1" to="BLK-TL-GTPE2_CHANNEL.DRPADDR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2" to="BLK-TL-GTPE2_CHANNEL.DRPADDR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3" to="BLK-TL-GTPE2_CHANNEL.DRPADDR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4" to="BLK-TL-GTPE2_CHANNEL.DRPADDR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5" to="BLK-TL-GTPE2_CHANNEL.DRPADDR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6" to="BLK-TL-GTPE2_CHANNEL.DRPADDR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7" to="BLK-TL-GTPE2_CHANNEL.DRPADDR7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8" to="BLK-TL-GTPE2_CHANNEL.DRPADDR8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK" to="BLK-TL-GTPE2_CHANNEL.DRPCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0" to="BLK-TL-GTPE2_CHANNEL.DRPDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1" to="BLK-TL-GTPE2_CHANNEL.DRPDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2" to="BLK-TL-GTPE2_CHANNEL.DRPDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3" to="BLK-TL-GTPE2_CHANNEL.DRPDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4" to="BLK-TL-GTPE2_CHANNEL.DRPDI4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5" to="BLK-TL-GTPE2_CHANNEL.DRPDI5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6" to="BLK-TL-GTPE2_CHANNEL.DRPDI6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7" to="BLK-TL-GTPE2_CHANNEL.DRPDI7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8" to="BLK-TL-GTPE2_CHANNEL.DRPDI8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9" to="BLK-TL-GTPE2_CHANNEL.DRPDI9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10" to="BLK-TL-GTPE2_CHANNEL.DRPDI10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11" to="BLK-TL-GTPE2_CHANNEL.DRPDI11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12" to="BLK-TL-GTPE2_CHANNEL.DRPDI12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13" to="BLK-TL-GTPE2_CHANNEL.DRPDI13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14" to="BLK-TL-GTPE2_CHANNEL.DRPDI14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15" to="BLK-TL-GTPE2_CHANNEL.DRPDI15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0" to="BLK-TL-GTPE2_CHANNEL.DRPDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1" to="BLK-TL-GTPE2_CHANNEL.DRPDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2" to="BLK-TL-GTPE2_CHANNEL.DRPDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3" to="BLK-TL-GTPE2_CHANNEL.DRPDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4" to="BLK-TL-GTPE2_CHANNEL.DRPDO4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5" to="BLK-TL-GTPE2_CHANNEL.DRPDO5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6" to="BLK-TL-GTPE2_CHANNEL.DRPDO6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7" to="BLK-TL-GTPE2_CHANNEL.DRPDO7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8" to="BLK-TL-GTPE2_CHANNEL.DRPDO8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9" to="BLK-TL-GTPE2_CHANNEL.DRPDO9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10" to="BLK-TL-GTPE2_CHANNEL.DRPDO10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11" to="BLK-TL-GTPE2_CHANNEL.DRPDO11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12" to="BLK-TL-GTPE2_CHANNEL.DRPDO12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13" to="BLK-TL-GTPE2_CHANNEL.DRPDO13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14" to="BLK-TL-GTPE2_CHANNEL.DRPDO14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15" to="BLK-TL-GTPE2_CHANNEL.DRPDO15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN" to="BLK-TL-GTPE2_CHANNEL.DRPEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY" to="BLK-TL-GTPE2_CHANNEL.DRPRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE" to="BLK-TL-GTPE2_CHANNEL.DRPWE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR" to="BLK-TL-GTPE2_CHANNEL.EYESCANDATAERROR"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE" to="BLK-TL-GTPE2_CHANNEL.EYESCANMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET" to="BLK-TL-GTPE2_CHANNEL.EYESCANRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER" to="BLK-TL-GTPE2_CHANNEL.EYESCANTRIGGER"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN" to="BLK-TL-GTPE2_CHANNEL.GTPRXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP" to="BLK-TL-GTPE2_CHANNEL.GTPRXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN" to="BLK-TL-GTPE2_CHANNEL.GTPTXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP" to="BLK-TL-GTPE2_CHANNEL.GTPTXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL" to="BLK-TL-GTPE2_CHANNEL.GTRESETSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0" to="BLK-TL-GTPE2_CHANNEL.GTRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1" to="BLK-TL-GTPE2_CHANNEL.GTRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2" to="BLK-TL-GTPE2_CHANNEL.GTRSVD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3" to="BLK-TL-GTPE2_CHANNEL.GTRSVD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4" to="BLK-TL-GTPE2_CHANNEL.GTRSVD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5" to="BLK-TL-GTPE2_CHANNEL.GTRSVD5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6" to="BLK-TL-GTPE2_CHANNEL.GTRSVD6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7" to="BLK-TL-GTPE2_CHANNEL.GTRSVD7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8" to="BLK-TL-GTPE2_CHANNEL.GTRSVD8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9" to="BLK-TL-GTPE2_CHANNEL.GTRSVD9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10" to="BLK-TL-GTPE2_CHANNEL.GTRSVD10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11" to="BLK-TL-GTPE2_CHANNEL.GTRSVD11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12" to="BLK-TL-GTPE2_CHANNEL.GTRSVD12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13" to="BLK-TL-GTPE2_CHANNEL.GTRSVD13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14" to="BLK-TL-GTPE2_CHANNEL.GTRSVD14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15" to="BLK-TL-GTPE2_CHANNEL.GTRSVD15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET" to="BLK-TL-GTPE2_CHANNEL.GTRXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET" to="BLK-TL-GTPE2_CHANNEL.GTTXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS" to="BLK-TL-GTPE2_CHANNEL.PHYSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK" to="BLK-TL-GTPE2_CHANNEL.PLL0CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL0REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK" to="BLK-TL-GTPE2_CHANNEL.PLL1CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL1REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB" to="BLK-TL-GTPE2_CHANNEL.PMASCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB" to="BLK-TL-GTPE2_CHANNEL.PMASCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN" to="BLK-TL-GTPE2_CHANNEL.PMASCANRSTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD" to="BLK-TL-GTPE2_CHANNEL.RESETOVRD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.RX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET" to="BLK-TL-GTPE2_CHANNEL.RXBUFRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXBYTEISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXBYTEREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRFREQRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD" to="BLK-TL-GTPE2_CHANNEL.RXCDRHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK" to="BLK-TL-GTPE2_CHANNEL.RXCDRLOCK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXCDROVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESETRSV"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ" to="BLK-TL-GTPE2_CHANNEL.RXCHANBONDSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXCHANISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXCHANREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDMASTER"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDSLAVE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMINITDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADETEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMSASDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMWAKEDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0" to="BLK-TL-GTPE2_CHANNEL.RXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1" to="BLK-TL-GTPE2_CHANNEL.RXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2" to="BLK-TL-GTPE2_CHANNEL.RXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3" to="BLK-TL-GTPE2_CHANNEL.RXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4" to="BLK-TL-GTPE2_CHANNEL.RXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5" to="BLK-TL-GTPE2_CHANNEL.RXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6" to="BLK-TL-GTPE2_CHANNEL.RXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7" to="BLK-TL-GTPE2_CHANNEL.RXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8" to="BLK-TL-GTPE2_CHANNEL.RXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9" to="BLK-TL-GTPE2_CHANNEL.RXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10" to="BLK-TL-GTPE2_CHANNEL.RXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11" to="BLK-TL-GTPE2_CHANNEL.RXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12" to="BLK-TL-GTPE2_CHANNEL.RXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13" to="BLK-TL-GTPE2_CHANNEL.RXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14" to="BLK-TL-GTPE2_CHANNEL.RXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15" to="BLK-TL-GTPE2_CHANNEL.RXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16" to="BLK-TL-GTPE2_CHANNEL.RXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17" to="BLK-TL-GTPE2_CHANNEL.RXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18" to="BLK-TL-GTPE2_CHANNEL.RXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19" to="BLK-TL-GTPE2_CHANNEL.RXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20" to="BLK-TL-GTPE2_CHANNEL.RXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21" to="BLK-TL-GTPE2_CHANNEL.RXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22" to="BLK-TL-GTPE2_CHANNEL.RXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23" to="BLK-TL-GTPE2_CHANNEL.RXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24" to="BLK-TL-GTPE2_CHANNEL.RXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25" to="BLK-TL-GTPE2_CHANNEL.RXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26" to="BLK-TL-GTPE2_CHANNEL.RXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27" to="BLK-TL-GTPE2_CHANNEL.RXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28" to="BLK-TL-GTPE2_CHANNEL.RXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29" to="BLK-TL-GTPE2_CHANNEL.RXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30" to="BLK-TL-GTPE2_CHANNEL.RXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31" to="BLK-TL-GTPE2_CHANNEL.RXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN" to="BLK-TL-GTPE2_CHANNEL.RXDDIEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE" to="BLK-TL-GTPE2_CHANNEL.RXDEBUGPULSE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN" to="BLK-TL-GTPE2_CHANNEL.RXDFEXYDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.RXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.RXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP" to="BLK-TL-GTPE2_CHANNEL.RXGEARBOXSLIP"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0" to="BLK-TL-GTPE2_CHANNEL.RXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1" to="BLK-TL-GTPE2_CHANNEL.RXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2" to="BLK-TL-GTPE2_CHANNEL.RXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID" to="BLK-TL-GTPE2_CHANNEL.RXHEADERVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET" to="BLK-TL-GTPE2_CHANNEL.RXLPMRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXMCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET" to="BLK-TL-GTPE2_CHANNEL.RXOOBRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET" to="BLK-TL-GTPE2_CHANNEL.RXOSCALRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID00"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID01"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID02"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID03"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBESTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTTESTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_0" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.RXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0" to="BLK-TL-GTPE2_CHANNEL.RXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1" to="BLK-TL-GTPE2_CHANNEL.RXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET" to="BLK-TL-GTPE2_CHANNEL.RXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.RXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET" to="BLK-TL-GTPE2_CHANNEL.RXPRBSCNTRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR" to="BLK-TL-GTPE2_CHANNEL.RXPRBSERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0" to="BLK-TL-GTPE2_CHANNEL.RXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1" to="BLK-TL-GTPE2_CHANNEL.RXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2" to="BLK-TL-GTPE2_CHANNEL.RXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.RXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.RXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE" to="BLK-TL-GTPE2_CHANNEL.RXSLIDE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.RXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.RXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID" to="BLK-TL-GTPE2_CHANNEL.RXVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK" to="BLK-TL-GTPE2_CHANNEL.SCANCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB" to="BLK-TL-GTPE2_CHANNEL.SCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0" to="BLK-TL-GTPE2_CHANNEL.SCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1" to="BLK-TL-GTPE2_CHANNEL.SCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2" to="BLK-TL-GTPE2_CHANNEL.SCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3" to="BLK-TL-GTPE2_CHANNEL.SCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4" to="BLK-TL-GTPE2_CHANNEL.SCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5" to="BLK-TL-GTPE2_CHANNEL.SCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB" to="BLK-TL-GTPE2_CHANNEL.SCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0" to="BLK-TL-GTPE2_CHANNEL.SCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1" to="BLK-TL-GTPE2_CHANNEL.SCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2" to="BLK-TL-GTPE2_CHANNEL.SCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3" to="BLK-TL-GTPE2_CHANNEL.SCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4" to="BLK-TL-GTPE2_CHANNEL.SCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5" to="BLK-TL-GTPE2_CHANNEL.SCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS" to="BLK-TL-GTPE2_CHANNEL.SETERRSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK" to="BLK-TL-GTPE2_CHANNEL.SIGVALIDCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0" to="BLK-TL-GTPE2_CHANNEL.TSTCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1" to="BLK-TL-GTPE2_CHANNEL.TSTCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0" to="BLK-TL-GTPE2_CHANNEL.TSTIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1" to="BLK-TL-GTPE2_CHANNEL.TSTIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2" to="BLK-TL-GTPE2_CHANNEL.TSTIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3" to="BLK-TL-GTPE2_CHANNEL.TSTIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4" to="BLK-TL-GTPE2_CHANNEL.TSTIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5" to="BLK-TL-GTPE2_CHANNEL.TSTIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6" to="BLK-TL-GTPE2_CHANNEL.TSTIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7" to="BLK-TL-GTPE2_CHANNEL.TSTIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8" to="BLK-TL-GTPE2_CHANNEL.TSTIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9" to="BLK-TL-GTPE2_CHANNEL.TSTIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10" to="BLK-TL-GTPE2_CHANNEL.TSTIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11" to="BLK-TL-GTPE2_CHANNEL.TSTIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12" to="BLK-TL-GTPE2_CHANNEL.TSTIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13" to="BLK-TL-GTPE2_CHANNEL.TSTIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14" to="BLK-TL-GTPE2_CHANNEL.TSTIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15" to="BLK-TL-GTPE2_CHANNEL.TSTIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16" to="BLK-TL-GTPE2_CHANNEL.TSTIN16"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17" to="BLK-TL-GTPE2_CHANNEL.TSTIN17"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18" to="BLK-TL-GTPE2_CHANNEL.TSTIN18"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19" to="BLK-TL-GTPE2_CHANNEL.TSTIN19"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0" to="BLK-TL-GTPE2_CHANNEL.TSTPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1" to="BLK-TL-GTPE2_CHANNEL.TSTPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2" to="BLK-TL-GTPE2_CHANNEL.TSTPD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3" to="BLK-TL-GTPE2_CHANNEL.TSTPD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4" to="BLK-TL-GTPE2_CHANNEL.TSTPD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB" to="BLK-TL-GTPE2_CHANNEL.TSTPDOVRDB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.TX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH" to="BLK-TL-GTPE2_CHANNEL.TXCOMFINISH"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT" to="BLK-TL-GTPE2_CHANNEL.TXCOMINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS" to="BLK-TL-GTPE2_CHANNEL.TXCOMSAS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE" to="BLK-TL-GTPE2_CHANNEL.TXCOMWAKE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0" to="BLK-TL-GTPE2_CHANNEL.TXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1" to="BLK-TL-GTPE2_CHANNEL.TXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2" to="BLK-TL-GTPE2_CHANNEL.TXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3" to="BLK-TL-GTPE2_CHANNEL.TXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4" to="BLK-TL-GTPE2_CHANNEL.TXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5" to="BLK-TL-GTPE2_CHANNEL.TXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6" to="BLK-TL-GTPE2_CHANNEL.TXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7" to="BLK-TL-GTPE2_CHANNEL.TXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8" to="BLK-TL-GTPE2_CHANNEL.TXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9" to="BLK-TL-GTPE2_CHANNEL.TXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10" to="BLK-TL-GTPE2_CHANNEL.TXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11" to="BLK-TL-GTPE2_CHANNEL.TXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12" to="BLK-TL-GTPE2_CHANNEL.TXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13" to="BLK-TL-GTPE2_CHANNEL.TXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14" to="BLK-TL-GTPE2_CHANNEL.TXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15" to="BLK-TL-GTPE2_CHANNEL.TXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16" to="BLK-TL-GTPE2_CHANNEL.TXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17" to="BLK-TL-GTPE2_CHANNEL.TXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18" to="BLK-TL-GTPE2_CHANNEL.TXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19" to="BLK-TL-GTPE2_CHANNEL.TXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20" to="BLK-TL-GTPE2_CHANNEL.TXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21" to="BLK-TL-GTPE2_CHANNEL.TXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22" to="BLK-TL-GTPE2_CHANNEL.TXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23" to="BLK-TL-GTPE2_CHANNEL.TXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24" to="BLK-TL-GTPE2_CHANNEL.TXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25" to="BLK-TL-GTPE2_CHANNEL.TXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26" to="BLK-TL-GTPE2_CHANNEL.TXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27" to="BLK-TL-GTPE2_CHANNEL.TXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28" to="BLK-TL-GTPE2_CHANNEL.TXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29" to="BLK-TL-GTPE2_CHANNEL.TXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30" to="BLK-TL-GTPE2_CHANNEL.TXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31" to="BLK-TL-GTPE2_CHANNEL.TXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH" to="BLK-TL-GTPE2_CHANNEL.TXDEEMPH"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX" to="BLK-TL-GTPE2_CHANNEL.TXDETECTRX"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD" to="BLK-TL-GTPE2_CHANNEL.TXDIFFPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.TXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD" to="BLK-TL-GTPE2_CHANNEL.TXDLYHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.TXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN" to="BLK-TL-GTPE2_CHANNEL.TXDLYUPDOWN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.TXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY" to="BLK-TL-GTPE2_CHANNEL.TXGEARBOXREADY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0" to="BLK-TL-GTPE2_CHANNEL.TXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1" to="BLK-TL-GTPE2_CHANNEL.TXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2" to="BLK-TL-GTPE2_CHANNEL.TXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT" to="BLK-TL-GTPE2_CHANNEL.TXINHIBIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_0" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.TXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0" to="BLK-TL-GTPE2_CHANNEL.TXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1" to="BLK-TL-GTPE2_CHANNEL.TXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE" to="BLK-TL-GTPE2_CHANNEL.TXPDELECIDLEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYTSTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT" to="BLK-TL-GTPE2_CHANNEL.TXPHINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHINITDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD" to="BLK-TL-GTPE2_CHANNEL.TXPISOPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET" to="BLK-TL-GTPE2_CHANNEL.TXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.TXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR" to="BLK-TL-GTPE2_CHANNEL.TXPRBSFORCEERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0" to="BLK-TL-GTPE2_CHANNEL.TXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1" to="BLK-TL-GTPE2_CHANNEL.TXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2" to="BLK-TL-GTPE2_CHANNEL.TXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.TXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.TXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE5"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE6"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ" to="BLK-TL-GTPE2_CHANNEL.TXSTARTSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING" to="BLK-TL-GTPE2_CHANNEL.TXSWING"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.TXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.TXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_0_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK2"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_0_IPAD_1">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_RXN_PAD" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_CHANNEL_0_IPAD_1.GTPE2_CHANNEL_RXN_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_0_IPAD_1.GTPE2_CHANNEL_RXN_PAD" to="BLK-TL-IPAD.O"/>
          </site>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_0_IPAD_1.GTPE2_CHANNEL_RXN_PAD" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_0_IPAD_2">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_RXP_PAD" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_CHANNEL_0_IPAD_2.GTPE2_CHANNEL_RXP_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_0_IPAD_2.GTPE2_CHANNEL_RXP_PAD" to="BLK-TL-IPAD.O"/>
          </site>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_0_IPAD_2.GTPE2_CHANNEL_RXP_PAD" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_0_OPAD_3">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_TXN_PAD" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-GTP_CHANNEL_0_OPAD_3.GTPE2_CHANNEL_TXN_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_0_OPAD_3.GTPE2_CHANNEL_TXN_PAD" to="BLK-TL-OPAD.I"/>
          </site>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_0_OPAD_3.GTPE2_CHANNEL_TXN_PAD" to="BLK-TL-OPAD.I"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_0_OPAD_4">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_TXP_PAD" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-GTP_CHANNEL_0_OPAD_4.GTPE2_CHANNEL_TXP_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_0_OPAD_4.GTPE2_CHANNEL_TXP_PAD" to="BLK-TL-OPAD.I"/>
          </site>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_0_OPAD_4.GTPE2_CHANNEL_TXP_PAD" to="BLK-TL-OPAD.I"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-GTP_CHANNEL_1">
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_CFGRESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_CLKRSVD0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_CLKRSVD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DMONFIFORESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_DMONITORCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR8" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_DRPCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPWE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANTRIGGER" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRESETSEL" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRXRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTTXRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN9" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL0CLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL0REFCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL1CLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL1REFCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN4" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANMODEB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANRSTEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RESETOVRD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RX8B10BEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXBUFRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRFREQRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDROVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRRESETRSV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDMASTER" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDSLAVE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCOMMADETEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDDIEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDEBUGPULSE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDFEXYDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYBYPASS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYTESTENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXELECIDLEMODE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXELECIDLEMODE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXGEARBOXSLIP" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMHFHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMHFOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMLFHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMLFOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMOSINTNTRLEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXMCOMMAALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOOBRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSCALRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID00" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID01" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID02" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID03" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTNTRLEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTSTROBE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTTESTOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSOVRDEN" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXP" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPCOMMAALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPCSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHALIGN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHDLYPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHDLYRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPMARESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPOLARITY" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSCNTRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSLIDE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCALLIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCMODE" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXSYSCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXSYSCLKSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXUSERRDY" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXUSRCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXUSRCLK2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_SCANCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANMODEB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SETERRSTATUS" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_SIGVALIDCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TSTCLK0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TSTCLK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN16" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN17" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN18" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN19" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPDOVRDB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMINIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMSAS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMWAKE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA16" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA17" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA18" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA19" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA20" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA21" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA22" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA23" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA24" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA25" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA26" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA27" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA28" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA29" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA30" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA31" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDEEMPH" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDETECTRX" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYBYPASS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYTESTENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYUPDOWN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXELECIDLE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXINHIBIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPCSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPDELECIDLEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHALIGN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHDLYPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHDLYRESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXPHDLYTSTCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHINIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSEL" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPISOPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPMARESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOLARITY" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSORINV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSFORCEERR" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSORINV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSTARTSEQ" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSWING" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCALLIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCMODE" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXSYSCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXSYSCLKSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXUSERRDY" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXUSRCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXUSRCLK2" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_DMONITOROUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPRDY" num_pins="1"/>
        <output name="GTPE2_CHANNEL_EYESCANDATAERROR" num_pins="1"/>
        <output name="GTPE2_CHANNEL_GTRXOUTCLK_1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_GTTXOUTCLK_1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PHYSTATUS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMARSVDOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMARSVDOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBYTEISALIGNED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBYTEREALIGN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCDRLOCK" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANBONDSEQ" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANISALIGNED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANREALIGN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCLKCORCNT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCLKCORCNT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMINITDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMMADET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMSASDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMWAKEDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA16" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA17" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA18" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA19" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA20" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA21" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA22" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA23" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA24" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA25" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA26" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA27" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA28" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA29" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA30" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA31" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATAVALID0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATAVALID1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDLYSRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXELECIDLE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADERVALID" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTARTED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTROBEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTROBESTARTED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOUTCLKFABRIC" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOUTCLKPCS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHALIGNDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPMARESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPRBSERR" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXRATEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTARTOFSEQ0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTARTOFSEQ1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSYNCDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSYNCOUT" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXVALID" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXBUFSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXBUFSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXCOMFINISH" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXDLYSRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXGEARBOXREADY" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXOUTCLKFABRIC" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXOUTCLKPCS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXP" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPHALIGNDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPHINITDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPMARESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRATEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXSYNCDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXSYNCOUT" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4</loc>
          <loc side="bottom">BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4</loc>
          <loc side="top">BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3</loc>
          <loc side="right">BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5 BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-GTPE2_CHANNEL" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET" to="BLK-TL-GTPE2_CHANNEL.CFGRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET" to="BLK-TL-GTPE2_CHANNEL.DMONFIFORESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK" to="BLK-TL-GTPE2_CHANNEL.DMONITORCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0" to="BLK-TL-GTPE2_CHANNEL.DRPADDR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1" to="BLK-TL-GTPE2_CHANNEL.DRPADDR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2" to="BLK-TL-GTPE2_CHANNEL.DRPADDR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3" to="BLK-TL-GTPE2_CHANNEL.DRPADDR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4" to="BLK-TL-GTPE2_CHANNEL.DRPADDR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5" to="BLK-TL-GTPE2_CHANNEL.DRPADDR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6" to="BLK-TL-GTPE2_CHANNEL.DRPADDR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7" to="BLK-TL-GTPE2_CHANNEL.DRPADDR7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8" to="BLK-TL-GTPE2_CHANNEL.DRPADDR8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK" to="BLK-TL-GTPE2_CHANNEL.DRPCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0" to="BLK-TL-GTPE2_CHANNEL.DRPDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1" to="BLK-TL-GTPE2_CHANNEL.DRPDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2" to="BLK-TL-GTPE2_CHANNEL.DRPDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3" to="BLK-TL-GTPE2_CHANNEL.DRPDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4" to="BLK-TL-GTPE2_CHANNEL.DRPDI4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5" to="BLK-TL-GTPE2_CHANNEL.DRPDI5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6" to="BLK-TL-GTPE2_CHANNEL.DRPDI6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7" to="BLK-TL-GTPE2_CHANNEL.DRPDI7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8" to="BLK-TL-GTPE2_CHANNEL.DRPDI8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9" to="BLK-TL-GTPE2_CHANNEL.DRPDI9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10" to="BLK-TL-GTPE2_CHANNEL.DRPDI10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11" to="BLK-TL-GTPE2_CHANNEL.DRPDI11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12" to="BLK-TL-GTPE2_CHANNEL.DRPDI12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13" to="BLK-TL-GTPE2_CHANNEL.DRPDI13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14" to="BLK-TL-GTPE2_CHANNEL.DRPDI14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15" to="BLK-TL-GTPE2_CHANNEL.DRPDI15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0" to="BLK-TL-GTPE2_CHANNEL.DRPDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1" to="BLK-TL-GTPE2_CHANNEL.DRPDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2" to="BLK-TL-GTPE2_CHANNEL.DRPDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3" to="BLK-TL-GTPE2_CHANNEL.DRPDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4" to="BLK-TL-GTPE2_CHANNEL.DRPDO4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5" to="BLK-TL-GTPE2_CHANNEL.DRPDO5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6" to="BLK-TL-GTPE2_CHANNEL.DRPDO6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7" to="BLK-TL-GTPE2_CHANNEL.DRPDO7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8" to="BLK-TL-GTPE2_CHANNEL.DRPDO8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9" to="BLK-TL-GTPE2_CHANNEL.DRPDO9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10" to="BLK-TL-GTPE2_CHANNEL.DRPDO10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11" to="BLK-TL-GTPE2_CHANNEL.DRPDO11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12" to="BLK-TL-GTPE2_CHANNEL.DRPDO12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13" to="BLK-TL-GTPE2_CHANNEL.DRPDO13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14" to="BLK-TL-GTPE2_CHANNEL.DRPDO14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15" to="BLK-TL-GTPE2_CHANNEL.DRPDO15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN" to="BLK-TL-GTPE2_CHANNEL.DRPEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY" to="BLK-TL-GTPE2_CHANNEL.DRPRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE" to="BLK-TL-GTPE2_CHANNEL.DRPWE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR" to="BLK-TL-GTPE2_CHANNEL.EYESCANDATAERROR"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE" to="BLK-TL-GTPE2_CHANNEL.EYESCANMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET" to="BLK-TL-GTPE2_CHANNEL.EYESCANRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER" to="BLK-TL-GTPE2_CHANNEL.EYESCANTRIGGER"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN" to="BLK-TL-GTPE2_CHANNEL.GTPRXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP" to="BLK-TL-GTPE2_CHANNEL.GTPRXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN" to="BLK-TL-GTPE2_CHANNEL.GTPTXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP" to="BLK-TL-GTPE2_CHANNEL.GTPTXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL" to="BLK-TL-GTPE2_CHANNEL.GTRESETSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0" to="BLK-TL-GTPE2_CHANNEL.GTRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1" to="BLK-TL-GTPE2_CHANNEL.GTRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2" to="BLK-TL-GTPE2_CHANNEL.GTRSVD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3" to="BLK-TL-GTPE2_CHANNEL.GTRSVD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4" to="BLK-TL-GTPE2_CHANNEL.GTRSVD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5" to="BLK-TL-GTPE2_CHANNEL.GTRSVD5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6" to="BLK-TL-GTPE2_CHANNEL.GTRSVD6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7" to="BLK-TL-GTPE2_CHANNEL.GTRSVD7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8" to="BLK-TL-GTPE2_CHANNEL.GTRSVD8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9" to="BLK-TL-GTPE2_CHANNEL.GTRSVD9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10" to="BLK-TL-GTPE2_CHANNEL.GTRSVD10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11" to="BLK-TL-GTPE2_CHANNEL.GTRSVD11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12" to="BLK-TL-GTPE2_CHANNEL.GTRSVD12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13" to="BLK-TL-GTPE2_CHANNEL.GTRSVD13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14" to="BLK-TL-GTPE2_CHANNEL.GTRSVD14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15" to="BLK-TL-GTPE2_CHANNEL.GTRSVD15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET" to="BLK-TL-GTPE2_CHANNEL.GTRXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET" to="BLK-TL-GTPE2_CHANNEL.GTTXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS" to="BLK-TL-GTPE2_CHANNEL.PHYSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK" to="BLK-TL-GTPE2_CHANNEL.PLL0CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL0REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK" to="BLK-TL-GTPE2_CHANNEL.PLL1CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL1REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB" to="BLK-TL-GTPE2_CHANNEL.PMASCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB" to="BLK-TL-GTPE2_CHANNEL.PMASCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN" to="BLK-TL-GTPE2_CHANNEL.PMASCANRSTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD" to="BLK-TL-GTPE2_CHANNEL.RESETOVRD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.RX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET" to="BLK-TL-GTPE2_CHANNEL.RXBUFRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXBYTEISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXBYTEREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRFREQRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD" to="BLK-TL-GTPE2_CHANNEL.RXCDRHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK" to="BLK-TL-GTPE2_CHANNEL.RXCDRLOCK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXCDROVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESETRSV"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ" to="BLK-TL-GTPE2_CHANNEL.RXCHANBONDSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXCHANISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXCHANREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDMASTER"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDSLAVE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMINITDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADETEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMSASDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMWAKEDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0" to="BLK-TL-GTPE2_CHANNEL.RXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1" to="BLK-TL-GTPE2_CHANNEL.RXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2" to="BLK-TL-GTPE2_CHANNEL.RXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3" to="BLK-TL-GTPE2_CHANNEL.RXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4" to="BLK-TL-GTPE2_CHANNEL.RXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5" to="BLK-TL-GTPE2_CHANNEL.RXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6" to="BLK-TL-GTPE2_CHANNEL.RXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7" to="BLK-TL-GTPE2_CHANNEL.RXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8" to="BLK-TL-GTPE2_CHANNEL.RXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9" to="BLK-TL-GTPE2_CHANNEL.RXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10" to="BLK-TL-GTPE2_CHANNEL.RXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11" to="BLK-TL-GTPE2_CHANNEL.RXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12" to="BLK-TL-GTPE2_CHANNEL.RXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13" to="BLK-TL-GTPE2_CHANNEL.RXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14" to="BLK-TL-GTPE2_CHANNEL.RXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15" to="BLK-TL-GTPE2_CHANNEL.RXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16" to="BLK-TL-GTPE2_CHANNEL.RXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17" to="BLK-TL-GTPE2_CHANNEL.RXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18" to="BLK-TL-GTPE2_CHANNEL.RXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19" to="BLK-TL-GTPE2_CHANNEL.RXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20" to="BLK-TL-GTPE2_CHANNEL.RXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21" to="BLK-TL-GTPE2_CHANNEL.RXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22" to="BLK-TL-GTPE2_CHANNEL.RXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23" to="BLK-TL-GTPE2_CHANNEL.RXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24" to="BLK-TL-GTPE2_CHANNEL.RXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25" to="BLK-TL-GTPE2_CHANNEL.RXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26" to="BLK-TL-GTPE2_CHANNEL.RXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27" to="BLK-TL-GTPE2_CHANNEL.RXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28" to="BLK-TL-GTPE2_CHANNEL.RXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29" to="BLK-TL-GTPE2_CHANNEL.RXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30" to="BLK-TL-GTPE2_CHANNEL.RXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31" to="BLK-TL-GTPE2_CHANNEL.RXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN" to="BLK-TL-GTPE2_CHANNEL.RXDDIEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE" to="BLK-TL-GTPE2_CHANNEL.RXDEBUGPULSE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN" to="BLK-TL-GTPE2_CHANNEL.RXDFEXYDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.RXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.RXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP" to="BLK-TL-GTPE2_CHANNEL.RXGEARBOXSLIP"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0" to="BLK-TL-GTPE2_CHANNEL.RXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1" to="BLK-TL-GTPE2_CHANNEL.RXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2" to="BLK-TL-GTPE2_CHANNEL.RXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID" to="BLK-TL-GTPE2_CHANNEL.RXHEADERVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET" to="BLK-TL-GTPE2_CHANNEL.RXLPMRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXMCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET" to="BLK-TL-GTPE2_CHANNEL.RXOOBRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET" to="BLK-TL-GTPE2_CHANNEL.RXOSCALRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID00"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID01"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID02"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID03"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBESTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTTESTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_1" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.RXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0" to="BLK-TL-GTPE2_CHANNEL.RXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1" to="BLK-TL-GTPE2_CHANNEL.RXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET" to="BLK-TL-GTPE2_CHANNEL.RXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.RXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET" to="BLK-TL-GTPE2_CHANNEL.RXPRBSCNTRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR" to="BLK-TL-GTPE2_CHANNEL.RXPRBSERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0" to="BLK-TL-GTPE2_CHANNEL.RXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1" to="BLK-TL-GTPE2_CHANNEL.RXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2" to="BLK-TL-GTPE2_CHANNEL.RXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.RXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.RXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE" to="BLK-TL-GTPE2_CHANNEL.RXSLIDE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.RXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.RXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID" to="BLK-TL-GTPE2_CHANNEL.RXVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK" to="BLK-TL-GTPE2_CHANNEL.SCANCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB" to="BLK-TL-GTPE2_CHANNEL.SCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0" to="BLK-TL-GTPE2_CHANNEL.SCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1" to="BLK-TL-GTPE2_CHANNEL.SCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2" to="BLK-TL-GTPE2_CHANNEL.SCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3" to="BLK-TL-GTPE2_CHANNEL.SCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4" to="BLK-TL-GTPE2_CHANNEL.SCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5" to="BLK-TL-GTPE2_CHANNEL.SCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB" to="BLK-TL-GTPE2_CHANNEL.SCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0" to="BLK-TL-GTPE2_CHANNEL.SCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1" to="BLK-TL-GTPE2_CHANNEL.SCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2" to="BLK-TL-GTPE2_CHANNEL.SCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3" to="BLK-TL-GTPE2_CHANNEL.SCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4" to="BLK-TL-GTPE2_CHANNEL.SCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5" to="BLK-TL-GTPE2_CHANNEL.SCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS" to="BLK-TL-GTPE2_CHANNEL.SETERRSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK" to="BLK-TL-GTPE2_CHANNEL.SIGVALIDCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0" to="BLK-TL-GTPE2_CHANNEL.TSTCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1" to="BLK-TL-GTPE2_CHANNEL.TSTCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0" to="BLK-TL-GTPE2_CHANNEL.TSTIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1" to="BLK-TL-GTPE2_CHANNEL.TSTIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2" to="BLK-TL-GTPE2_CHANNEL.TSTIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3" to="BLK-TL-GTPE2_CHANNEL.TSTIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4" to="BLK-TL-GTPE2_CHANNEL.TSTIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5" to="BLK-TL-GTPE2_CHANNEL.TSTIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6" to="BLK-TL-GTPE2_CHANNEL.TSTIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7" to="BLK-TL-GTPE2_CHANNEL.TSTIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8" to="BLK-TL-GTPE2_CHANNEL.TSTIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9" to="BLK-TL-GTPE2_CHANNEL.TSTIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10" to="BLK-TL-GTPE2_CHANNEL.TSTIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11" to="BLK-TL-GTPE2_CHANNEL.TSTIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12" to="BLK-TL-GTPE2_CHANNEL.TSTIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13" to="BLK-TL-GTPE2_CHANNEL.TSTIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14" to="BLK-TL-GTPE2_CHANNEL.TSTIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15" to="BLK-TL-GTPE2_CHANNEL.TSTIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16" to="BLK-TL-GTPE2_CHANNEL.TSTIN16"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17" to="BLK-TL-GTPE2_CHANNEL.TSTIN17"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18" to="BLK-TL-GTPE2_CHANNEL.TSTIN18"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19" to="BLK-TL-GTPE2_CHANNEL.TSTIN19"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0" to="BLK-TL-GTPE2_CHANNEL.TSTPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1" to="BLK-TL-GTPE2_CHANNEL.TSTPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2" to="BLK-TL-GTPE2_CHANNEL.TSTPD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3" to="BLK-TL-GTPE2_CHANNEL.TSTPD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4" to="BLK-TL-GTPE2_CHANNEL.TSTPD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB" to="BLK-TL-GTPE2_CHANNEL.TSTPDOVRDB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.TX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH" to="BLK-TL-GTPE2_CHANNEL.TXCOMFINISH"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT" to="BLK-TL-GTPE2_CHANNEL.TXCOMINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS" to="BLK-TL-GTPE2_CHANNEL.TXCOMSAS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE" to="BLK-TL-GTPE2_CHANNEL.TXCOMWAKE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0" to="BLK-TL-GTPE2_CHANNEL.TXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1" to="BLK-TL-GTPE2_CHANNEL.TXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2" to="BLK-TL-GTPE2_CHANNEL.TXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3" to="BLK-TL-GTPE2_CHANNEL.TXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4" to="BLK-TL-GTPE2_CHANNEL.TXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5" to="BLK-TL-GTPE2_CHANNEL.TXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6" to="BLK-TL-GTPE2_CHANNEL.TXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7" to="BLK-TL-GTPE2_CHANNEL.TXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8" to="BLK-TL-GTPE2_CHANNEL.TXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9" to="BLK-TL-GTPE2_CHANNEL.TXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10" to="BLK-TL-GTPE2_CHANNEL.TXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11" to="BLK-TL-GTPE2_CHANNEL.TXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12" to="BLK-TL-GTPE2_CHANNEL.TXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13" to="BLK-TL-GTPE2_CHANNEL.TXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14" to="BLK-TL-GTPE2_CHANNEL.TXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15" to="BLK-TL-GTPE2_CHANNEL.TXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16" to="BLK-TL-GTPE2_CHANNEL.TXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17" to="BLK-TL-GTPE2_CHANNEL.TXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18" to="BLK-TL-GTPE2_CHANNEL.TXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19" to="BLK-TL-GTPE2_CHANNEL.TXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20" to="BLK-TL-GTPE2_CHANNEL.TXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21" to="BLK-TL-GTPE2_CHANNEL.TXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22" to="BLK-TL-GTPE2_CHANNEL.TXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23" to="BLK-TL-GTPE2_CHANNEL.TXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24" to="BLK-TL-GTPE2_CHANNEL.TXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25" to="BLK-TL-GTPE2_CHANNEL.TXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26" to="BLK-TL-GTPE2_CHANNEL.TXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27" to="BLK-TL-GTPE2_CHANNEL.TXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28" to="BLK-TL-GTPE2_CHANNEL.TXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29" to="BLK-TL-GTPE2_CHANNEL.TXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30" to="BLK-TL-GTPE2_CHANNEL.TXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31" to="BLK-TL-GTPE2_CHANNEL.TXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH" to="BLK-TL-GTPE2_CHANNEL.TXDEEMPH"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX" to="BLK-TL-GTPE2_CHANNEL.TXDETECTRX"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD" to="BLK-TL-GTPE2_CHANNEL.TXDIFFPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.TXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD" to="BLK-TL-GTPE2_CHANNEL.TXDLYHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.TXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN" to="BLK-TL-GTPE2_CHANNEL.TXDLYUPDOWN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.TXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY" to="BLK-TL-GTPE2_CHANNEL.TXGEARBOXREADY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0" to="BLK-TL-GTPE2_CHANNEL.TXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1" to="BLK-TL-GTPE2_CHANNEL.TXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2" to="BLK-TL-GTPE2_CHANNEL.TXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT" to="BLK-TL-GTPE2_CHANNEL.TXINHIBIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_1" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.TXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0" to="BLK-TL-GTPE2_CHANNEL.TXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1" to="BLK-TL-GTPE2_CHANNEL.TXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE" to="BLK-TL-GTPE2_CHANNEL.TXPDELECIDLEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYTSTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT" to="BLK-TL-GTPE2_CHANNEL.TXPHINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHINITDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD" to="BLK-TL-GTPE2_CHANNEL.TXPISOPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET" to="BLK-TL-GTPE2_CHANNEL.TXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.TXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR" to="BLK-TL-GTPE2_CHANNEL.TXPRBSFORCEERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0" to="BLK-TL-GTPE2_CHANNEL.TXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1" to="BLK-TL-GTPE2_CHANNEL.TXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2" to="BLK-TL-GTPE2_CHANNEL.TXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.TXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.TXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ" to="BLK-TL-GTPE2_CHANNEL.TXSTARTSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING" to="BLK-TL-GTPE2_CHANNEL.TXSWING"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.TXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.TXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK2"/>
          </site>
          <site pb_type="BLK-TL-GTPE2_CHANNEL" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET" to="BLK-TL-GTPE2_CHANNEL.CFGRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET" to="BLK-TL-GTPE2_CHANNEL.DMONFIFORESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK" to="BLK-TL-GTPE2_CHANNEL.DMONITORCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0" to="BLK-TL-GTPE2_CHANNEL.DRPADDR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1" to="BLK-TL-GTPE2_CHANNEL.DRPADDR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2" to="BLK-TL-GTPE2_CHANNEL.DRPADDR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3" to="BLK-TL-GTPE2_CHANNEL.DRPADDR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4" to="BLK-TL-GTPE2_CHANNEL.DRPADDR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5" to="BLK-TL-GTPE2_CHANNEL.DRPADDR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6" to="BLK-TL-GTPE2_CHANNEL.DRPADDR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7" to="BLK-TL-GTPE2_CHANNEL.DRPADDR7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8" to="BLK-TL-GTPE2_CHANNEL.DRPADDR8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK" to="BLK-TL-GTPE2_CHANNEL.DRPCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0" to="BLK-TL-GTPE2_CHANNEL.DRPDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1" to="BLK-TL-GTPE2_CHANNEL.DRPDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2" to="BLK-TL-GTPE2_CHANNEL.DRPDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3" to="BLK-TL-GTPE2_CHANNEL.DRPDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4" to="BLK-TL-GTPE2_CHANNEL.DRPDI4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5" to="BLK-TL-GTPE2_CHANNEL.DRPDI5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6" to="BLK-TL-GTPE2_CHANNEL.DRPDI6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7" to="BLK-TL-GTPE2_CHANNEL.DRPDI7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8" to="BLK-TL-GTPE2_CHANNEL.DRPDI8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9" to="BLK-TL-GTPE2_CHANNEL.DRPDI9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10" to="BLK-TL-GTPE2_CHANNEL.DRPDI10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11" to="BLK-TL-GTPE2_CHANNEL.DRPDI11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12" to="BLK-TL-GTPE2_CHANNEL.DRPDI12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13" to="BLK-TL-GTPE2_CHANNEL.DRPDI13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14" to="BLK-TL-GTPE2_CHANNEL.DRPDI14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15" to="BLK-TL-GTPE2_CHANNEL.DRPDI15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0" to="BLK-TL-GTPE2_CHANNEL.DRPDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1" to="BLK-TL-GTPE2_CHANNEL.DRPDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2" to="BLK-TL-GTPE2_CHANNEL.DRPDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3" to="BLK-TL-GTPE2_CHANNEL.DRPDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4" to="BLK-TL-GTPE2_CHANNEL.DRPDO4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5" to="BLK-TL-GTPE2_CHANNEL.DRPDO5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6" to="BLK-TL-GTPE2_CHANNEL.DRPDO6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7" to="BLK-TL-GTPE2_CHANNEL.DRPDO7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8" to="BLK-TL-GTPE2_CHANNEL.DRPDO8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9" to="BLK-TL-GTPE2_CHANNEL.DRPDO9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10" to="BLK-TL-GTPE2_CHANNEL.DRPDO10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11" to="BLK-TL-GTPE2_CHANNEL.DRPDO11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12" to="BLK-TL-GTPE2_CHANNEL.DRPDO12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13" to="BLK-TL-GTPE2_CHANNEL.DRPDO13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14" to="BLK-TL-GTPE2_CHANNEL.DRPDO14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15" to="BLK-TL-GTPE2_CHANNEL.DRPDO15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN" to="BLK-TL-GTPE2_CHANNEL.DRPEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY" to="BLK-TL-GTPE2_CHANNEL.DRPRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE" to="BLK-TL-GTPE2_CHANNEL.DRPWE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR" to="BLK-TL-GTPE2_CHANNEL.EYESCANDATAERROR"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE" to="BLK-TL-GTPE2_CHANNEL.EYESCANMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET" to="BLK-TL-GTPE2_CHANNEL.EYESCANRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER" to="BLK-TL-GTPE2_CHANNEL.EYESCANTRIGGER"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN" to="BLK-TL-GTPE2_CHANNEL.GTPRXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP" to="BLK-TL-GTPE2_CHANNEL.GTPRXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN" to="BLK-TL-GTPE2_CHANNEL.GTPTXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP" to="BLK-TL-GTPE2_CHANNEL.GTPTXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL" to="BLK-TL-GTPE2_CHANNEL.GTRESETSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0" to="BLK-TL-GTPE2_CHANNEL.GTRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1" to="BLK-TL-GTPE2_CHANNEL.GTRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2" to="BLK-TL-GTPE2_CHANNEL.GTRSVD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3" to="BLK-TL-GTPE2_CHANNEL.GTRSVD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4" to="BLK-TL-GTPE2_CHANNEL.GTRSVD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5" to="BLK-TL-GTPE2_CHANNEL.GTRSVD5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6" to="BLK-TL-GTPE2_CHANNEL.GTRSVD6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7" to="BLK-TL-GTPE2_CHANNEL.GTRSVD7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8" to="BLK-TL-GTPE2_CHANNEL.GTRSVD8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9" to="BLK-TL-GTPE2_CHANNEL.GTRSVD9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10" to="BLK-TL-GTPE2_CHANNEL.GTRSVD10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11" to="BLK-TL-GTPE2_CHANNEL.GTRSVD11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12" to="BLK-TL-GTPE2_CHANNEL.GTRSVD12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13" to="BLK-TL-GTPE2_CHANNEL.GTRSVD13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14" to="BLK-TL-GTPE2_CHANNEL.GTRSVD14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15" to="BLK-TL-GTPE2_CHANNEL.GTRSVD15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET" to="BLK-TL-GTPE2_CHANNEL.GTRXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET" to="BLK-TL-GTPE2_CHANNEL.GTTXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS" to="BLK-TL-GTPE2_CHANNEL.PHYSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK" to="BLK-TL-GTPE2_CHANNEL.PLL0CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL0REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK" to="BLK-TL-GTPE2_CHANNEL.PLL1CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL1REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB" to="BLK-TL-GTPE2_CHANNEL.PMASCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB" to="BLK-TL-GTPE2_CHANNEL.PMASCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN" to="BLK-TL-GTPE2_CHANNEL.PMASCANRSTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD" to="BLK-TL-GTPE2_CHANNEL.RESETOVRD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.RX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET" to="BLK-TL-GTPE2_CHANNEL.RXBUFRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXBYTEISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXBYTEREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRFREQRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD" to="BLK-TL-GTPE2_CHANNEL.RXCDRHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK" to="BLK-TL-GTPE2_CHANNEL.RXCDRLOCK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXCDROVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESETRSV"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ" to="BLK-TL-GTPE2_CHANNEL.RXCHANBONDSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXCHANISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXCHANREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDMASTER"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDSLAVE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMINITDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADETEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMSASDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMWAKEDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0" to="BLK-TL-GTPE2_CHANNEL.RXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1" to="BLK-TL-GTPE2_CHANNEL.RXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2" to="BLK-TL-GTPE2_CHANNEL.RXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3" to="BLK-TL-GTPE2_CHANNEL.RXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4" to="BLK-TL-GTPE2_CHANNEL.RXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5" to="BLK-TL-GTPE2_CHANNEL.RXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6" to="BLK-TL-GTPE2_CHANNEL.RXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7" to="BLK-TL-GTPE2_CHANNEL.RXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8" to="BLK-TL-GTPE2_CHANNEL.RXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9" to="BLK-TL-GTPE2_CHANNEL.RXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10" to="BLK-TL-GTPE2_CHANNEL.RXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11" to="BLK-TL-GTPE2_CHANNEL.RXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12" to="BLK-TL-GTPE2_CHANNEL.RXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13" to="BLK-TL-GTPE2_CHANNEL.RXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14" to="BLK-TL-GTPE2_CHANNEL.RXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15" to="BLK-TL-GTPE2_CHANNEL.RXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16" to="BLK-TL-GTPE2_CHANNEL.RXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17" to="BLK-TL-GTPE2_CHANNEL.RXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18" to="BLK-TL-GTPE2_CHANNEL.RXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19" to="BLK-TL-GTPE2_CHANNEL.RXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20" to="BLK-TL-GTPE2_CHANNEL.RXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21" to="BLK-TL-GTPE2_CHANNEL.RXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22" to="BLK-TL-GTPE2_CHANNEL.RXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23" to="BLK-TL-GTPE2_CHANNEL.RXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24" to="BLK-TL-GTPE2_CHANNEL.RXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25" to="BLK-TL-GTPE2_CHANNEL.RXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26" to="BLK-TL-GTPE2_CHANNEL.RXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27" to="BLK-TL-GTPE2_CHANNEL.RXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28" to="BLK-TL-GTPE2_CHANNEL.RXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29" to="BLK-TL-GTPE2_CHANNEL.RXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30" to="BLK-TL-GTPE2_CHANNEL.RXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31" to="BLK-TL-GTPE2_CHANNEL.RXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN" to="BLK-TL-GTPE2_CHANNEL.RXDDIEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE" to="BLK-TL-GTPE2_CHANNEL.RXDEBUGPULSE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN" to="BLK-TL-GTPE2_CHANNEL.RXDFEXYDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.RXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.RXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP" to="BLK-TL-GTPE2_CHANNEL.RXGEARBOXSLIP"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0" to="BLK-TL-GTPE2_CHANNEL.RXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1" to="BLK-TL-GTPE2_CHANNEL.RXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2" to="BLK-TL-GTPE2_CHANNEL.RXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID" to="BLK-TL-GTPE2_CHANNEL.RXHEADERVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET" to="BLK-TL-GTPE2_CHANNEL.RXLPMRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXMCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET" to="BLK-TL-GTPE2_CHANNEL.RXOOBRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET" to="BLK-TL-GTPE2_CHANNEL.RXOSCALRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID00"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID01"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID02"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID03"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBESTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTTESTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_1" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.RXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0" to="BLK-TL-GTPE2_CHANNEL.RXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1" to="BLK-TL-GTPE2_CHANNEL.RXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET" to="BLK-TL-GTPE2_CHANNEL.RXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.RXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET" to="BLK-TL-GTPE2_CHANNEL.RXPRBSCNTRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR" to="BLK-TL-GTPE2_CHANNEL.RXPRBSERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0" to="BLK-TL-GTPE2_CHANNEL.RXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1" to="BLK-TL-GTPE2_CHANNEL.RXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2" to="BLK-TL-GTPE2_CHANNEL.RXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.RXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.RXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE" to="BLK-TL-GTPE2_CHANNEL.RXSLIDE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.RXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.RXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID" to="BLK-TL-GTPE2_CHANNEL.RXVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK" to="BLK-TL-GTPE2_CHANNEL.SCANCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB" to="BLK-TL-GTPE2_CHANNEL.SCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0" to="BLK-TL-GTPE2_CHANNEL.SCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1" to="BLK-TL-GTPE2_CHANNEL.SCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2" to="BLK-TL-GTPE2_CHANNEL.SCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3" to="BLK-TL-GTPE2_CHANNEL.SCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4" to="BLK-TL-GTPE2_CHANNEL.SCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5" to="BLK-TL-GTPE2_CHANNEL.SCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB" to="BLK-TL-GTPE2_CHANNEL.SCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0" to="BLK-TL-GTPE2_CHANNEL.SCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1" to="BLK-TL-GTPE2_CHANNEL.SCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2" to="BLK-TL-GTPE2_CHANNEL.SCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3" to="BLK-TL-GTPE2_CHANNEL.SCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4" to="BLK-TL-GTPE2_CHANNEL.SCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5" to="BLK-TL-GTPE2_CHANNEL.SCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS" to="BLK-TL-GTPE2_CHANNEL.SETERRSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK" to="BLK-TL-GTPE2_CHANNEL.SIGVALIDCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0" to="BLK-TL-GTPE2_CHANNEL.TSTCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1" to="BLK-TL-GTPE2_CHANNEL.TSTCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0" to="BLK-TL-GTPE2_CHANNEL.TSTIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1" to="BLK-TL-GTPE2_CHANNEL.TSTIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2" to="BLK-TL-GTPE2_CHANNEL.TSTIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3" to="BLK-TL-GTPE2_CHANNEL.TSTIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4" to="BLK-TL-GTPE2_CHANNEL.TSTIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5" to="BLK-TL-GTPE2_CHANNEL.TSTIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6" to="BLK-TL-GTPE2_CHANNEL.TSTIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7" to="BLK-TL-GTPE2_CHANNEL.TSTIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8" to="BLK-TL-GTPE2_CHANNEL.TSTIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9" to="BLK-TL-GTPE2_CHANNEL.TSTIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10" to="BLK-TL-GTPE2_CHANNEL.TSTIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11" to="BLK-TL-GTPE2_CHANNEL.TSTIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12" to="BLK-TL-GTPE2_CHANNEL.TSTIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13" to="BLK-TL-GTPE2_CHANNEL.TSTIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14" to="BLK-TL-GTPE2_CHANNEL.TSTIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15" to="BLK-TL-GTPE2_CHANNEL.TSTIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16" to="BLK-TL-GTPE2_CHANNEL.TSTIN16"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17" to="BLK-TL-GTPE2_CHANNEL.TSTIN17"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18" to="BLK-TL-GTPE2_CHANNEL.TSTIN18"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19" to="BLK-TL-GTPE2_CHANNEL.TSTIN19"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0" to="BLK-TL-GTPE2_CHANNEL.TSTPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1" to="BLK-TL-GTPE2_CHANNEL.TSTPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2" to="BLK-TL-GTPE2_CHANNEL.TSTPD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3" to="BLK-TL-GTPE2_CHANNEL.TSTPD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4" to="BLK-TL-GTPE2_CHANNEL.TSTPD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB" to="BLK-TL-GTPE2_CHANNEL.TSTPDOVRDB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.TX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH" to="BLK-TL-GTPE2_CHANNEL.TXCOMFINISH"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT" to="BLK-TL-GTPE2_CHANNEL.TXCOMINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS" to="BLK-TL-GTPE2_CHANNEL.TXCOMSAS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE" to="BLK-TL-GTPE2_CHANNEL.TXCOMWAKE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0" to="BLK-TL-GTPE2_CHANNEL.TXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1" to="BLK-TL-GTPE2_CHANNEL.TXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2" to="BLK-TL-GTPE2_CHANNEL.TXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3" to="BLK-TL-GTPE2_CHANNEL.TXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4" to="BLK-TL-GTPE2_CHANNEL.TXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5" to="BLK-TL-GTPE2_CHANNEL.TXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6" to="BLK-TL-GTPE2_CHANNEL.TXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7" to="BLK-TL-GTPE2_CHANNEL.TXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8" to="BLK-TL-GTPE2_CHANNEL.TXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9" to="BLK-TL-GTPE2_CHANNEL.TXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10" to="BLK-TL-GTPE2_CHANNEL.TXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11" to="BLK-TL-GTPE2_CHANNEL.TXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12" to="BLK-TL-GTPE2_CHANNEL.TXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13" to="BLK-TL-GTPE2_CHANNEL.TXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14" to="BLK-TL-GTPE2_CHANNEL.TXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15" to="BLK-TL-GTPE2_CHANNEL.TXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16" to="BLK-TL-GTPE2_CHANNEL.TXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17" to="BLK-TL-GTPE2_CHANNEL.TXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18" to="BLK-TL-GTPE2_CHANNEL.TXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19" to="BLK-TL-GTPE2_CHANNEL.TXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20" to="BLK-TL-GTPE2_CHANNEL.TXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21" to="BLK-TL-GTPE2_CHANNEL.TXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22" to="BLK-TL-GTPE2_CHANNEL.TXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23" to="BLK-TL-GTPE2_CHANNEL.TXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24" to="BLK-TL-GTPE2_CHANNEL.TXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25" to="BLK-TL-GTPE2_CHANNEL.TXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26" to="BLK-TL-GTPE2_CHANNEL.TXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27" to="BLK-TL-GTPE2_CHANNEL.TXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28" to="BLK-TL-GTPE2_CHANNEL.TXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29" to="BLK-TL-GTPE2_CHANNEL.TXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30" to="BLK-TL-GTPE2_CHANNEL.TXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31" to="BLK-TL-GTPE2_CHANNEL.TXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH" to="BLK-TL-GTPE2_CHANNEL.TXDEEMPH"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX" to="BLK-TL-GTPE2_CHANNEL.TXDETECTRX"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD" to="BLK-TL-GTPE2_CHANNEL.TXDIFFPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.TXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD" to="BLK-TL-GTPE2_CHANNEL.TXDLYHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.TXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN" to="BLK-TL-GTPE2_CHANNEL.TXDLYUPDOWN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.TXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY" to="BLK-TL-GTPE2_CHANNEL.TXGEARBOXREADY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0" to="BLK-TL-GTPE2_CHANNEL.TXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1" to="BLK-TL-GTPE2_CHANNEL.TXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2" to="BLK-TL-GTPE2_CHANNEL.TXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT" to="BLK-TL-GTPE2_CHANNEL.TXINHIBIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_1" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.TXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0" to="BLK-TL-GTPE2_CHANNEL.TXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1" to="BLK-TL-GTPE2_CHANNEL.TXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE" to="BLK-TL-GTPE2_CHANNEL.TXPDELECIDLEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYTSTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT" to="BLK-TL-GTPE2_CHANNEL.TXPHINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHINITDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD" to="BLK-TL-GTPE2_CHANNEL.TXPISOPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET" to="BLK-TL-GTPE2_CHANNEL.TXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.TXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR" to="BLK-TL-GTPE2_CHANNEL.TXPRBSFORCEERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0" to="BLK-TL-GTPE2_CHANNEL.TXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1" to="BLK-TL-GTPE2_CHANNEL.TXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2" to="BLK-TL-GTPE2_CHANNEL.TXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.TXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.TXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE5"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE6"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ" to="BLK-TL-GTPE2_CHANNEL.TXSTARTSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING" to="BLK-TL-GTPE2_CHANNEL.TXSWING"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.TXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.TXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_1_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK2"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_1_IPAD_1">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_RXN_PAD" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_CHANNEL_1_IPAD_1.GTPE2_CHANNEL_RXN_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_1_IPAD_1.GTPE2_CHANNEL_RXN_PAD" to="BLK-TL-IPAD.O"/>
          </site>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_1_IPAD_1.GTPE2_CHANNEL_RXN_PAD" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_1_IPAD_2">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_RXP_PAD" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_CHANNEL_1_IPAD_2.GTPE2_CHANNEL_RXP_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_1_IPAD_2.GTPE2_CHANNEL_RXP_PAD" to="BLK-TL-IPAD.O"/>
          </site>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_1_IPAD_2.GTPE2_CHANNEL_RXP_PAD" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_1_OPAD_3">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_TXN_PAD" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-GTP_CHANNEL_1_OPAD_3.GTPE2_CHANNEL_TXN_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_1_OPAD_3.GTPE2_CHANNEL_TXN_PAD" to="BLK-TL-OPAD.I"/>
          </site>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_1_OPAD_3.GTPE2_CHANNEL_TXN_PAD" to="BLK-TL-OPAD.I"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_1_OPAD_4">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_TXP_PAD" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-GTP_CHANNEL_1_OPAD_4.GTPE2_CHANNEL_TXP_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_1_OPAD_4.GTPE2_CHANNEL_TXP_PAD" to="BLK-TL-OPAD.I"/>
          </site>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_1_OPAD_4.GTPE2_CHANNEL_TXP_PAD" to="BLK-TL-OPAD.I"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-GTP_CHANNEL_2">
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_CFGRESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_CLKRSVD0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_CLKRSVD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DMONFIFORESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_DMONITORCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR8" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_DRPCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPWE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANTRIGGER" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRESETSEL" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRXRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTTXRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN9" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL0CLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL0REFCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL1CLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL1REFCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN4" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANMODEB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANRSTEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RESETOVRD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RX8B10BEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXBUFRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRFREQRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDROVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRRESETRSV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDMASTER" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDSLAVE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCOMMADETEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDDIEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDEBUGPULSE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDFEXYDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYBYPASS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYTESTENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXELECIDLEMODE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXELECIDLEMODE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXGEARBOXSLIP" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMHFHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMHFOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMLFHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMLFOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMOSINTNTRLEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXMCOMMAALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOOBRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSCALRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID00" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID01" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID02" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID03" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTNTRLEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTSTROBE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTTESTOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSOVRDEN" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXP" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPCOMMAALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPCSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHALIGN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHDLYPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHDLYRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPMARESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPOLARITY" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSCNTRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSLIDE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCALLIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCMODE" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXSYSCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXSYSCLKSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXUSERRDY" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXUSRCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXUSRCLK2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_SCANCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANMODEB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SETERRSTATUS" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_SIGVALIDCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TSTCLK0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TSTCLK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN16" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN17" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN18" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN19" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPDOVRDB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMINIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMSAS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMWAKE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA16" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA17" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA18" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA19" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA20" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA21" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA22" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA23" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA24" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA25" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA26" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA27" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA28" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA29" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA30" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA31" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDEEMPH" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDETECTRX" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYBYPASS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYTESTENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYUPDOWN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXELECIDLE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXINHIBIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPCSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPDELECIDLEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHALIGN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHDLYPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHDLYRESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXPHDLYTSTCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHINIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSEL" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPISOPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPMARESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOLARITY" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSORINV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSFORCEERR" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSORINV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSTARTSEQ" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSWING" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCALLIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCMODE" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXSYSCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXSYSCLKSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXUSERRDY" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXUSRCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXUSRCLK2" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_DMONITOROUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPRDY" num_pins="1"/>
        <output name="GTPE2_CHANNEL_EYESCANDATAERROR" num_pins="1"/>
        <output name="GTPE2_CHANNEL_GTRXOUTCLK_2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_GTTXOUTCLK_2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PHYSTATUS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMARSVDOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMARSVDOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBYTEISALIGNED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBYTEREALIGN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCDRLOCK" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANBONDSEQ" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANISALIGNED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANREALIGN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCLKCORCNT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCLKCORCNT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMINITDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMMADET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMSASDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMWAKEDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA16" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA17" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA18" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA19" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA20" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA21" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA22" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA23" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA24" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA25" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA26" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA27" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA28" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA29" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA30" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA31" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATAVALID0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATAVALID1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDLYSRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXELECIDLE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADERVALID" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTARTED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTROBEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTROBESTARTED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOUTCLKFABRIC" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOUTCLKPCS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHALIGNDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPMARESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPRBSERR" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXRATEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTARTOFSEQ0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTARTOFSEQ1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSYNCDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSYNCOUT" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXVALID" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXBUFSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXBUFSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXCOMFINISH" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXDLYSRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXGEARBOXREADY" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXOUTCLKFABRIC" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXOUTCLKPCS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXP" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPHALIGNDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPHINITDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPMARESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRATEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXSYNCDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXSYNCOUT" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE</loc>
          <loc side="right">BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK</loc>
          <loc side="top">BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1</loc>
          <loc side="bottom">BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0 BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-GTPE2_CHANNEL" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET" to="BLK-TL-GTPE2_CHANNEL.CFGRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET" to="BLK-TL-GTPE2_CHANNEL.DMONFIFORESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK" to="BLK-TL-GTPE2_CHANNEL.DMONITORCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0" to="BLK-TL-GTPE2_CHANNEL.DRPADDR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1" to="BLK-TL-GTPE2_CHANNEL.DRPADDR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2" to="BLK-TL-GTPE2_CHANNEL.DRPADDR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3" to="BLK-TL-GTPE2_CHANNEL.DRPADDR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4" to="BLK-TL-GTPE2_CHANNEL.DRPADDR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5" to="BLK-TL-GTPE2_CHANNEL.DRPADDR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6" to="BLK-TL-GTPE2_CHANNEL.DRPADDR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7" to="BLK-TL-GTPE2_CHANNEL.DRPADDR7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8" to="BLK-TL-GTPE2_CHANNEL.DRPADDR8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK" to="BLK-TL-GTPE2_CHANNEL.DRPCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0" to="BLK-TL-GTPE2_CHANNEL.DRPDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1" to="BLK-TL-GTPE2_CHANNEL.DRPDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2" to="BLK-TL-GTPE2_CHANNEL.DRPDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3" to="BLK-TL-GTPE2_CHANNEL.DRPDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4" to="BLK-TL-GTPE2_CHANNEL.DRPDI4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5" to="BLK-TL-GTPE2_CHANNEL.DRPDI5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6" to="BLK-TL-GTPE2_CHANNEL.DRPDI6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7" to="BLK-TL-GTPE2_CHANNEL.DRPDI7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8" to="BLK-TL-GTPE2_CHANNEL.DRPDI8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9" to="BLK-TL-GTPE2_CHANNEL.DRPDI9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10" to="BLK-TL-GTPE2_CHANNEL.DRPDI10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11" to="BLK-TL-GTPE2_CHANNEL.DRPDI11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12" to="BLK-TL-GTPE2_CHANNEL.DRPDI12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13" to="BLK-TL-GTPE2_CHANNEL.DRPDI13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14" to="BLK-TL-GTPE2_CHANNEL.DRPDI14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15" to="BLK-TL-GTPE2_CHANNEL.DRPDI15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0" to="BLK-TL-GTPE2_CHANNEL.DRPDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1" to="BLK-TL-GTPE2_CHANNEL.DRPDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2" to="BLK-TL-GTPE2_CHANNEL.DRPDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3" to="BLK-TL-GTPE2_CHANNEL.DRPDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4" to="BLK-TL-GTPE2_CHANNEL.DRPDO4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5" to="BLK-TL-GTPE2_CHANNEL.DRPDO5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6" to="BLK-TL-GTPE2_CHANNEL.DRPDO6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7" to="BLK-TL-GTPE2_CHANNEL.DRPDO7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8" to="BLK-TL-GTPE2_CHANNEL.DRPDO8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9" to="BLK-TL-GTPE2_CHANNEL.DRPDO9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10" to="BLK-TL-GTPE2_CHANNEL.DRPDO10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11" to="BLK-TL-GTPE2_CHANNEL.DRPDO11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12" to="BLK-TL-GTPE2_CHANNEL.DRPDO12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13" to="BLK-TL-GTPE2_CHANNEL.DRPDO13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14" to="BLK-TL-GTPE2_CHANNEL.DRPDO14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15" to="BLK-TL-GTPE2_CHANNEL.DRPDO15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN" to="BLK-TL-GTPE2_CHANNEL.DRPEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY" to="BLK-TL-GTPE2_CHANNEL.DRPRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE" to="BLK-TL-GTPE2_CHANNEL.DRPWE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR" to="BLK-TL-GTPE2_CHANNEL.EYESCANDATAERROR"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE" to="BLK-TL-GTPE2_CHANNEL.EYESCANMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET" to="BLK-TL-GTPE2_CHANNEL.EYESCANRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER" to="BLK-TL-GTPE2_CHANNEL.EYESCANTRIGGER"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN" to="BLK-TL-GTPE2_CHANNEL.GTPRXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP" to="BLK-TL-GTPE2_CHANNEL.GTPRXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN" to="BLK-TL-GTPE2_CHANNEL.GTPTXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP" to="BLK-TL-GTPE2_CHANNEL.GTPTXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL" to="BLK-TL-GTPE2_CHANNEL.GTRESETSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0" to="BLK-TL-GTPE2_CHANNEL.GTRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1" to="BLK-TL-GTPE2_CHANNEL.GTRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2" to="BLK-TL-GTPE2_CHANNEL.GTRSVD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3" to="BLK-TL-GTPE2_CHANNEL.GTRSVD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4" to="BLK-TL-GTPE2_CHANNEL.GTRSVD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5" to="BLK-TL-GTPE2_CHANNEL.GTRSVD5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6" to="BLK-TL-GTPE2_CHANNEL.GTRSVD6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7" to="BLK-TL-GTPE2_CHANNEL.GTRSVD7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8" to="BLK-TL-GTPE2_CHANNEL.GTRSVD8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9" to="BLK-TL-GTPE2_CHANNEL.GTRSVD9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10" to="BLK-TL-GTPE2_CHANNEL.GTRSVD10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11" to="BLK-TL-GTPE2_CHANNEL.GTRSVD11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12" to="BLK-TL-GTPE2_CHANNEL.GTRSVD12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13" to="BLK-TL-GTPE2_CHANNEL.GTRSVD13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14" to="BLK-TL-GTPE2_CHANNEL.GTRSVD14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15" to="BLK-TL-GTPE2_CHANNEL.GTRSVD15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET" to="BLK-TL-GTPE2_CHANNEL.GTRXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET" to="BLK-TL-GTPE2_CHANNEL.GTTXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS" to="BLK-TL-GTPE2_CHANNEL.PHYSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK" to="BLK-TL-GTPE2_CHANNEL.PLL0CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL0REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK" to="BLK-TL-GTPE2_CHANNEL.PLL1CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL1REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB" to="BLK-TL-GTPE2_CHANNEL.PMASCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB" to="BLK-TL-GTPE2_CHANNEL.PMASCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN" to="BLK-TL-GTPE2_CHANNEL.PMASCANRSTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD" to="BLK-TL-GTPE2_CHANNEL.RESETOVRD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.RX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET" to="BLK-TL-GTPE2_CHANNEL.RXBUFRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXBYTEISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXBYTEREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRFREQRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD" to="BLK-TL-GTPE2_CHANNEL.RXCDRHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK" to="BLK-TL-GTPE2_CHANNEL.RXCDRLOCK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXCDROVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESETRSV"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ" to="BLK-TL-GTPE2_CHANNEL.RXCHANBONDSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXCHANISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXCHANREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDMASTER"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDSLAVE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMINITDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADETEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMSASDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMWAKEDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0" to="BLK-TL-GTPE2_CHANNEL.RXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1" to="BLK-TL-GTPE2_CHANNEL.RXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2" to="BLK-TL-GTPE2_CHANNEL.RXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3" to="BLK-TL-GTPE2_CHANNEL.RXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4" to="BLK-TL-GTPE2_CHANNEL.RXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5" to="BLK-TL-GTPE2_CHANNEL.RXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6" to="BLK-TL-GTPE2_CHANNEL.RXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7" to="BLK-TL-GTPE2_CHANNEL.RXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8" to="BLK-TL-GTPE2_CHANNEL.RXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9" to="BLK-TL-GTPE2_CHANNEL.RXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10" to="BLK-TL-GTPE2_CHANNEL.RXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11" to="BLK-TL-GTPE2_CHANNEL.RXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12" to="BLK-TL-GTPE2_CHANNEL.RXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13" to="BLK-TL-GTPE2_CHANNEL.RXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14" to="BLK-TL-GTPE2_CHANNEL.RXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15" to="BLK-TL-GTPE2_CHANNEL.RXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16" to="BLK-TL-GTPE2_CHANNEL.RXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17" to="BLK-TL-GTPE2_CHANNEL.RXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18" to="BLK-TL-GTPE2_CHANNEL.RXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19" to="BLK-TL-GTPE2_CHANNEL.RXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20" to="BLK-TL-GTPE2_CHANNEL.RXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21" to="BLK-TL-GTPE2_CHANNEL.RXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22" to="BLK-TL-GTPE2_CHANNEL.RXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23" to="BLK-TL-GTPE2_CHANNEL.RXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24" to="BLK-TL-GTPE2_CHANNEL.RXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25" to="BLK-TL-GTPE2_CHANNEL.RXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26" to="BLK-TL-GTPE2_CHANNEL.RXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27" to="BLK-TL-GTPE2_CHANNEL.RXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28" to="BLK-TL-GTPE2_CHANNEL.RXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29" to="BLK-TL-GTPE2_CHANNEL.RXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30" to="BLK-TL-GTPE2_CHANNEL.RXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31" to="BLK-TL-GTPE2_CHANNEL.RXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN" to="BLK-TL-GTPE2_CHANNEL.RXDDIEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE" to="BLK-TL-GTPE2_CHANNEL.RXDEBUGPULSE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN" to="BLK-TL-GTPE2_CHANNEL.RXDFEXYDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.RXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.RXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP" to="BLK-TL-GTPE2_CHANNEL.RXGEARBOXSLIP"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0" to="BLK-TL-GTPE2_CHANNEL.RXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1" to="BLK-TL-GTPE2_CHANNEL.RXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2" to="BLK-TL-GTPE2_CHANNEL.RXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID" to="BLK-TL-GTPE2_CHANNEL.RXHEADERVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET" to="BLK-TL-GTPE2_CHANNEL.RXLPMRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXMCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET" to="BLK-TL-GTPE2_CHANNEL.RXOOBRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET" to="BLK-TL-GTPE2_CHANNEL.RXOSCALRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID00"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID01"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID02"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID03"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBESTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTTESTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_2" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.RXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0" to="BLK-TL-GTPE2_CHANNEL.RXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1" to="BLK-TL-GTPE2_CHANNEL.RXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET" to="BLK-TL-GTPE2_CHANNEL.RXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.RXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET" to="BLK-TL-GTPE2_CHANNEL.RXPRBSCNTRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR" to="BLK-TL-GTPE2_CHANNEL.RXPRBSERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0" to="BLK-TL-GTPE2_CHANNEL.RXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1" to="BLK-TL-GTPE2_CHANNEL.RXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2" to="BLK-TL-GTPE2_CHANNEL.RXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.RXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.RXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE" to="BLK-TL-GTPE2_CHANNEL.RXSLIDE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.RXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.RXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID" to="BLK-TL-GTPE2_CHANNEL.RXVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK" to="BLK-TL-GTPE2_CHANNEL.SCANCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB" to="BLK-TL-GTPE2_CHANNEL.SCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0" to="BLK-TL-GTPE2_CHANNEL.SCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1" to="BLK-TL-GTPE2_CHANNEL.SCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2" to="BLK-TL-GTPE2_CHANNEL.SCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3" to="BLK-TL-GTPE2_CHANNEL.SCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4" to="BLK-TL-GTPE2_CHANNEL.SCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5" to="BLK-TL-GTPE2_CHANNEL.SCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB" to="BLK-TL-GTPE2_CHANNEL.SCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0" to="BLK-TL-GTPE2_CHANNEL.SCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1" to="BLK-TL-GTPE2_CHANNEL.SCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2" to="BLK-TL-GTPE2_CHANNEL.SCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3" to="BLK-TL-GTPE2_CHANNEL.SCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4" to="BLK-TL-GTPE2_CHANNEL.SCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5" to="BLK-TL-GTPE2_CHANNEL.SCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS" to="BLK-TL-GTPE2_CHANNEL.SETERRSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK" to="BLK-TL-GTPE2_CHANNEL.SIGVALIDCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0" to="BLK-TL-GTPE2_CHANNEL.TSTCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1" to="BLK-TL-GTPE2_CHANNEL.TSTCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0" to="BLK-TL-GTPE2_CHANNEL.TSTIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1" to="BLK-TL-GTPE2_CHANNEL.TSTIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2" to="BLK-TL-GTPE2_CHANNEL.TSTIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3" to="BLK-TL-GTPE2_CHANNEL.TSTIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4" to="BLK-TL-GTPE2_CHANNEL.TSTIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5" to="BLK-TL-GTPE2_CHANNEL.TSTIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6" to="BLK-TL-GTPE2_CHANNEL.TSTIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7" to="BLK-TL-GTPE2_CHANNEL.TSTIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8" to="BLK-TL-GTPE2_CHANNEL.TSTIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9" to="BLK-TL-GTPE2_CHANNEL.TSTIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10" to="BLK-TL-GTPE2_CHANNEL.TSTIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11" to="BLK-TL-GTPE2_CHANNEL.TSTIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12" to="BLK-TL-GTPE2_CHANNEL.TSTIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13" to="BLK-TL-GTPE2_CHANNEL.TSTIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14" to="BLK-TL-GTPE2_CHANNEL.TSTIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15" to="BLK-TL-GTPE2_CHANNEL.TSTIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16" to="BLK-TL-GTPE2_CHANNEL.TSTIN16"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17" to="BLK-TL-GTPE2_CHANNEL.TSTIN17"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18" to="BLK-TL-GTPE2_CHANNEL.TSTIN18"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19" to="BLK-TL-GTPE2_CHANNEL.TSTIN19"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0" to="BLK-TL-GTPE2_CHANNEL.TSTPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1" to="BLK-TL-GTPE2_CHANNEL.TSTPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2" to="BLK-TL-GTPE2_CHANNEL.TSTPD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3" to="BLK-TL-GTPE2_CHANNEL.TSTPD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4" to="BLK-TL-GTPE2_CHANNEL.TSTPD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB" to="BLK-TL-GTPE2_CHANNEL.TSTPDOVRDB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.TX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH" to="BLK-TL-GTPE2_CHANNEL.TXCOMFINISH"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT" to="BLK-TL-GTPE2_CHANNEL.TXCOMINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS" to="BLK-TL-GTPE2_CHANNEL.TXCOMSAS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE" to="BLK-TL-GTPE2_CHANNEL.TXCOMWAKE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0" to="BLK-TL-GTPE2_CHANNEL.TXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1" to="BLK-TL-GTPE2_CHANNEL.TXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2" to="BLK-TL-GTPE2_CHANNEL.TXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3" to="BLK-TL-GTPE2_CHANNEL.TXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4" to="BLK-TL-GTPE2_CHANNEL.TXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5" to="BLK-TL-GTPE2_CHANNEL.TXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6" to="BLK-TL-GTPE2_CHANNEL.TXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7" to="BLK-TL-GTPE2_CHANNEL.TXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8" to="BLK-TL-GTPE2_CHANNEL.TXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9" to="BLK-TL-GTPE2_CHANNEL.TXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10" to="BLK-TL-GTPE2_CHANNEL.TXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11" to="BLK-TL-GTPE2_CHANNEL.TXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12" to="BLK-TL-GTPE2_CHANNEL.TXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13" to="BLK-TL-GTPE2_CHANNEL.TXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14" to="BLK-TL-GTPE2_CHANNEL.TXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15" to="BLK-TL-GTPE2_CHANNEL.TXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16" to="BLK-TL-GTPE2_CHANNEL.TXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17" to="BLK-TL-GTPE2_CHANNEL.TXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18" to="BLK-TL-GTPE2_CHANNEL.TXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19" to="BLK-TL-GTPE2_CHANNEL.TXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20" to="BLK-TL-GTPE2_CHANNEL.TXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21" to="BLK-TL-GTPE2_CHANNEL.TXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22" to="BLK-TL-GTPE2_CHANNEL.TXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23" to="BLK-TL-GTPE2_CHANNEL.TXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24" to="BLK-TL-GTPE2_CHANNEL.TXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25" to="BLK-TL-GTPE2_CHANNEL.TXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26" to="BLK-TL-GTPE2_CHANNEL.TXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27" to="BLK-TL-GTPE2_CHANNEL.TXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28" to="BLK-TL-GTPE2_CHANNEL.TXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29" to="BLK-TL-GTPE2_CHANNEL.TXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30" to="BLK-TL-GTPE2_CHANNEL.TXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31" to="BLK-TL-GTPE2_CHANNEL.TXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH" to="BLK-TL-GTPE2_CHANNEL.TXDEEMPH"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX" to="BLK-TL-GTPE2_CHANNEL.TXDETECTRX"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD" to="BLK-TL-GTPE2_CHANNEL.TXDIFFPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.TXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD" to="BLK-TL-GTPE2_CHANNEL.TXDLYHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.TXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN" to="BLK-TL-GTPE2_CHANNEL.TXDLYUPDOWN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.TXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY" to="BLK-TL-GTPE2_CHANNEL.TXGEARBOXREADY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0" to="BLK-TL-GTPE2_CHANNEL.TXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1" to="BLK-TL-GTPE2_CHANNEL.TXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2" to="BLK-TL-GTPE2_CHANNEL.TXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT" to="BLK-TL-GTPE2_CHANNEL.TXINHIBIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_2" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.TXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0" to="BLK-TL-GTPE2_CHANNEL.TXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1" to="BLK-TL-GTPE2_CHANNEL.TXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE" to="BLK-TL-GTPE2_CHANNEL.TXPDELECIDLEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYTSTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT" to="BLK-TL-GTPE2_CHANNEL.TXPHINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHINITDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD" to="BLK-TL-GTPE2_CHANNEL.TXPISOPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET" to="BLK-TL-GTPE2_CHANNEL.TXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.TXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR" to="BLK-TL-GTPE2_CHANNEL.TXPRBSFORCEERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0" to="BLK-TL-GTPE2_CHANNEL.TXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1" to="BLK-TL-GTPE2_CHANNEL.TXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2" to="BLK-TL-GTPE2_CHANNEL.TXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.TXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.TXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ" to="BLK-TL-GTPE2_CHANNEL.TXSTARTSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING" to="BLK-TL-GTPE2_CHANNEL.TXSWING"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.TXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.TXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK2"/>
          </site>
          <site pb_type="BLK-TL-GTPE2_CHANNEL" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET" to="BLK-TL-GTPE2_CHANNEL.CFGRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET" to="BLK-TL-GTPE2_CHANNEL.DMONFIFORESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK" to="BLK-TL-GTPE2_CHANNEL.DMONITORCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0" to="BLK-TL-GTPE2_CHANNEL.DRPADDR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1" to="BLK-TL-GTPE2_CHANNEL.DRPADDR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2" to="BLK-TL-GTPE2_CHANNEL.DRPADDR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3" to="BLK-TL-GTPE2_CHANNEL.DRPADDR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4" to="BLK-TL-GTPE2_CHANNEL.DRPADDR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5" to="BLK-TL-GTPE2_CHANNEL.DRPADDR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6" to="BLK-TL-GTPE2_CHANNEL.DRPADDR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7" to="BLK-TL-GTPE2_CHANNEL.DRPADDR7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8" to="BLK-TL-GTPE2_CHANNEL.DRPADDR8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK" to="BLK-TL-GTPE2_CHANNEL.DRPCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0" to="BLK-TL-GTPE2_CHANNEL.DRPDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1" to="BLK-TL-GTPE2_CHANNEL.DRPDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2" to="BLK-TL-GTPE2_CHANNEL.DRPDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3" to="BLK-TL-GTPE2_CHANNEL.DRPDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4" to="BLK-TL-GTPE2_CHANNEL.DRPDI4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5" to="BLK-TL-GTPE2_CHANNEL.DRPDI5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6" to="BLK-TL-GTPE2_CHANNEL.DRPDI6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7" to="BLK-TL-GTPE2_CHANNEL.DRPDI7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8" to="BLK-TL-GTPE2_CHANNEL.DRPDI8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9" to="BLK-TL-GTPE2_CHANNEL.DRPDI9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10" to="BLK-TL-GTPE2_CHANNEL.DRPDI10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11" to="BLK-TL-GTPE2_CHANNEL.DRPDI11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12" to="BLK-TL-GTPE2_CHANNEL.DRPDI12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13" to="BLK-TL-GTPE2_CHANNEL.DRPDI13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14" to="BLK-TL-GTPE2_CHANNEL.DRPDI14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15" to="BLK-TL-GTPE2_CHANNEL.DRPDI15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0" to="BLK-TL-GTPE2_CHANNEL.DRPDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1" to="BLK-TL-GTPE2_CHANNEL.DRPDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2" to="BLK-TL-GTPE2_CHANNEL.DRPDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3" to="BLK-TL-GTPE2_CHANNEL.DRPDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4" to="BLK-TL-GTPE2_CHANNEL.DRPDO4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5" to="BLK-TL-GTPE2_CHANNEL.DRPDO5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6" to="BLK-TL-GTPE2_CHANNEL.DRPDO6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7" to="BLK-TL-GTPE2_CHANNEL.DRPDO7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8" to="BLK-TL-GTPE2_CHANNEL.DRPDO8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9" to="BLK-TL-GTPE2_CHANNEL.DRPDO9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10" to="BLK-TL-GTPE2_CHANNEL.DRPDO10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11" to="BLK-TL-GTPE2_CHANNEL.DRPDO11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12" to="BLK-TL-GTPE2_CHANNEL.DRPDO12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13" to="BLK-TL-GTPE2_CHANNEL.DRPDO13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14" to="BLK-TL-GTPE2_CHANNEL.DRPDO14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15" to="BLK-TL-GTPE2_CHANNEL.DRPDO15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN" to="BLK-TL-GTPE2_CHANNEL.DRPEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY" to="BLK-TL-GTPE2_CHANNEL.DRPRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE" to="BLK-TL-GTPE2_CHANNEL.DRPWE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR" to="BLK-TL-GTPE2_CHANNEL.EYESCANDATAERROR"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE" to="BLK-TL-GTPE2_CHANNEL.EYESCANMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET" to="BLK-TL-GTPE2_CHANNEL.EYESCANRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER" to="BLK-TL-GTPE2_CHANNEL.EYESCANTRIGGER"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN" to="BLK-TL-GTPE2_CHANNEL.GTPRXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP" to="BLK-TL-GTPE2_CHANNEL.GTPRXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN" to="BLK-TL-GTPE2_CHANNEL.GTPTXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP" to="BLK-TL-GTPE2_CHANNEL.GTPTXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL" to="BLK-TL-GTPE2_CHANNEL.GTRESETSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0" to="BLK-TL-GTPE2_CHANNEL.GTRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1" to="BLK-TL-GTPE2_CHANNEL.GTRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2" to="BLK-TL-GTPE2_CHANNEL.GTRSVD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3" to="BLK-TL-GTPE2_CHANNEL.GTRSVD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4" to="BLK-TL-GTPE2_CHANNEL.GTRSVD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5" to="BLK-TL-GTPE2_CHANNEL.GTRSVD5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6" to="BLK-TL-GTPE2_CHANNEL.GTRSVD6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7" to="BLK-TL-GTPE2_CHANNEL.GTRSVD7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8" to="BLK-TL-GTPE2_CHANNEL.GTRSVD8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9" to="BLK-TL-GTPE2_CHANNEL.GTRSVD9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10" to="BLK-TL-GTPE2_CHANNEL.GTRSVD10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11" to="BLK-TL-GTPE2_CHANNEL.GTRSVD11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12" to="BLK-TL-GTPE2_CHANNEL.GTRSVD12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13" to="BLK-TL-GTPE2_CHANNEL.GTRSVD13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14" to="BLK-TL-GTPE2_CHANNEL.GTRSVD14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15" to="BLK-TL-GTPE2_CHANNEL.GTRSVD15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET" to="BLK-TL-GTPE2_CHANNEL.GTRXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET" to="BLK-TL-GTPE2_CHANNEL.GTTXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS" to="BLK-TL-GTPE2_CHANNEL.PHYSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK" to="BLK-TL-GTPE2_CHANNEL.PLL0CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL0REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK" to="BLK-TL-GTPE2_CHANNEL.PLL1CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL1REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB" to="BLK-TL-GTPE2_CHANNEL.PMASCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB" to="BLK-TL-GTPE2_CHANNEL.PMASCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN" to="BLK-TL-GTPE2_CHANNEL.PMASCANRSTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD" to="BLK-TL-GTPE2_CHANNEL.RESETOVRD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.RX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET" to="BLK-TL-GTPE2_CHANNEL.RXBUFRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXBYTEISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXBYTEREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRFREQRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD" to="BLK-TL-GTPE2_CHANNEL.RXCDRHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK" to="BLK-TL-GTPE2_CHANNEL.RXCDRLOCK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXCDROVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESETRSV"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ" to="BLK-TL-GTPE2_CHANNEL.RXCHANBONDSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXCHANISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXCHANREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDMASTER"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDSLAVE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMINITDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADETEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMSASDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMWAKEDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0" to="BLK-TL-GTPE2_CHANNEL.RXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1" to="BLK-TL-GTPE2_CHANNEL.RXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2" to="BLK-TL-GTPE2_CHANNEL.RXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3" to="BLK-TL-GTPE2_CHANNEL.RXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4" to="BLK-TL-GTPE2_CHANNEL.RXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5" to="BLK-TL-GTPE2_CHANNEL.RXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6" to="BLK-TL-GTPE2_CHANNEL.RXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7" to="BLK-TL-GTPE2_CHANNEL.RXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8" to="BLK-TL-GTPE2_CHANNEL.RXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9" to="BLK-TL-GTPE2_CHANNEL.RXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10" to="BLK-TL-GTPE2_CHANNEL.RXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11" to="BLK-TL-GTPE2_CHANNEL.RXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12" to="BLK-TL-GTPE2_CHANNEL.RXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13" to="BLK-TL-GTPE2_CHANNEL.RXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14" to="BLK-TL-GTPE2_CHANNEL.RXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15" to="BLK-TL-GTPE2_CHANNEL.RXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16" to="BLK-TL-GTPE2_CHANNEL.RXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17" to="BLK-TL-GTPE2_CHANNEL.RXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18" to="BLK-TL-GTPE2_CHANNEL.RXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19" to="BLK-TL-GTPE2_CHANNEL.RXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20" to="BLK-TL-GTPE2_CHANNEL.RXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21" to="BLK-TL-GTPE2_CHANNEL.RXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22" to="BLK-TL-GTPE2_CHANNEL.RXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23" to="BLK-TL-GTPE2_CHANNEL.RXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24" to="BLK-TL-GTPE2_CHANNEL.RXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25" to="BLK-TL-GTPE2_CHANNEL.RXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26" to="BLK-TL-GTPE2_CHANNEL.RXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27" to="BLK-TL-GTPE2_CHANNEL.RXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28" to="BLK-TL-GTPE2_CHANNEL.RXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29" to="BLK-TL-GTPE2_CHANNEL.RXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30" to="BLK-TL-GTPE2_CHANNEL.RXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31" to="BLK-TL-GTPE2_CHANNEL.RXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN" to="BLK-TL-GTPE2_CHANNEL.RXDDIEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE" to="BLK-TL-GTPE2_CHANNEL.RXDEBUGPULSE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN" to="BLK-TL-GTPE2_CHANNEL.RXDFEXYDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.RXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.RXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP" to="BLK-TL-GTPE2_CHANNEL.RXGEARBOXSLIP"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0" to="BLK-TL-GTPE2_CHANNEL.RXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1" to="BLK-TL-GTPE2_CHANNEL.RXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2" to="BLK-TL-GTPE2_CHANNEL.RXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID" to="BLK-TL-GTPE2_CHANNEL.RXHEADERVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET" to="BLK-TL-GTPE2_CHANNEL.RXLPMRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXMCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET" to="BLK-TL-GTPE2_CHANNEL.RXOOBRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET" to="BLK-TL-GTPE2_CHANNEL.RXOSCALRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID00"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID01"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID02"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID03"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBESTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTTESTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_2" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.RXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0" to="BLK-TL-GTPE2_CHANNEL.RXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1" to="BLK-TL-GTPE2_CHANNEL.RXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET" to="BLK-TL-GTPE2_CHANNEL.RXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.RXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET" to="BLK-TL-GTPE2_CHANNEL.RXPRBSCNTRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR" to="BLK-TL-GTPE2_CHANNEL.RXPRBSERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0" to="BLK-TL-GTPE2_CHANNEL.RXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1" to="BLK-TL-GTPE2_CHANNEL.RXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2" to="BLK-TL-GTPE2_CHANNEL.RXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.RXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.RXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE" to="BLK-TL-GTPE2_CHANNEL.RXSLIDE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.RXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.RXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID" to="BLK-TL-GTPE2_CHANNEL.RXVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK" to="BLK-TL-GTPE2_CHANNEL.SCANCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB" to="BLK-TL-GTPE2_CHANNEL.SCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0" to="BLK-TL-GTPE2_CHANNEL.SCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1" to="BLK-TL-GTPE2_CHANNEL.SCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2" to="BLK-TL-GTPE2_CHANNEL.SCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3" to="BLK-TL-GTPE2_CHANNEL.SCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4" to="BLK-TL-GTPE2_CHANNEL.SCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5" to="BLK-TL-GTPE2_CHANNEL.SCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB" to="BLK-TL-GTPE2_CHANNEL.SCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0" to="BLK-TL-GTPE2_CHANNEL.SCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1" to="BLK-TL-GTPE2_CHANNEL.SCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2" to="BLK-TL-GTPE2_CHANNEL.SCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3" to="BLK-TL-GTPE2_CHANNEL.SCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4" to="BLK-TL-GTPE2_CHANNEL.SCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5" to="BLK-TL-GTPE2_CHANNEL.SCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS" to="BLK-TL-GTPE2_CHANNEL.SETERRSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK" to="BLK-TL-GTPE2_CHANNEL.SIGVALIDCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0" to="BLK-TL-GTPE2_CHANNEL.TSTCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1" to="BLK-TL-GTPE2_CHANNEL.TSTCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0" to="BLK-TL-GTPE2_CHANNEL.TSTIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1" to="BLK-TL-GTPE2_CHANNEL.TSTIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2" to="BLK-TL-GTPE2_CHANNEL.TSTIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3" to="BLK-TL-GTPE2_CHANNEL.TSTIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4" to="BLK-TL-GTPE2_CHANNEL.TSTIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5" to="BLK-TL-GTPE2_CHANNEL.TSTIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6" to="BLK-TL-GTPE2_CHANNEL.TSTIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7" to="BLK-TL-GTPE2_CHANNEL.TSTIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8" to="BLK-TL-GTPE2_CHANNEL.TSTIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9" to="BLK-TL-GTPE2_CHANNEL.TSTIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10" to="BLK-TL-GTPE2_CHANNEL.TSTIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11" to="BLK-TL-GTPE2_CHANNEL.TSTIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12" to="BLK-TL-GTPE2_CHANNEL.TSTIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13" to="BLK-TL-GTPE2_CHANNEL.TSTIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14" to="BLK-TL-GTPE2_CHANNEL.TSTIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15" to="BLK-TL-GTPE2_CHANNEL.TSTIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16" to="BLK-TL-GTPE2_CHANNEL.TSTIN16"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17" to="BLK-TL-GTPE2_CHANNEL.TSTIN17"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18" to="BLK-TL-GTPE2_CHANNEL.TSTIN18"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19" to="BLK-TL-GTPE2_CHANNEL.TSTIN19"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0" to="BLK-TL-GTPE2_CHANNEL.TSTPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1" to="BLK-TL-GTPE2_CHANNEL.TSTPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2" to="BLK-TL-GTPE2_CHANNEL.TSTPD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3" to="BLK-TL-GTPE2_CHANNEL.TSTPD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4" to="BLK-TL-GTPE2_CHANNEL.TSTPD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB" to="BLK-TL-GTPE2_CHANNEL.TSTPDOVRDB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.TX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH" to="BLK-TL-GTPE2_CHANNEL.TXCOMFINISH"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT" to="BLK-TL-GTPE2_CHANNEL.TXCOMINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS" to="BLK-TL-GTPE2_CHANNEL.TXCOMSAS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE" to="BLK-TL-GTPE2_CHANNEL.TXCOMWAKE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0" to="BLK-TL-GTPE2_CHANNEL.TXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1" to="BLK-TL-GTPE2_CHANNEL.TXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2" to="BLK-TL-GTPE2_CHANNEL.TXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3" to="BLK-TL-GTPE2_CHANNEL.TXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4" to="BLK-TL-GTPE2_CHANNEL.TXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5" to="BLK-TL-GTPE2_CHANNEL.TXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6" to="BLK-TL-GTPE2_CHANNEL.TXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7" to="BLK-TL-GTPE2_CHANNEL.TXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8" to="BLK-TL-GTPE2_CHANNEL.TXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9" to="BLK-TL-GTPE2_CHANNEL.TXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10" to="BLK-TL-GTPE2_CHANNEL.TXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11" to="BLK-TL-GTPE2_CHANNEL.TXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12" to="BLK-TL-GTPE2_CHANNEL.TXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13" to="BLK-TL-GTPE2_CHANNEL.TXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14" to="BLK-TL-GTPE2_CHANNEL.TXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15" to="BLK-TL-GTPE2_CHANNEL.TXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16" to="BLK-TL-GTPE2_CHANNEL.TXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17" to="BLK-TL-GTPE2_CHANNEL.TXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18" to="BLK-TL-GTPE2_CHANNEL.TXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19" to="BLK-TL-GTPE2_CHANNEL.TXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20" to="BLK-TL-GTPE2_CHANNEL.TXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21" to="BLK-TL-GTPE2_CHANNEL.TXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22" to="BLK-TL-GTPE2_CHANNEL.TXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23" to="BLK-TL-GTPE2_CHANNEL.TXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24" to="BLK-TL-GTPE2_CHANNEL.TXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25" to="BLK-TL-GTPE2_CHANNEL.TXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26" to="BLK-TL-GTPE2_CHANNEL.TXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27" to="BLK-TL-GTPE2_CHANNEL.TXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28" to="BLK-TL-GTPE2_CHANNEL.TXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29" to="BLK-TL-GTPE2_CHANNEL.TXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30" to="BLK-TL-GTPE2_CHANNEL.TXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31" to="BLK-TL-GTPE2_CHANNEL.TXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH" to="BLK-TL-GTPE2_CHANNEL.TXDEEMPH"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX" to="BLK-TL-GTPE2_CHANNEL.TXDETECTRX"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD" to="BLK-TL-GTPE2_CHANNEL.TXDIFFPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.TXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD" to="BLK-TL-GTPE2_CHANNEL.TXDLYHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.TXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN" to="BLK-TL-GTPE2_CHANNEL.TXDLYUPDOWN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.TXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY" to="BLK-TL-GTPE2_CHANNEL.TXGEARBOXREADY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0" to="BLK-TL-GTPE2_CHANNEL.TXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1" to="BLK-TL-GTPE2_CHANNEL.TXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2" to="BLK-TL-GTPE2_CHANNEL.TXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT" to="BLK-TL-GTPE2_CHANNEL.TXINHIBIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_2" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.TXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0" to="BLK-TL-GTPE2_CHANNEL.TXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1" to="BLK-TL-GTPE2_CHANNEL.TXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE" to="BLK-TL-GTPE2_CHANNEL.TXPDELECIDLEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYTSTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT" to="BLK-TL-GTPE2_CHANNEL.TXPHINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHINITDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD" to="BLK-TL-GTPE2_CHANNEL.TXPISOPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET" to="BLK-TL-GTPE2_CHANNEL.TXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.TXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR" to="BLK-TL-GTPE2_CHANNEL.TXPRBSFORCEERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0" to="BLK-TL-GTPE2_CHANNEL.TXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1" to="BLK-TL-GTPE2_CHANNEL.TXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2" to="BLK-TL-GTPE2_CHANNEL.TXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.TXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.TXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE5"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE6"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ" to="BLK-TL-GTPE2_CHANNEL.TXSTARTSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING" to="BLK-TL-GTPE2_CHANNEL.TXSWING"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.TXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.TXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_2_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK2"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_2_IPAD_1">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_RXN_PAD" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_CHANNEL_2_IPAD_1.GTPE2_CHANNEL_RXN_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_2_IPAD_1.GTPE2_CHANNEL_RXN_PAD" to="BLK-TL-IPAD.O"/>
          </site>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_2_IPAD_1.GTPE2_CHANNEL_RXN_PAD" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_2_IPAD_2">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_RXP_PAD" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_CHANNEL_2_IPAD_2.GTPE2_CHANNEL_RXP_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_2_IPAD_2.GTPE2_CHANNEL_RXP_PAD" to="BLK-TL-IPAD.O"/>
          </site>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_2_IPAD_2.GTPE2_CHANNEL_RXP_PAD" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_2_OPAD_3">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_TXN_PAD" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-GTP_CHANNEL_2_OPAD_3.GTPE2_CHANNEL_TXN_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_2_OPAD_3.GTPE2_CHANNEL_TXN_PAD" to="BLK-TL-OPAD.I"/>
          </site>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_2_OPAD_3.GTPE2_CHANNEL_TXN_PAD" to="BLK-TL-OPAD.I"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_2_OPAD_4">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_TXP_PAD" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-GTP_CHANNEL_2_OPAD_4.GTPE2_CHANNEL_TXP_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_2_OPAD_4.GTPE2_CHANNEL_TXP_PAD" to="BLK-TL-OPAD.I"/>
          </site>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_2_OPAD_4.GTPE2_CHANNEL_TXP_PAD" to="BLK-TL-OPAD.I"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-GTP_CHANNEL_3">
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_CFGRESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_CLKRSVD0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_CLKRSVD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DMONFIFORESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_DMONITORCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPADDR8" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_DRPCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPDI9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_DRPWE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_EYESCANTRIGGER" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRESETSEL" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRSVD9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTRXRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_GTTXRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_LOOPBACK2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PCSRSVDIN9" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL0CLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL0REFCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL1CLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PLL1REFCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMARSVDIN4" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_PMASCANCLK3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANMODEB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_PMASCANRSTEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RESETOVRD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RX8B10BEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXADAPTSELTEST9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXBUFRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRFREQRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDROVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCDRRESETRSV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDI3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDLEVEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDMASTER" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCHBONDSLAVE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXCOMMADETEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDDIEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDEBUGPULSE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDFEXYDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYBYPASS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXDLYTESTENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXELECIDLEMODE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXELECIDLEMODE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXGEARBOXSLIP" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMHFHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMHFOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMLFHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMLFOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMOSINTNTRLEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXLPMRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXMCOMMAALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOOBRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSCALRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTCFG3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID00" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID01" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID02" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTID03" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTNTRLEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTSTROBE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSINTTESTOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXOSOVRDEN" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXOUTCLKSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXP" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPCOMMAALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPCSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHALIGN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHDLYPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHDLYRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPHOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPMARESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPOLARITY" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSCNTRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXPRBSSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXRATEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSLIDE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCALLIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXSYNCMODE" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXSYSCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXSYSCLKSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_RXUSERRDY" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXUSRCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_RXUSRCLK2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_SCANCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SCANMODEB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_SETERRSTATUS" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_SIGVALIDCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TSTCLK0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TSTCLK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN16" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN17" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN18" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN19" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTIN9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPD4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TSTPDOVRDB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BBYPASS3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TX8B10BEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXBUFDIFFCTRL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPMODE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARDISPVAL3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCHARISK3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMINIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMSAS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXCOMWAKE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA10" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA11" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA12" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA13" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA14" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA15" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA16" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA17" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA18" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA19" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA20" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA21" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA22" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA23" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA24" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA25" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA26" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA27" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA28" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA29" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA30" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA31" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA7" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA8" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDATA9" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDEEMPH" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDETECTRX" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFCTRL3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDIFFPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYBYPASS" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYHOLD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYTESTENB" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXDLYUPDOWN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXELECIDLE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXHEADER2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXINHIBIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMAINCURSOR6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXMARGIN2" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL1" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXOUTCLKSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPCSRESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPD0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPD1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPDELECIDLEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHALIGN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHALIGNEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHDLYPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHDLYRESET" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXPHDLYTSTCLK" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHINIT" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPHOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMOVRDEN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSEL" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPISOPD" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPMARESET" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOLARITY" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPOSTCURSORINV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSFORCEERR" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRBSSEL2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSOR4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXPRECURSORINV" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXRATEMODE" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE0" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE2" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE3" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE4" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE5" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSEQUENCE6" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSTARTSEQ" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSWING" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCALLIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCIN" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXSYNCMODE" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXSYSCLKSEL0" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXSYSCLKSEL1" num_pins="1"/>
        <input name="GTPE2_CHANNEL_TXUSERRDY" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXUSRCLK" num_pins="1"/>
        <clock name="GTPE2_CHANNEL_TXUSRCLK2" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_DMONITOROUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DMONITOROUT9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPDO9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_DRPRDY" num_pins="1"/>
        <output name="GTPE2_CHANNEL_EYESCANDATAERROR" num_pins="1"/>
        <output name="GTPE2_CHANNEL_GTRXOUTCLK_3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_GTTXOUTCLK_3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PCSRSVDOUT9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PHYSTATUS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMARSVDOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMARSVDOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_PMASCANOUT6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBUFSTATUS2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBYTEISALIGNED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXBYTEREALIGN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCDRLOCK" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANBONDSEQ" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANISALIGNED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHANREALIGN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISCOMMA3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHARISK3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCHBONDO3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCLKCORCNT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCLKCORCNT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMINITDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMMADET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMSASDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXCOMWAKEDET" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA10" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA11" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA12" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA13" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA14" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA15" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA16" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA17" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA18" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA19" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA20" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA21" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA22" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA23" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA24" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA25" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA26" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA27" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA28" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA29" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA30" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA31" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA6" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA7" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA8" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATA9" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATAVALID0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDATAVALID1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDISPERR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXDLYSRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXELECIDLE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADER2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXHEADERVALID" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXNOTINTABLE3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTARTED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTROBEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOSINTSTROBESTARTED" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOUTCLKFABRIC" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXOUTCLKPCS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHALIGNDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHMONITOR4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPHSLIPMONITOR4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPMARESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXPRBSERR" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXRATEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTARTOFSEQ0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTARTOFSEQ1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSTATUS2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSYNCDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXSYNCOUT" num_pins="1"/>
        <output name="GTPE2_CHANNEL_RXVALID" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT4" num_pins="1"/>
        <output name="GTPE2_CHANNEL_SCANOUT5" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXBUFSTATUS0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXBUFSTATUS1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXCOMFINISH" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXDLYSRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXGEARBOXREADY" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXN" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXOUTCLKFABRIC" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXOUTCLKPCS" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXP" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPHALIGNDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPHINITDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXPMARESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRATEDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRESETDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP0" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP1" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP2" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXRUNDISP3" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXSYNCDONE" num_pins="1"/>
        <output name="GTPE2_CHANNEL_TXSYNCOUT" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3</loc>
          <loc side="left">BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1</loc>
          <loc side="right">BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB</loc>
          <loc side="bottom">BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2 BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-GTPE2_CHANNEL" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET" to="BLK-TL-GTPE2_CHANNEL.CFGRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET" to="BLK-TL-GTPE2_CHANNEL.DMONFIFORESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK" to="BLK-TL-GTPE2_CHANNEL.DMONITORCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0" to="BLK-TL-GTPE2_CHANNEL.DRPADDR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1" to="BLK-TL-GTPE2_CHANNEL.DRPADDR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2" to="BLK-TL-GTPE2_CHANNEL.DRPADDR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3" to="BLK-TL-GTPE2_CHANNEL.DRPADDR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4" to="BLK-TL-GTPE2_CHANNEL.DRPADDR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5" to="BLK-TL-GTPE2_CHANNEL.DRPADDR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6" to="BLK-TL-GTPE2_CHANNEL.DRPADDR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7" to="BLK-TL-GTPE2_CHANNEL.DRPADDR7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8" to="BLK-TL-GTPE2_CHANNEL.DRPADDR8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK" to="BLK-TL-GTPE2_CHANNEL.DRPCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0" to="BLK-TL-GTPE2_CHANNEL.DRPDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1" to="BLK-TL-GTPE2_CHANNEL.DRPDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2" to="BLK-TL-GTPE2_CHANNEL.DRPDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3" to="BLK-TL-GTPE2_CHANNEL.DRPDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4" to="BLK-TL-GTPE2_CHANNEL.DRPDI4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5" to="BLK-TL-GTPE2_CHANNEL.DRPDI5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6" to="BLK-TL-GTPE2_CHANNEL.DRPDI6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7" to="BLK-TL-GTPE2_CHANNEL.DRPDI7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8" to="BLK-TL-GTPE2_CHANNEL.DRPDI8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9" to="BLK-TL-GTPE2_CHANNEL.DRPDI9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10" to="BLK-TL-GTPE2_CHANNEL.DRPDI10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11" to="BLK-TL-GTPE2_CHANNEL.DRPDI11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12" to="BLK-TL-GTPE2_CHANNEL.DRPDI12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13" to="BLK-TL-GTPE2_CHANNEL.DRPDI13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14" to="BLK-TL-GTPE2_CHANNEL.DRPDI14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15" to="BLK-TL-GTPE2_CHANNEL.DRPDI15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0" to="BLK-TL-GTPE2_CHANNEL.DRPDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1" to="BLK-TL-GTPE2_CHANNEL.DRPDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2" to="BLK-TL-GTPE2_CHANNEL.DRPDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3" to="BLK-TL-GTPE2_CHANNEL.DRPDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4" to="BLK-TL-GTPE2_CHANNEL.DRPDO4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5" to="BLK-TL-GTPE2_CHANNEL.DRPDO5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6" to="BLK-TL-GTPE2_CHANNEL.DRPDO6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7" to="BLK-TL-GTPE2_CHANNEL.DRPDO7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8" to="BLK-TL-GTPE2_CHANNEL.DRPDO8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9" to="BLK-TL-GTPE2_CHANNEL.DRPDO9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10" to="BLK-TL-GTPE2_CHANNEL.DRPDO10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11" to="BLK-TL-GTPE2_CHANNEL.DRPDO11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12" to="BLK-TL-GTPE2_CHANNEL.DRPDO12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13" to="BLK-TL-GTPE2_CHANNEL.DRPDO13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14" to="BLK-TL-GTPE2_CHANNEL.DRPDO14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15" to="BLK-TL-GTPE2_CHANNEL.DRPDO15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN" to="BLK-TL-GTPE2_CHANNEL.DRPEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY" to="BLK-TL-GTPE2_CHANNEL.DRPRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE" to="BLK-TL-GTPE2_CHANNEL.DRPWE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR" to="BLK-TL-GTPE2_CHANNEL.EYESCANDATAERROR"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE" to="BLK-TL-GTPE2_CHANNEL.EYESCANMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET" to="BLK-TL-GTPE2_CHANNEL.EYESCANRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER" to="BLK-TL-GTPE2_CHANNEL.EYESCANTRIGGER"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN" to="BLK-TL-GTPE2_CHANNEL.GTPRXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP" to="BLK-TL-GTPE2_CHANNEL.GTPRXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN" to="BLK-TL-GTPE2_CHANNEL.GTPTXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP" to="BLK-TL-GTPE2_CHANNEL.GTPTXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL" to="BLK-TL-GTPE2_CHANNEL.GTRESETSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0" to="BLK-TL-GTPE2_CHANNEL.GTRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1" to="BLK-TL-GTPE2_CHANNEL.GTRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2" to="BLK-TL-GTPE2_CHANNEL.GTRSVD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3" to="BLK-TL-GTPE2_CHANNEL.GTRSVD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4" to="BLK-TL-GTPE2_CHANNEL.GTRSVD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5" to="BLK-TL-GTPE2_CHANNEL.GTRSVD5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6" to="BLK-TL-GTPE2_CHANNEL.GTRSVD6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7" to="BLK-TL-GTPE2_CHANNEL.GTRSVD7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8" to="BLK-TL-GTPE2_CHANNEL.GTRSVD8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9" to="BLK-TL-GTPE2_CHANNEL.GTRSVD9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10" to="BLK-TL-GTPE2_CHANNEL.GTRSVD10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11" to="BLK-TL-GTPE2_CHANNEL.GTRSVD11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12" to="BLK-TL-GTPE2_CHANNEL.GTRSVD12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13" to="BLK-TL-GTPE2_CHANNEL.GTRSVD13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14" to="BLK-TL-GTPE2_CHANNEL.GTRSVD14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15" to="BLK-TL-GTPE2_CHANNEL.GTRSVD15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET" to="BLK-TL-GTPE2_CHANNEL.GTRXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET" to="BLK-TL-GTPE2_CHANNEL.GTTXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS" to="BLK-TL-GTPE2_CHANNEL.PHYSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK" to="BLK-TL-GTPE2_CHANNEL.PLL0CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL0REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK" to="BLK-TL-GTPE2_CHANNEL.PLL1CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL1REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB" to="BLK-TL-GTPE2_CHANNEL.PMASCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB" to="BLK-TL-GTPE2_CHANNEL.PMASCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN" to="BLK-TL-GTPE2_CHANNEL.PMASCANRSTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD" to="BLK-TL-GTPE2_CHANNEL.RESETOVRD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.RX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET" to="BLK-TL-GTPE2_CHANNEL.RXBUFRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXBYTEISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXBYTEREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRFREQRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD" to="BLK-TL-GTPE2_CHANNEL.RXCDRHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK" to="BLK-TL-GTPE2_CHANNEL.RXCDRLOCK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXCDROVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESETRSV"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ" to="BLK-TL-GTPE2_CHANNEL.RXCHANBONDSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXCHANISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXCHANREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDMASTER"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDSLAVE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMINITDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADETEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMSASDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMWAKEDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0" to="BLK-TL-GTPE2_CHANNEL.RXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1" to="BLK-TL-GTPE2_CHANNEL.RXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2" to="BLK-TL-GTPE2_CHANNEL.RXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3" to="BLK-TL-GTPE2_CHANNEL.RXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4" to="BLK-TL-GTPE2_CHANNEL.RXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5" to="BLK-TL-GTPE2_CHANNEL.RXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6" to="BLK-TL-GTPE2_CHANNEL.RXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7" to="BLK-TL-GTPE2_CHANNEL.RXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8" to="BLK-TL-GTPE2_CHANNEL.RXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9" to="BLK-TL-GTPE2_CHANNEL.RXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10" to="BLK-TL-GTPE2_CHANNEL.RXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11" to="BLK-TL-GTPE2_CHANNEL.RXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12" to="BLK-TL-GTPE2_CHANNEL.RXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13" to="BLK-TL-GTPE2_CHANNEL.RXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14" to="BLK-TL-GTPE2_CHANNEL.RXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15" to="BLK-TL-GTPE2_CHANNEL.RXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16" to="BLK-TL-GTPE2_CHANNEL.RXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17" to="BLK-TL-GTPE2_CHANNEL.RXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18" to="BLK-TL-GTPE2_CHANNEL.RXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19" to="BLK-TL-GTPE2_CHANNEL.RXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20" to="BLK-TL-GTPE2_CHANNEL.RXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21" to="BLK-TL-GTPE2_CHANNEL.RXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22" to="BLK-TL-GTPE2_CHANNEL.RXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23" to="BLK-TL-GTPE2_CHANNEL.RXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24" to="BLK-TL-GTPE2_CHANNEL.RXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25" to="BLK-TL-GTPE2_CHANNEL.RXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26" to="BLK-TL-GTPE2_CHANNEL.RXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27" to="BLK-TL-GTPE2_CHANNEL.RXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28" to="BLK-TL-GTPE2_CHANNEL.RXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29" to="BLK-TL-GTPE2_CHANNEL.RXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30" to="BLK-TL-GTPE2_CHANNEL.RXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31" to="BLK-TL-GTPE2_CHANNEL.RXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN" to="BLK-TL-GTPE2_CHANNEL.RXDDIEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE" to="BLK-TL-GTPE2_CHANNEL.RXDEBUGPULSE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN" to="BLK-TL-GTPE2_CHANNEL.RXDFEXYDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.RXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.RXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP" to="BLK-TL-GTPE2_CHANNEL.RXGEARBOXSLIP"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0" to="BLK-TL-GTPE2_CHANNEL.RXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1" to="BLK-TL-GTPE2_CHANNEL.RXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2" to="BLK-TL-GTPE2_CHANNEL.RXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID" to="BLK-TL-GTPE2_CHANNEL.RXHEADERVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET" to="BLK-TL-GTPE2_CHANNEL.RXLPMRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXMCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET" to="BLK-TL-GTPE2_CHANNEL.RXOOBRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET" to="BLK-TL-GTPE2_CHANNEL.RXOSCALRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID00"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID01"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID02"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID03"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBESTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTTESTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_3" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.RXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0" to="BLK-TL-GTPE2_CHANNEL.RXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1" to="BLK-TL-GTPE2_CHANNEL.RXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET" to="BLK-TL-GTPE2_CHANNEL.RXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.RXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET" to="BLK-TL-GTPE2_CHANNEL.RXPRBSCNTRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR" to="BLK-TL-GTPE2_CHANNEL.RXPRBSERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0" to="BLK-TL-GTPE2_CHANNEL.RXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1" to="BLK-TL-GTPE2_CHANNEL.RXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2" to="BLK-TL-GTPE2_CHANNEL.RXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.RXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.RXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE" to="BLK-TL-GTPE2_CHANNEL.RXSLIDE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.RXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.RXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID" to="BLK-TL-GTPE2_CHANNEL.RXVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK" to="BLK-TL-GTPE2_CHANNEL.SCANCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB" to="BLK-TL-GTPE2_CHANNEL.SCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0" to="BLK-TL-GTPE2_CHANNEL.SCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1" to="BLK-TL-GTPE2_CHANNEL.SCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2" to="BLK-TL-GTPE2_CHANNEL.SCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3" to="BLK-TL-GTPE2_CHANNEL.SCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4" to="BLK-TL-GTPE2_CHANNEL.SCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5" to="BLK-TL-GTPE2_CHANNEL.SCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB" to="BLK-TL-GTPE2_CHANNEL.SCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0" to="BLK-TL-GTPE2_CHANNEL.SCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1" to="BLK-TL-GTPE2_CHANNEL.SCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2" to="BLK-TL-GTPE2_CHANNEL.SCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3" to="BLK-TL-GTPE2_CHANNEL.SCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4" to="BLK-TL-GTPE2_CHANNEL.SCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5" to="BLK-TL-GTPE2_CHANNEL.SCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS" to="BLK-TL-GTPE2_CHANNEL.SETERRSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK" to="BLK-TL-GTPE2_CHANNEL.SIGVALIDCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0" to="BLK-TL-GTPE2_CHANNEL.TSTCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1" to="BLK-TL-GTPE2_CHANNEL.TSTCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0" to="BLK-TL-GTPE2_CHANNEL.TSTIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1" to="BLK-TL-GTPE2_CHANNEL.TSTIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2" to="BLK-TL-GTPE2_CHANNEL.TSTIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3" to="BLK-TL-GTPE2_CHANNEL.TSTIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4" to="BLK-TL-GTPE2_CHANNEL.TSTIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5" to="BLK-TL-GTPE2_CHANNEL.TSTIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6" to="BLK-TL-GTPE2_CHANNEL.TSTIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7" to="BLK-TL-GTPE2_CHANNEL.TSTIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8" to="BLK-TL-GTPE2_CHANNEL.TSTIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9" to="BLK-TL-GTPE2_CHANNEL.TSTIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10" to="BLK-TL-GTPE2_CHANNEL.TSTIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11" to="BLK-TL-GTPE2_CHANNEL.TSTIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12" to="BLK-TL-GTPE2_CHANNEL.TSTIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13" to="BLK-TL-GTPE2_CHANNEL.TSTIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14" to="BLK-TL-GTPE2_CHANNEL.TSTIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15" to="BLK-TL-GTPE2_CHANNEL.TSTIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16" to="BLK-TL-GTPE2_CHANNEL.TSTIN16"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17" to="BLK-TL-GTPE2_CHANNEL.TSTIN17"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18" to="BLK-TL-GTPE2_CHANNEL.TSTIN18"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19" to="BLK-TL-GTPE2_CHANNEL.TSTIN19"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0" to="BLK-TL-GTPE2_CHANNEL.TSTPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1" to="BLK-TL-GTPE2_CHANNEL.TSTPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2" to="BLK-TL-GTPE2_CHANNEL.TSTPD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3" to="BLK-TL-GTPE2_CHANNEL.TSTPD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4" to="BLK-TL-GTPE2_CHANNEL.TSTPD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB" to="BLK-TL-GTPE2_CHANNEL.TSTPDOVRDB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.TX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH" to="BLK-TL-GTPE2_CHANNEL.TXCOMFINISH"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT" to="BLK-TL-GTPE2_CHANNEL.TXCOMINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS" to="BLK-TL-GTPE2_CHANNEL.TXCOMSAS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE" to="BLK-TL-GTPE2_CHANNEL.TXCOMWAKE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0" to="BLK-TL-GTPE2_CHANNEL.TXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1" to="BLK-TL-GTPE2_CHANNEL.TXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2" to="BLK-TL-GTPE2_CHANNEL.TXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3" to="BLK-TL-GTPE2_CHANNEL.TXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4" to="BLK-TL-GTPE2_CHANNEL.TXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5" to="BLK-TL-GTPE2_CHANNEL.TXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6" to="BLK-TL-GTPE2_CHANNEL.TXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7" to="BLK-TL-GTPE2_CHANNEL.TXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8" to="BLK-TL-GTPE2_CHANNEL.TXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9" to="BLK-TL-GTPE2_CHANNEL.TXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10" to="BLK-TL-GTPE2_CHANNEL.TXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11" to="BLK-TL-GTPE2_CHANNEL.TXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12" to="BLK-TL-GTPE2_CHANNEL.TXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13" to="BLK-TL-GTPE2_CHANNEL.TXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14" to="BLK-TL-GTPE2_CHANNEL.TXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15" to="BLK-TL-GTPE2_CHANNEL.TXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16" to="BLK-TL-GTPE2_CHANNEL.TXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17" to="BLK-TL-GTPE2_CHANNEL.TXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18" to="BLK-TL-GTPE2_CHANNEL.TXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19" to="BLK-TL-GTPE2_CHANNEL.TXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20" to="BLK-TL-GTPE2_CHANNEL.TXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21" to="BLK-TL-GTPE2_CHANNEL.TXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22" to="BLK-TL-GTPE2_CHANNEL.TXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23" to="BLK-TL-GTPE2_CHANNEL.TXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24" to="BLK-TL-GTPE2_CHANNEL.TXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25" to="BLK-TL-GTPE2_CHANNEL.TXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26" to="BLK-TL-GTPE2_CHANNEL.TXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27" to="BLK-TL-GTPE2_CHANNEL.TXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28" to="BLK-TL-GTPE2_CHANNEL.TXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29" to="BLK-TL-GTPE2_CHANNEL.TXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30" to="BLK-TL-GTPE2_CHANNEL.TXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31" to="BLK-TL-GTPE2_CHANNEL.TXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH" to="BLK-TL-GTPE2_CHANNEL.TXDEEMPH"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX" to="BLK-TL-GTPE2_CHANNEL.TXDETECTRX"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD" to="BLK-TL-GTPE2_CHANNEL.TXDIFFPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.TXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD" to="BLK-TL-GTPE2_CHANNEL.TXDLYHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.TXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN" to="BLK-TL-GTPE2_CHANNEL.TXDLYUPDOWN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.TXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY" to="BLK-TL-GTPE2_CHANNEL.TXGEARBOXREADY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0" to="BLK-TL-GTPE2_CHANNEL.TXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1" to="BLK-TL-GTPE2_CHANNEL.TXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2" to="BLK-TL-GTPE2_CHANNEL.TXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT" to="BLK-TL-GTPE2_CHANNEL.TXINHIBIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_3" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.TXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0" to="BLK-TL-GTPE2_CHANNEL.TXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1" to="BLK-TL-GTPE2_CHANNEL.TXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE" to="BLK-TL-GTPE2_CHANNEL.TXPDELECIDLEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYTSTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT" to="BLK-TL-GTPE2_CHANNEL.TXPHINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHINITDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD" to="BLK-TL-GTPE2_CHANNEL.TXPISOPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET" to="BLK-TL-GTPE2_CHANNEL.TXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.TXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR" to="BLK-TL-GTPE2_CHANNEL.TXPRBSFORCEERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0" to="BLK-TL-GTPE2_CHANNEL.TXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1" to="BLK-TL-GTPE2_CHANNEL.TXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2" to="BLK-TL-GTPE2_CHANNEL.TXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.TXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.TXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ" to="BLK-TL-GTPE2_CHANNEL.TXSTARTSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING" to="BLK-TL-GTPE2_CHANNEL.TXSWING"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.TXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.TXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK2"/>
          </site>
          <site pb_type="BLK-TL-GTPE2_CHANNEL" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CFGRESET" to="BLK-TL-GTPE2_CHANNEL.CFGRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD0" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_CLKRSVD1" to="BLK-TL-GTPE2_CHANNEL.CLKRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONFIFORESET" to="BLK-TL-GTPE2_CHANNEL.DMONFIFORESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITORCLK" to="BLK-TL-GTPE2_CHANNEL.DMONITORCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT0" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT1" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT2" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT3" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT4" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT5" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT6" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT7" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT8" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT9" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT10" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT11" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT12" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT13" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DMONITOROUT14" to="BLK-TL-GTPE2_CHANNEL.DMONITOROUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR0" to="BLK-TL-GTPE2_CHANNEL.DRPADDR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR1" to="BLK-TL-GTPE2_CHANNEL.DRPADDR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR2" to="BLK-TL-GTPE2_CHANNEL.DRPADDR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR3" to="BLK-TL-GTPE2_CHANNEL.DRPADDR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR4" to="BLK-TL-GTPE2_CHANNEL.DRPADDR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR5" to="BLK-TL-GTPE2_CHANNEL.DRPADDR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR6" to="BLK-TL-GTPE2_CHANNEL.DRPADDR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR7" to="BLK-TL-GTPE2_CHANNEL.DRPADDR7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPADDR8" to="BLK-TL-GTPE2_CHANNEL.DRPADDR8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPCLK" to="BLK-TL-GTPE2_CHANNEL.DRPCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI0" to="BLK-TL-GTPE2_CHANNEL.DRPDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI1" to="BLK-TL-GTPE2_CHANNEL.DRPDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI2" to="BLK-TL-GTPE2_CHANNEL.DRPDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI3" to="BLK-TL-GTPE2_CHANNEL.DRPDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI4" to="BLK-TL-GTPE2_CHANNEL.DRPDI4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI5" to="BLK-TL-GTPE2_CHANNEL.DRPDI5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI6" to="BLK-TL-GTPE2_CHANNEL.DRPDI6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI7" to="BLK-TL-GTPE2_CHANNEL.DRPDI7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI8" to="BLK-TL-GTPE2_CHANNEL.DRPDI8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI9" to="BLK-TL-GTPE2_CHANNEL.DRPDI9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI10" to="BLK-TL-GTPE2_CHANNEL.DRPDI10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI11" to="BLK-TL-GTPE2_CHANNEL.DRPDI11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI12" to="BLK-TL-GTPE2_CHANNEL.DRPDI12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI13" to="BLK-TL-GTPE2_CHANNEL.DRPDI13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI14" to="BLK-TL-GTPE2_CHANNEL.DRPDI14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDI15" to="BLK-TL-GTPE2_CHANNEL.DRPDI15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO0" to="BLK-TL-GTPE2_CHANNEL.DRPDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO1" to="BLK-TL-GTPE2_CHANNEL.DRPDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO2" to="BLK-TL-GTPE2_CHANNEL.DRPDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO3" to="BLK-TL-GTPE2_CHANNEL.DRPDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO4" to="BLK-TL-GTPE2_CHANNEL.DRPDO4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO5" to="BLK-TL-GTPE2_CHANNEL.DRPDO5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO6" to="BLK-TL-GTPE2_CHANNEL.DRPDO6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO7" to="BLK-TL-GTPE2_CHANNEL.DRPDO7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO8" to="BLK-TL-GTPE2_CHANNEL.DRPDO8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO9" to="BLK-TL-GTPE2_CHANNEL.DRPDO9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO10" to="BLK-TL-GTPE2_CHANNEL.DRPDO10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO11" to="BLK-TL-GTPE2_CHANNEL.DRPDO11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO12" to="BLK-TL-GTPE2_CHANNEL.DRPDO12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO13" to="BLK-TL-GTPE2_CHANNEL.DRPDO13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO14" to="BLK-TL-GTPE2_CHANNEL.DRPDO14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPDO15" to="BLK-TL-GTPE2_CHANNEL.DRPDO15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPEN" to="BLK-TL-GTPE2_CHANNEL.DRPEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPRDY" to="BLK-TL-GTPE2_CHANNEL.DRPRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_DRPWE" to="BLK-TL-GTPE2_CHANNEL.DRPWE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANDATAERROR" to="BLK-TL-GTPE2_CHANNEL.EYESCANDATAERROR"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANMODE" to="BLK-TL-GTPE2_CHANNEL.EYESCANMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANRESET" to="BLK-TL-GTPE2_CHANNEL.EYESCANRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_EYESCANTRIGGER" to="BLK-TL-GTPE2_CHANNEL.EYESCANTRIGGER"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXN" to="BLK-TL-GTPE2_CHANNEL.GTPRXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXP" to="BLK-TL-GTPE2_CHANNEL.GTPRXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXN" to="BLK-TL-GTPE2_CHANNEL.GTPTXN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXP" to="BLK-TL-GTPE2_CHANNEL.GTPTXP"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRESETSEL" to="BLK-TL-GTPE2_CHANNEL.GTRESETSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD0" to="BLK-TL-GTPE2_CHANNEL.GTRSVD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD1" to="BLK-TL-GTPE2_CHANNEL.GTRSVD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD2" to="BLK-TL-GTPE2_CHANNEL.GTRSVD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD3" to="BLK-TL-GTPE2_CHANNEL.GTRSVD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD4" to="BLK-TL-GTPE2_CHANNEL.GTRSVD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD5" to="BLK-TL-GTPE2_CHANNEL.GTRSVD5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD6" to="BLK-TL-GTPE2_CHANNEL.GTRSVD6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD7" to="BLK-TL-GTPE2_CHANNEL.GTRSVD7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD8" to="BLK-TL-GTPE2_CHANNEL.GTRSVD8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD9" to="BLK-TL-GTPE2_CHANNEL.GTRSVD9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD10" to="BLK-TL-GTPE2_CHANNEL.GTRSVD10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD11" to="BLK-TL-GTPE2_CHANNEL.GTRSVD11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD12" to="BLK-TL-GTPE2_CHANNEL.GTRSVD12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD13" to="BLK-TL-GTPE2_CHANNEL.GTRSVD13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD14" to="BLK-TL-GTPE2_CHANNEL.GTRSVD14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRSVD15" to="BLK-TL-GTPE2_CHANNEL.GTRSVD15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXRESET" to="BLK-TL-GTPE2_CHANNEL.GTRXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXRESET" to="BLK-TL-GTPE2_CHANNEL.GTTXRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK0" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK1" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_LOOPBACK2" to="BLK-TL-GTPE2_CHANNEL.LOOPBACK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDIN15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT2" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT3" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT4" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT5" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT6" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT7" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT8" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT9" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT10" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT11" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT12" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT13" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT14" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PCSRSVDOUT15" to="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PHYSTATUS" to="BLK-TL-GTPE2_CHANNEL.PHYSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0CLK" to="BLK-TL-GTPE2_CHANNEL.PLL0CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL0REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL0REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1CLK" to="BLK-TL-GTPE2_CHANNEL.PLL1CLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PLL1REFCLK" to="BLK-TL-GTPE2_CHANNEL.PLL1REFCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN2" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN3" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDIN4" to="BLK-TL-GTPE2_CHANNEL.PMARSVDIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT0" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMARSVDOUT1" to="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK0" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK1" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK2" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANCLK3" to="BLK-TL-GTPE2_CHANNEL.PMASCANCLK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANENB" to="BLK-TL-GTPE2_CHANNEL.PMASCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN0" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN1" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN2" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN3" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN4" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN5" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANIN6" to="BLK-TL-GTPE2_CHANNEL.PMASCANIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANMODEB" to="BLK-TL-GTPE2_CHANNEL.PMASCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT0" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT1" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT2" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT3" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT4" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT5" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANOUT6" to="BLK-TL-GTPE2_CHANNEL.PMASCANOUT6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_PMASCANRSTEN" to="BLK-TL-GTPE2_CHANNEL.PMASCANRSTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RESETOVRD" to="BLK-TL-GTPE2_CHANNEL.RESETOVRD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.RX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST0" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST1" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST2" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST3" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST4" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST5" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST6" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST7" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST8" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST9" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST10" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST11" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST12" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXADAPTSELTEST13" to="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFRESET" to="BLK-TL-GTPE2_CHANNEL.RXBUFRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBUFSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXBYTEISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXBYTEREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXBYTEREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRFREQRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRFREQRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRHOLD" to="BLK-TL-GTPE2_CHANNEL.RXCDRHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRLOCK" to="BLK-TL-GTPE2_CHANNEL.RXCDRLOCK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDROVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXCDROVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESET" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCDRRESETRSV" to="BLK-TL-GTPE2_CHANNEL.RXCDRRESETRSV"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANBONDSEQ" to="BLK-TL-GTPE2_CHANNEL.RXCHANBONDSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANISALIGNED" to="BLK-TL-GTPE2_CHANNEL.RXCHANISALIGNED"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHANREALIGN" to="BLK-TL-GTPE2_CHANNEL.RXCHANREALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISCOMMA3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.RXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDEN" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDI3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDI3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDLEVEL2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDMASTER" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDMASTER"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO0" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO1" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO2" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDO3" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDO3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCHBONDSLAVE" to="BLK-TL-GTPE2_CHANNEL.RXCHBONDSLAVE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT0" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCLKCORCNT1" to="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMINITDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMINITDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADET" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMMADETEN" to="BLK-TL-GTPE2_CHANNEL.RXCOMMADETEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMSASDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMSASDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXCOMWAKEDET" to="BLK-TL-GTPE2_CHANNEL.RXCOMWAKEDET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA0" to="BLK-TL-GTPE2_CHANNEL.RXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA1" to="BLK-TL-GTPE2_CHANNEL.RXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA2" to="BLK-TL-GTPE2_CHANNEL.RXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA3" to="BLK-TL-GTPE2_CHANNEL.RXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA4" to="BLK-TL-GTPE2_CHANNEL.RXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA5" to="BLK-TL-GTPE2_CHANNEL.RXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA6" to="BLK-TL-GTPE2_CHANNEL.RXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA7" to="BLK-TL-GTPE2_CHANNEL.RXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA8" to="BLK-TL-GTPE2_CHANNEL.RXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA9" to="BLK-TL-GTPE2_CHANNEL.RXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA10" to="BLK-TL-GTPE2_CHANNEL.RXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA11" to="BLK-TL-GTPE2_CHANNEL.RXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA12" to="BLK-TL-GTPE2_CHANNEL.RXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA13" to="BLK-TL-GTPE2_CHANNEL.RXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA14" to="BLK-TL-GTPE2_CHANNEL.RXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA15" to="BLK-TL-GTPE2_CHANNEL.RXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA16" to="BLK-TL-GTPE2_CHANNEL.RXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA17" to="BLK-TL-GTPE2_CHANNEL.RXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA18" to="BLK-TL-GTPE2_CHANNEL.RXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA19" to="BLK-TL-GTPE2_CHANNEL.RXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA20" to="BLK-TL-GTPE2_CHANNEL.RXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA21" to="BLK-TL-GTPE2_CHANNEL.RXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA22" to="BLK-TL-GTPE2_CHANNEL.RXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA23" to="BLK-TL-GTPE2_CHANNEL.RXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA24" to="BLK-TL-GTPE2_CHANNEL.RXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA25" to="BLK-TL-GTPE2_CHANNEL.RXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA26" to="BLK-TL-GTPE2_CHANNEL.RXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA27" to="BLK-TL-GTPE2_CHANNEL.RXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA28" to="BLK-TL-GTPE2_CHANNEL.RXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA29" to="BLK-TL-GTPE2_CHANNEL.RXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA30" to="BLK-TL-GTPE2_CHANNEL.RXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATA31" to="BLK-TL-GTPE2_CHANNEL.RXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID0" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDATAVALID1" to="BLK-TL-GTPE2_CHANNEL.RXDATAVALID1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDDIEN" to="BLK-TL-GTPE2_CHANNEL.RXDDIEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDEBUGPULSE" to="BLK-TL-GTPE2_CHANNEL.RXDEBUGPULSE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDFEXYDEN" to="BLK-TL-GTPE2_CHANNEL.RXDFEXYDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR0" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR1" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR2" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDISPERR3" to="BLK-TL-GTPE2_CHANNEL.RXDISPERR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.RXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.RXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE0" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXELECIDLEMODE1" to="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXGEARBOXSLIP" to="BLK-TL-GTPE2_CHANNEL.RXGEARBOXSLIP"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER0" to="BLK-TL-GTPE2_CHANNEL.RXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER1" to="BLK-TL-GTPE2_CHANNEL.RXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADER2" to="BLK-TL-GTPE2_CHANNEL.RXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXHEADERVALID" to="BLK-TL-GTPE2_CHANNEL.RXHEADERVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMHFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMHFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFHOLD" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMLFOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMLFOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXLPMOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXLPMRESET" to="BLK-TL-GTPE2_CHANNEL.RXLPMRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXMCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXMCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE0" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE1" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE2" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXNOTINTABLE3" to="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOOBRESET" to="BLK-TL-GTPE2_CHANNEL.RXOOBRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSCALRESET" to="BLK-TL-GTPE2_CHANNEL.RXOSCALRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG0" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG1" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG2" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTCFG3" to="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTHOLD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID00" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID00"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID01" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID01"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID02" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID02"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTID03" to="BLK-TL-GTPE2_CHANNEL.RXOSINTID03"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTNTRLEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTNTRLEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTPD" to="BLK-TL-GTPE2_CHANNEL.RXOSINTPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBEDONE" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTSTROBESTARTED" to="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBESTARTED"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSINTTESTOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSINTTESTOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOSOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXOSOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTRXOUTCLK_3" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCOMMAALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPCOMMAALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.RXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD0" to="BLK-TL-GTPE2_CHANNEL.RXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPD1" to="BLK-TL-GTPE2_CHANNEL.RXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.RXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.RXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.RXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR0" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR1" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR2" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR3" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPHSLIPMONITOR4" to="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESET" to="BLK-TL-GTPE2_CHANNEL.RXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.RXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSCNTRESET" to="BLK-TL-GTPE2_CHANNEL.RXPRBSCNTRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSERR" to="BLK-TL-GTPE2_CHANNEL.RXPRBSERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE0" to="BLK-TL-GTPE2_CHANNEL.RXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE1" to="BLK-TL-GTPE2_CHANNEL.RXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATE2" to="BLK-TL-GTPE2_CHANNEL.RXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.RXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.RXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.RXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSLIDE" to="BLK-TL-GTPE2_CHANNEL.RXSLIDE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ0" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTARTOFSEQ1" to="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS0" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS1" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSTATUS2" to="BLK-TL-GTPE2_CHANNEL.RXSTATUS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.RXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.RXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.RXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.RXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.RXUSRCLK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_RXVALID" to="BLK-TL-GTPE2_CHANNEL.RXVALID"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANCLK" to="BLK-TL-GTPE2_CHANNEL.SCANCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANENB" to="BLK-TL-GTPE2_CHANNEL.SCANENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN0" to="BLK-TL-GTPE2_CHANNEL.SCANIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN1" to="BLK-TL-GTPE2_CHANNEL.SCANIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN2" to="BLK-TL-GTPE2_CHANNEL.SCANIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN3" to="BLK-TL-GTPE2_CHANNEL.SCANIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN4" to="BLK-TL-GTPE2_CHANNEL.SCANIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANIN5" to="BLK-TL-GTPE2_CHANNEL.SCANIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANMODEB" to="BLK-TL-GTPE2_CHANNEL.SCANMODEB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT0" to="BLK-TL-GTPE2_CHANNEL.SCANOUT0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT1" to="BLK-TL-GTPE2_CHANNEL.SCANOUT1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT2" to="BLK-TL-GTPE2_CHANNEL.SCANOUT2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT3" to="BLK-TL-GTPE2_CHANNEL.SCANOUT3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT4" to="BLK-TL-GTPE2_CHANNEL.SCANOUT4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SCANOUT5" to="BLK-TL-GTPE2_CHANNEL.SCANOUT5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SETERRSTATUS" to="BLK-TL-GTPE2_CHANNEL.SETERRSTATUS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_SIGVALIDCLK" to="BLK-TL-GTPE2_CHANNEL.SIGVALIDCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK0" to="BLK-TL-GTPE2_CHANNEL.TSTCLK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTCLK1" to="BLK-TL-GTPE2_CHANNEL.TSTCLK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN0" to="BLK-TL-GTPE2_CHANNEL.TSTIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN1" to="BLK-TL-GTPE2_CHANNEL.TSTIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN2" to="BLK-TL-GTPE2_CHANNEL.TSTIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN3" to="BLK-TL-GTPE2_CHANNEL.TSTIN3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN4" to="BLK-TL-GTPE2_CHANNEL.TSTIN4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN5" to="BLK-TL-GTPE2_CHANNEL.TSTIN5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN6" to="BLK-TL-GTPE2_CHANNEL.TSTIN6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN7" to="BLK-TL-GTPE2_CHANNEL.TSTIN7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN8" to="BLK-TL-GTPE2_CHANNEL.TSTIN8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN9" to="BLK-TL-GTPE2_CHANNEL.TSTIN9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN10" to="BLK-TL-GTPE2_CHANNEL.TSTIN10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN11" to="BLK-TL-GTPE2_CHANNEL.TSTIN11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN12" to="BLK-TL-GTPE2_CHANNEL.TSTIN12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN13" to="BLK-TL-GTPE2_CHANNEL.TSTIN13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN14" to="BLK-TL-GTPE2_CHANNEL.TSTIN14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN15" to="BLK-TL-GTPE2_CHANNEL.TSTIN15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN16" to="BLK-TL-GTPE2_CHANNEL.TSTIN16"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN17" to="BLK-TL-GTPE2_CHANNEL.TSTIN17"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN18" to="BLK-TL-GTPE2_CHANNEL.TSTIN18"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTIN19" to="BLK-TL-GTPE2_CHANNEL.TSTIN19"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD0" to="BLK-TL-GTPE2_CHANNEL.TSTPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD1" to="BLK-TL-GTPE2_CHANNEL.TSTPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD2" to="BLK-TL-GTPE2_CHANNEL.TSTPD2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD3" to="BLK-TL-GTPE2_CHANNEL.TSTPD3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPD4" to="BLK-TL-GTPE2_CHANNEL.TSTPD4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TSTPDOVRDB" to="BLK-TL-GTPE2_CHANNEL.TSTPDOVRDB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS0" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS1" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS2" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BBYPASS3" to="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TX8B10BEN" to="BLK-TL-GTPE2_CHANNEL.TX8B10BEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS0" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXBUFSTATUS1" to="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPMODE3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL0" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL1" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL2" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARDISPVAL3" to="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK0" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK1" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK2" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCHARISK3" to="BLK-TL-GTPE2_CHANNEL.TXCHARISK3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMFINISH" to="BLK-TL-GTPE2_CHANNEL.TXCOMFINISH"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMINIT" to="BLK-TL-GTPE2_CHANNEL.TXCOMINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMSAS" to="BLK-TL-GTPE2_CHANNEL.TXCOMSAS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXCOMWAKE" to="BLK-TL-GTPE2_CHANNEL.TXCOMWAKE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA0" to="BLK-TL-GTPE2_CHANNEL.TXDATA0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA1" to="BLK-TL-GTPE2_CHANNEL.TXDATA1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA2" to="BLK-TL-GTPE2_CHANNEL.TXDATA2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA3" to="BLK-TL-GTPE2_CHANNEL.TXDATA3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA4" to="BLK-TL-GTPE2_CHANNEL.TXDATA4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA5" to="BLK-TL-GTPE2_CHANNEL.TXDATA5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA6" to="BLK-TL-GTPE2_CHANNEL.TXDATA6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA7" to="BLK-TL-GTPE2_CHANNEL.TXDATA7"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA8" to="BLK-TL-GTPE2_CHANNEL.TXDATA8"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA9" to="BLK-TL-GTPE2_CHANNEL.TXDATA9"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA10" to="BLK-TL-GTPE2_CHANNEL.TXDATA10"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA11" to="BLK-TL-GTPE2_CHANNEL.TXDATA11"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA12" to="BLK-TL-GTPE2_CHANNEL.TXDATA12"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA13" to="BLK-TL-GTPE2_CHANNEL.TXDATA13"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA14" to="BLK-TL-GTPE2_CHANNEL.TXDATA14"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA15" to="BLK-TL-GTPE2_CHANNEL.TXDATA15"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA16" to="BLK-TL-GTPE2_CHANNEL.TXDATA16"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA17" to="BLK-TL-GTPE2_CHANNEL.TXDATA17"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA18" to="BLK-TL-GTPE2_CHANNEL.TXDATA18"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA19" to="BLK-TL-GTPE2_CHANNEL.TXDATA19"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA20" to="BLK-TL-GTPE2_CHANNEL.TXDATA20"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA21" to="BLK-TL-GTPE2_CHANNEL.TXDATA21"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA22" to="BLK-TL-GTPE2_CHANNEL.TXDATA22"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA23" to="BLK-TL-GTPE2_CHANNEL.TXDATA23"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA24" to="BLK-TL-GTPE2_CHANNEL.TXDATA24"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA25" to="BLK-TL-GTPE2_CHANNEL.TXDATA25"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA26" to="BLK-TL-GTPE2_CHANNEL.TXDATA26"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA27" to="BLK-TL-GTPE2_CHANNEL.TXDATA27"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA28" to="BLK-TL-GTPE2_CHANNEL.TXDATA28"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA29" to="BLK-TL-GTPE2_CHANNEL.TXDATA29"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA30" to="BLK-TL-GTPE2_CHANNEL.TXDATA30"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDATA31" to="BLK-TL-GTPE2_CHANNEL.TXDATA31"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDEEMPH" to="BLK-TL-GTPE2_CHANNEL.TXDEEMPH"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDETECTRX" to="BLK-TL-GTPE2_CHANNEL.TXDETECTRX"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL0" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL1" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL2" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFCTRL3" to="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDIFFPD" to="BLK-TL-GTPE2_CHANNEL.TXDIFFPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYBYPASS" to="BLK-TL-GTPE2_CHANNEL.TXDLYBYPASS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYHOLD" to="BLK-TL-GTPE2_CHANNEL.TXDLYHOLD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXDLYOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESET" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYSRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXDLYSRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYTESTENB" to="BLK-TL-GTPE2_CHANNEL.TXDLYTESTENB"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXDLYUPDOWN" to="BLK-TL-GTPE2_CHANNEL.TXDLYUPDOWN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXELECIDLE" to="BLK-TL-GTPE2_CHANNEL.TXELECIDLE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXGEARBOXREADY" to="BLK-TL-GTPE2_CHANNEL.TXGEARBOXREADY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER0" to="BLK-TL-GTPE2_CHANNEL.TXHEADER0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER1" to="BLK-TL-GTPE2_CHANNEL.TXHEADER1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXHEADER2" to="BLK-TL-GTPE2_CHANNEL.TXHEADER2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXINHIBIT" to="BLK-TL-GTPE2_CHANNEL.TXINHIBIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR5" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMAINCURSOR6" to="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN0" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN1" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXMARGIN2" to="BLK-TL-GTPE2_CHANNEL.TXMARGIN2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_GTTXOUTCLK_3" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKFABRIC" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKFABRIC"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKPCS" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKPCS"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXOUTCLKSEL2" to="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPCSRESET" to="BLK-TL-GTPE2_CHANNEL.TXPCSRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD0" to="BLK-TL-GTPE2_CHANNEL.TXPD0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPD1" to="BLK-TL-GTPE2_CHANNEL.TXPD1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPDELECIDLEMODE" to="BLK-TL-GTPE2_CHANNEL.TXPDELECIDLEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHALIGNEN" to="BLK-TL-GTPE2_CHANNEL.TXPHALIGNEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYPD" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYRESET" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYRESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHDLYTSTCLK" to="BLK-TL-GTPE2_CHANNEL.TXPHDLYTSTCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINIT" to="BLK-TL-GTPE2_CHANNEL.TXPHINIT"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHINITDONE" to="BLK-TL-GTPE2_CHANNEL.TXPHINITDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPHOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPHOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMOVRDEN" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMOVRDEN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMPD" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSEL" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSEL"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE0" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE1" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE2" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE3" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPIPPMSTEPSIZE4" to="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPISOPD" to="BLK-TL-GTPE2_CHANNEL.TXPISOPD"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESET" to="BLK-TL-GTPE2_CHANNEL.TXPMARESET"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPMARESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXPMARESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOLARITY" to="BLK-TL-GTPE2_CHANNEL.TXPOLARITY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPOSTCURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSFORCEERR" to="BLK-TL-GTPE2_CHANNEL.TXPRBSFORCEERR"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL0" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL1" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRBSSEL2" to="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR0" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR1" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR2" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR3" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSOR4" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXPRECURSORINV" to="BLK-TL-GTPE2_CHANNEL.TXPRECURSORINV"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE0" to="BLK-TL-GTPE2_CHANNEL.TXRATE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE1" to="BLK-TL-GTPE2_CHANNEL.TXRATE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATE2" to="BLK-TL-GTPE2_CHANNEL.TXRATE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEDONE" to="BLK-TL-GTPE2_CHANNEL.TXRATEDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRATEMODE" to="BLK-TL-GTPE2_CHANNEL.TXRATEMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRESETDONE" to="BLK-TL-GTPE2_CHANNEL.TXRESETDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP0" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP1" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP2" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXRUNDISP3" to="BLK-TL-GTPE2_CHANNEL.TXRUNDISP3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE0" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE1" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE2" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE2"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE3" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE3"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE4" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE4"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE5" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE5"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSEQUENCE6" to="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE6"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSTARTSEQ" to="BLK-TL-GTPE2_CHANNEL.TXSTARTSEQ"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSWING" to="BLK-TL-GTPE2_CHANNEL.TXSWING"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCALLIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCALLIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCDONE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCDONE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCIN" to="BLK-TL-GTPE2_CHANNEL.TXSYNCIN"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCMODE" to="BLK-TL-GTPE2_CHANNEL.TXSYNCMODE"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYNCOUT" to="BLK-TL-GTPE2_CHANNEL.TXSYNCOUT"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL0" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL0"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXSYSCLKSEL1" to="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL1"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSERRDY" to="BLK-TL-GTPE2_CHANNEL.TXUSERRDY"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK"/>
            <direct from="BLK-TL-GTP_CHANNEL_3_GTPE2_CHANNEL_0.GTPE2_CHANNEL_TXUSRCLK2" to="BLK-TL-GTPE2_CHANNEL.TXUSRCLK2"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_3_IPAD_1">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_RXN_PAD" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_CHANNEL_3_IPAD_1.GTPE2_CHANNEL_RXN_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_3_IPAD_1.GTPE2_CHANNEL_RXN_PAD" to="BLK-TL-IPAD.O"/>
          </site>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_3_IPAD_1.GTPE2_CHANNEL_RXN_PAD" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_3_IPAD_2">
        <!-- Sub Tile Inputs -->
        <!-- Sub Tile Outputs -->
        <output name="GTPE2_CHANNEL_RXP_PAD" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-GTP_CHANNEL_3_IPAD_2.GTPE2_CHANNEL_RXP_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_3_IPAD_2.GTPE2_CHANNEL_RXP_PAD" to="BLK-TL-IPAD.O"/>
          </site>
          <site pb_type="BLK-TL-IPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_3_IPAD_2.GTPE2_CHANNEL_RXP_PAD" to="BLK-TL-IPAD.O"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_3_OPAD_3">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_TXN_PAD" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-GTP_CHANNEL_3_OPAD_3.GTPE2_CHANNEL_TXN_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_3_OPAD_3.GTPE2_CHANNEL_TXN_PAD" to="BLK-TL-OPAD.I"/>
          </site>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_3_OPAD_3.GTPE2_CHANNEL_TXN_PAD" to="BLK-TL-OPAD.I"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-GTP_CHANNEL_3_OPAD_4">
        <!-- Sub Tile Inputs -->
        <input name="GTPE2_CHANNEL_TXP_PAD" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXP_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXN_PAD"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_RXP"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="GTPE2_CHANNEL_TXN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-GTP_CHANNEL_3_OPAD_4.GTPE2_CHANNEL_TXP_PAD</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_3_OPAD_4.GTPE2_CHANNEL_TXP_PAD" to="BLK-TL-OPAD.I"/>
          </site>
          <site pb_type="BLK-TL-OPAD" pin_mapping="custom">
            <direct from="BLK-TL-GTP_CHANNEL_3_OPAD_4.GTPE2_CHANNEL_TXP_PAD" to="BLK-TL-OPAD.I"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-PCIE_BOT">
      <sub_tile capacity="1" name="BLK-TL-PCIE_BOT_PCIE_2_1_0">
        <!-- Sub Tile Inputs -->
        <input name="PCIE_CFGAERINTERRUPTMSGNUM0" num_pins="1"/>
        <input name="PCIE_CFGAERINTERRUPTMSGNUM1" num_pins="1"/>
        <input name="PCIE_CFGAERINTERRUPTMSGNUM2" num_pins="1"/>
        <input name="PCIE_CFGAERINTERRUPTMSGNUM3" num_pins="1"/>
        <input name="PCIE_CFGAERINTERRUPTMSGNUM4" num_pins="1"/>
        <input name="PCIE_CFGDEVID0" num_pins="1"/>
        <input name="PCIE_CFGDEVID1" num_pins="1"/>
        <input name="PCIE_CFGDEVID10" num_pins="1"/>
        <input name="PCIE_CFGDEVID11" num_pins="1"/>
        <input name="PCIE_CFGDEVID12" num_pins="1"/>
        <input name="PCIE_CFGDEVID13" num_pins="1"/>
        <input name="PCIE_CFGDEVID14" num_pins="1"/>
        <input name="PCIE_CFGDEVID15" num_pins="1"/>
        <input name="PCIE_CFGDEVID2" num_pins="1"/>
        <input name="PCIE_CFGDEVID3" num_pins="1"/>
        <input name="PCIE_CFGDEVID4" num_pins="1"/>
        <input name="PCIE_CFGDEVID5" num_pins="1"/>
        <input name="PCIE_CFGDEVID6" num_pins="1"/>
        <input name="PCIE_CFGDEVID7" num_pins="1"/>
        <input name="PCIE_CFGDEVID8" num_pins="1"/>
        <input name="PCIE_CFGDEVID9" num_pins="1"/>
        <input name="PCIE_CFGDSBUSNUMBER0" num_pins="1"/>
        <input name="PCIE_CFGDSBUSNUMBER1" num_pins="1"/>
        <input name="PCIE_CFGDSBUSNUMBER2" num_pins="1"/>
        <input name="PCIE_CFGDSBUSNUMBER3" num_pins="1"/>
        <input name="PCIE_CFGDSBUSNUMBER4" num_pins="1"/>
        <input name="PCIE_CFGDSBUSNUMBER5" num_pins="1"/>
        <input name="PCIE_CFGDSBUSNUMBER6" num_pins="1"/>
        <input name="PCIE_CFGDSBUSNUMBER7" num_pins="1"/>
        <input name="PCIE_CFGDSDEVICENUMBER0" num_pins="1"/>
        <input name="PCIE_CFGDSDEVICENUMBER1" num_pins="1"/>
        <input name="PCIE_CFGDSDEVICENUMBER2" num_pins="1"/>
        <input name="PCIE_CFGDSDEVICENUMBER3" num_pins="1"/>
        <input name="PCIE_CFGDSDEVICENUMBER4" num_pins="1"/>
        <input name="PCIE_CFGDSFUNCTIONNUMBER0" num_pins="1"/>
        <input name="PCIE_CFGDSFUNCTIONNUMBER1" num_pins="1"/>
        <input name="PCIE_CFGDSFUNCTIONNUMBER2" num_pins="1"/>
        <input name="PCIE_CFGDSN0" num_pins="1"/>
        <input name="PCIE_CFGDSN1" num_pins="1"/>
        <input name="PCIE_CFGDSN10" num_pins="1"/>
        <input name="PCIE_CFGDSN11" num_pins="1"/>
        <input name="PCIE_CFGDSN12" num_pins="1"/>
        <input name="PCIE_CFGDSN13" num_pins="1"/>
        <input name="PCIE_CFGDSN14" num_pins="1"/>
        <input name="PCIE_CFGDSN15" num_pins="1"/>
        <input name="PCIE_CFGDSN16" num_pins="1"/>
        <input name="PCIE_CFGDSN17" num_pins="1"/>
        <input name="PCIE_CFGDSN18" num_pins="1"/>
        <input name="PCIE_CFGDSN19" num_pins="1"/>
        <input name="PCIE_CFGDSN2" num_pins="1"/>
        <input name="PCIE_CFGDSN20" num_pins="1"/>
        <input name="PCIE_CFGDSN21" num_pins="1"/>
        <input name="PCIE_CFGDSN22" num_pins="1"/>
        <input name="PCIE_CFGDSN23" num_pins="1"/>
        <input name="PCIE_CFGDSN24" num_pins="1"/>
        <input name="PCIE_CFGDSN25" num_pins="1"/>
        <input name="PCIE_CFGDSN26" num_pins="1"/>
        <input name="PCIE_CFGDSN27" num_pins="1"/>
        <input name="PCIE_CFGDSN28" num_pins="1"/>
        <input name="PCIE_CFGDSN29" num_pins="1"/>
        <input name="PCIE_CFGDSN3" num_pins="1"/>
        <input name="PCIE_CFGDSN30" num_pins="1"/>
        <input name="PCIE_CFGDSN31" num_pins="1"/>
        <input name="PCIE_CFGDSN32" num_pins="1"/>
        <input name="PCIE_CFGDSN33" num_pins="1"/>
        <input name="PCIE_CFGDSN34" num_pins="1"/>
        <input name="PCIE_CFGDSN35" num_pins="1"/>
        <input name="PCIE_CFGDSN36" num_pins="1"/>
        <input name="PCIE_CFGDSN37" num_pins="1"/>
        <input name="PCIE_CFGDSN38" num_pins="1"/>
        <input name="PCIE_CFGDSN39" num_pins="1"/>
        <input name="PCIE_CFGDSN4" num_pins="1"/>
        <input name="PCIE_CFGDSN40" num_pins="1"/>
        <input name="PCIE_CFGDSN41" num_pins="1"/>
        <input name="PCIE_CFGDSN42" num_pins="1"/>
        <input name="PCIE_CFGDSN43" num_pins="1"/>
        <input name="PCIE_CFGDSN44" num_pins="1"/>
        <input name="PCIE_CFGDSN45" num_pins="1"/>
        <input name="PCIE_CFGDSN46" num_pins="1"/>
        <input name="PCIE_CFGDSN47" num_pins="1"/>
        <input name="PCIE_CFGDSN48" num_pins="1"/>
        <input name="PCIE_CFGDSN49" num_pins="1"/>
        <input name="PCIE_CFGDSN5" num_pins="1"/>
        <input name="PCIE_CFGDSN50" num_pins="1"/>
        <input name="PCIE_CFGDSN51" num_pins="1"/>
        <input name="PCIE_CFGDSN52" num_pins="1"/>
        <input name="PCIE_CFGDSN53" num_pins="1"/>
        <input name="PCIE_CFGDSN54" num_pins="1"/>
        <input name="PCIE_CFGDSN55" num_pins="1"/>
        <input name="PCIE_CFGDSN56" num_pins="1"/>
        <input name="PCIE_CFGDSN57" num_pins="1"/>
        <input name="PCIE_CFGDSN58" num_pins="1"/>
        <input name="PCIE_CFGDSN59" num_pins="1"/>
        <input name="PCIE_CFGDSN6" num_pins="1"/>
        <input name="PCIE_CFGDSN60" num_pins="1"/>
        <input name="PCIE_CFGDSN61" num_pins="1"/>
        <input name="PCIE_CFGDSN62" num_pins="1"/>
        <input name="PCIE_CFGDSN63" num_pins="1"/>
        <input name="PCIE_CFGDSN7" num_pins="1"/>
        <input name="PCIE_CFGDSN8" num_pins="1"/>
        <input name="PCIE_CFGDSN9" num_pins="1"/>
        <input name="PCIE_CFGERRACSN" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG0" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG1" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG10" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG100" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG101" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG102" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG103" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG104" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG105" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG106" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG107" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG108" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG109" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG11" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG110" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG111" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG112" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG113" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG114" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG115" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG116" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG117" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG118" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG119" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG12" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG120" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG121" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG122" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG123" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG124" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG125" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG126" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG127" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG13" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG14" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG15" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG16" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG17" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG18" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG19" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG2" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG20" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG21" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG22" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG23" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG24" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG25" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG26" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG27" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG28" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG29" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG3" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG30" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG31" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG32" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG33" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG34" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG35" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG36" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG37" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG38" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG39" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG4" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG40" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG41" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG42" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG43" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG44" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG45" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG46" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG47" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG48" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG49" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG5" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG50" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG51" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG52" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG53" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG54" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG55" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG56" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG57" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG58" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG59" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG6" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG60" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG61" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG62" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG63" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG64" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG65" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG66" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG67" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG68" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG69" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG7" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG70" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG71" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG72" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG73" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG74" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG75" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG76" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG77" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG78" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG79" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG8" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG80" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG81" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG82" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG83" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG84" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG85" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG86" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG87" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG88" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG89" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG9" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG90" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG91" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG92" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG93" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG94" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG95" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG96" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG97" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG98" num_pins="1"/>
        <input name="PCIE_CFGERRAERHEADERLOG99" num_pins="1"/>
        <input name="PCIE_CFGERRATOMICEGRESSBLOCKEDN" num_pins="1"/>
        <input name="PCIE_CFGERRCORN" num_pins="1"/>
        <input name="PCIE_CFGERRCPLABORTN" num_pins="1"/>
        <input name="PCIE_CFGERRCPLTIMEOUTN" num_pins="1"/>
        <input name="PCIE_CFGERRCPLUNEXPECTN" num_pins="1"/>
        <input name="PCIE_CFGERRECRCN" num_pins="1"/>
        <input name="PCIE_CFGERRINTERNALCORN" num_pins="1"/>
        <input name="PCIE_CFGERRINTERNALUNCORN" num_pins="1"/>
        <input name="PCIE_CFGERRLOCKEDN" num_pins="1"/>
        <input name="PCIE_CFGERRMALFORMEDN" num_pins="1"/>
        <input name="PCIE_CFGERRMCBLOCKEDN" num_pins="1"/>
        <input name="PCIE_CFGERRNORECOVERYN" num_pins="1"/>
        <input name="PCIE_CFGERRPOISONEDN" num_pins="1"/>
        <input name="PCIE_CFGERRPOSTEDN" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER0" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER1" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER10" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER11" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER12" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER13" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER14" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER15" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER16" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER17" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER18" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER19" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER2" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER20" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER21" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER22" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER23" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER24" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER25" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER26" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER27" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER28" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER29" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER3" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER30" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER31" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER32" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER33" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER34" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER35" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER36" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER37" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER38" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER39" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER4" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER40" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER41" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER42" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER43" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER44" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER45" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER46" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER47" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER5" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER6" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER7" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER8" num_pins="1"/>
        <input name="PCIE_CFGERRTLPCPLHEADER9" num_pins="1"/>
        <input name="PCIE_CFGERRURN" num_pins="1"/>
        <input name="PCIE_CFGFORCECOMMONCLOCKOFF" num_pins="1"/>
        <input name="PCIE_CFGFORCEEXTENDEDSYNCON" num_pins="1"/>
        <input name="PCIE_CFGFORCEMPS0" num_pins="1"/>
        <input name="PCIE_CFGFORCEMPS1" num_pins="1"/>
        <input name="PCIE_CFGFORCEMPS2" num_pins="1"/>
        <input name="PCIE_CFGINTERRUPTASSERTN" num_pins="1"/>
        <input name="PCIE_CFGINTERRUPTDI0" num_pins="1"/>
        <input name="PCIE_CFGINTERRUPTDI1" num_pins="1"/>
        <input name="PCIE_CFGINTERRUPTDI2" num_pins="1"/>
        <input name="PCIE_CFGINTERRUPTDI3" num_pins="1"/>
        <input name="PCIE_CFGINTERRUPTDI4" num_pins="1"/>
        <input name="PCIE_CFGINTERRUPTDI5" num_pins="1"/>
        <input name="PCIE_CFGINTERRUPTDI6" num_pins="1"/>
        <input name="PCIE_CFGINTERRUPTDI7" num_pins="1"/>
        <input name="PCIE_CFGINTERRUPTN" num_pins="1"/>
        <input name="PCIE_CFGINTERRUPTSTATN" num_pins="1"/>
        <input name="PCIE_CFGMGMTBYTEENN0" num_pins="1"/>
        <input name="PCIE_CFGMGMTBYTEENN1" num_pins="1"/>
        <input name="PCIE_CFGMGMTBYTEENN2" num_pins="1"/>
        <input name="PCIE_CFGMGMTBYTEENN3" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI0" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI1" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI10" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI11" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI12" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI13" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI14" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI15" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI16" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI17" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI18" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI19" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI2" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI20" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI21" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI22" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI23" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI24" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI25" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI26" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI27" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI28" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI29" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI3" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI30" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI31" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI4" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI5" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI6" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI7" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI8" num_pins="1"/>
        <input name="PCIE_CFGMGMTDI9" num_pins="1"/>
        <input name="PCIE_CFGMGMTDWADDR0" num_pins="1"/>
        <input name="PCIE_CFGMGMTDWADDR1" num_pins="1"/>
        <input name="PCIE_CFGMGMTDWADDR2" num_pins="1"/>
        <input name="PCIE_CFGMGMTDWADDR3" num_pins="1"/>
        <input name="PCIE_CFGMGMTDWADDR4" num_pins="1"/>
        <input name="PCIE_CFGMGMTDWADDR5" num_pins="1"/>
        <input name="PCIE_CFGMGMTDWADDR6" num_pins="1"/>
        <input name="PCIE_CFGMGMTDWADDR7" num_pins="1"/>
        <input name="PCIE_CFGMGMTDWADDR8" num_pins="1"/>
        <input name="PCIE_CFGMGMTDWADDR9" num_pins="1"/>
        <input name="PCIE_CFGMGMTRDENN" num_pins="1"/>
        <input name="PCIE_CFGMGMTWRENN" num_pins="1"/>
        <input name="PCIE_CFGMGMTWRREADONLYN" num_pins="1"/>
        <input name="PCIE_CFGMGMTWRRW1CASRWN" num_pins="1"/>
        <input name="PCIE_CFGPCIECAPINTERRUPTMSGNUM0" num_pins="1"/>
        <input name="PCIE_CFGPCIECAPINTERRUPTMSGNUM1" num_pins="1"/>
        <input name="PCIE_CFGPCIECAPINTERRUPTMSGNUM2" num_pins="1"/>
        <input name="PCIE_CFGPCIECAPINTERRUPTMSGNUM3" num_pins="1"/>
        <input name="PCIE_CFGPCIECAPINTERRUPTMSGNUM4" num_pins="1"/>
        <input name="PCIE_CFGPMFORCESTATE0" num_pins="1"/>
        <input name="PCIE_CFGPMFORCESTATE1" num_pins="1"/>
        <input name="PCIE_CFGPMFORCESTATEENN" num_pins="1"/>
        <input name="PCIE_CFGPMHALTASPML0SN" num_pins="1"/>
        <input name="PCIE_CFGPMHALTASPML1N" num_pins="1"/>
        <input name="PCIE_CFGPMSENDPMETON" num_pins="1"/>
        <input name="PCIE_CFGPMTURNOFFOKN" num_pins="1"/>
        <input name="PCIE_CFGPMWAKEN" num_pins="1"/>
        <input name="PCIE_CFGPORTNUMBER0" num_pins="1"/>
        <input name="PCIE_CFGPORTNUMBER1" num_pins="1"/>
        <input name="PCIE_CFGPORTNUMBER2" num_pins="1"/>
        <input name="PCIE_CFGPORTNUMBER3" num_pins="1"/>
        <input name="PCIE_CFGPORTNUMBER4" num_pins="1"/>
        <input name="PCIE_CFGPORTNUMBER5" num_pins="1"/>
        <input name="PCIE_CFGPORTNUMBER6" num_pins="1"/>
        <input name="PCIE_CFGPORTNUMBER7" num_pins="1"/>
        <input name="PCIE_CFGREVID0" num_pins="1"/>
        <input name="PCIE_CFGREVID1" num_pins="1"/>
        <input name="PCIE_CFGREVID2" num_pins="1"/>
        <input name="PCIE_CFGREVID3" num_pins="1"/>
        <input name="PCIE_CFGREVID4" num_pins="1"/>
        <input name="PCIE_CFGREVID5" num_pins="1"/>
        <input name="PCIE_CFGREVID6" num_pins="1"/>
        <input name="PCIE_CFGREVID7" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID0" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID1" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID10" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID11" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID12" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID13" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID14" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID15" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID2" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID3" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID4" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID5" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID6" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID7" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID8" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSID9" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID0" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID1" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID10" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID11" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID12" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID13" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID14" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID15" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID2" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID3" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID4" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID5" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID6" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID7" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID8" num_pins="1"/>
        <input name="PCIE_CFGSUBSYSVENDID9" num_pins="1"/>
        <input name="PCIE_CFGTRNPENDINGN" num_pins="1"/>
        <input name="PCIE_CFGVENDID0" num_pins="1"/>
        <input name="PCIE_CFGVENDID1" num_pins="1"/>
        <input name="PCIE_CFGVENDID10" num_pins="1"/>
        <input name="PCIE_CFGVENDID11" num_pins="1"/>
        <input name="PCIE_CFGVENDID12" num_pins="1"/>
        <input name="PCIE_CFGVENDID13" num_pins="1"/>
        <input name="PCIE_CFGVENDID14" num_pins="1"/>
        <input name="PCIE_CFGVENDID15" num_pins="1"/>
        <input name="PCIE_CFGVENDID2" num_pins="1"/>
        <input name="PCIE_CFGVENDID3" num_pins="1"/>
        <input name="PCIE_CFGVENDID4" num_pins="1"/>
        <input name="PCIE_CFGVENDID5" num_pins="1"/>
        <input name="PCIE_CFGVENDID6" num_pins="1"/>
        <input name="PCIE_CFGVENDID7" num_pins="1"/>
        <input name="PCIE_CFGVENDID8" num_pins="1"/>
        <input name="PCIE_CFGVENDID9" num_pins="1"/>
        <input name="PCIE_CMRSTN" num_pins="1"/>
        <input name="PCIE_CMSTICKYRSTN" num_pins="1"/>
        <input name="PCIE_DBGMODE0" num_pins="1"/>
        <input name="PCIE_DBGMODE1" num_pins="1"/>
        <input name="PCIE_DBGSUBMODE" num_pins="1"/>
        <input name="PCIE_DLRSTN" num_pins="1"/>
        <input name="PCIE_DRPADDR0" num_pins="1"/>
        <input name="PCIE_DRPADDR1" num_pins="1"/>
        <input name="PCIE_DRPADDR2" num_pins="1"/>
        <input name="PCIE_DRPADDR3" num_pins="1"/>
        <input name="PCIE_DRPADDR4" num_pins="1"/>
        <input name="PCIE_DRPADDR5" num_pins="1"/>
        <input name="PCIE_DRPADDR6" num_pins="1"/>
        <input name="PCIE_DRPADDR7" num_pins="1"/>
        <input name="PCIE_DRPADDR8" num_pins="1"/>
        <clock name="PCIE_DRPCLK" num_pins="1"/>
        <input name="PCIE_DRPDI0" num_pins="1"/>
        <input name="PCIE_DRPDI1" num_pins="1"/>
        <input name="PCIE_DRPDI10" num_pins="1"/>
        <input name="PCIE_DRPDI11" num_pins="1"/>
        <input name="PCIE_DRPDI12" num_pins="1"/>
        <input name="PCIE_DRPDI13" num_pins="1"/>
        <input name="PCIE_DRPDI14" num_pins="1"/>
        <input name="PCIE_DRPDI15" num_pins="1"/>
        <input name="PCIE_DRPDI2" num_pins="1"/>
        <input name="PCIE_DRPDI3" num_pins="1"/>
        <input name="PCIE_DRPDI4" num_pins="1"/>
        <input name="PCIE_DRPDI5" num_pins="1"/>
        <input name="PCIE_DRPDI6" num_pins="1"/>
        <input name="PCIE_DRPDI7" num_pins="1"/>
        <input name="PCIE_DRPDI8" num_pins="1"/>
        <input name="PCIE_DRPDI9" num_pins="1"/>
        <input name="PCIE_DRPEN" num_pins="1"/>
        <input name="PCIE_DRPWE" num_pins="1"/>
        <input name="PCIE_FUNCLVLRSTN" num_pins="1"/>
        <input name="PCIE_LL2SENDASREQL1" num_pins="1"/>
        <input name="PCIE_LL2SENDENTERL1" num_pins="1"/>
        <input name="PCIE_LL2SENDENTERL23" num_pins="1"/>
        <input name="PCIE_LL2SENDPMACK" num_pins="1"/>
        <input name="PCIE_LL2SUSPENDNOW" num_pins="1"/>
        <input name="PCIE_LL2TLPRCV" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA0" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA1" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA10" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA11" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA12" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA13" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA14" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA15" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA16" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA17" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA18" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA19" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA2" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA20" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA21" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA22" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA23" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA24" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA25" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA26" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA27" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA28" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA29" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA3" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA30" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA31" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA32" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA33" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA34" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA35" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA36" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA37" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA38" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA39" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA4" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA40" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA41" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA42" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA43" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA44" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA45" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA46" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA47" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA48" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA49" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA5" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA50" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA51" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA52" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA53" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA54" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA55" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA56" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA57" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA58" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA59" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA6" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA60" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA61" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA62" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA63" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA64" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA65" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA66" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA67" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA7" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA8" num_pins="1"/>
        <input name="PCIE_MIMRXRDATA9" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA0" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA1" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA10" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA11" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA12" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA13" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA14" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA15" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA16" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA17" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA18" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA19" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA2" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA20" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA21" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA22" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA23" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA24" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA25" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA26" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA27" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA28" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA29" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA3" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA30" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA31" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA32" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA33" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA34" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA35" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA36" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA37" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA38" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA39" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA4" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA40" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA41" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA42" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA43" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA44" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA45" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA46" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA47" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA48" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA49" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA5" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA50" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA51" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA52" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA53" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA54" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA55" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA56" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA57" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA58" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA59" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA6" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA60" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA61" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA62" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA63" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA64" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA65" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA66" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA67" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA68" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA7" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA8" num_pins="1"/>
        <input name="PCIE_MIMTXRDATA9" num_pins="1"/>
        <clock name="PCIE_PIPECLK" num_pins="1"/>
        <input name="PCIE_PIPERX0CHANISALIGNED" num_pins="1"/>
        <input name="PCIE_PIPERX0CHARISK0" num_pins="1"/>
        <input name="PCIE_PIPERX0CHARISK1" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA0" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA1" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA10" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA11" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA12" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA13" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA14" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA15" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA2" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA3" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA4" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA5" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA6" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA7" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA8" num_pins="1"/>
        <input name="PCIE_PIPERX0DATA9" num_pins="1"/>
        <input name="PCIE_PIPERX0ELECIDLE" num_pins="1"/>
        <input name="PCIE_PIPERX0PHYSTATUS" num_pins="1"/>
        <input name="PCIE_PIPERX0STATUS0" num_pins="1"/>
        <input name="PCIE_PIPERX0STATUS1" num_pins="1"/>
        <input name="PCIE_PIPERX0STATUS2" num_pins="1"/>
        <input name="PCIE_PIPERX0VALID" num_pins="1"/>
        <input name="PCIE_PIPERX1CHANISALIGNED" num_pins="1"/>
        <input name="PCIE_PIPERX1CHARISK0" num_pins="1"/>
        <input name="PCIE_PIPERX1CHARISK1" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA0" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA1" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA10" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA11" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA12" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA13" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA14" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA15" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA2" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA3" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA4" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA5" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA6" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA7" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA8" num_pins="1"/>
        <input name="PCIE_PIPERX1DATA9" num_pins="1"/>
        <input name="PCIE_PIPERX1ELECIDLE" num_pins="1"/>
        <input name="PCIE_PIPERX1PHYSTATUS" num_pins="1"/>
        <input name="PCIE_PIPERX1STATUS0" num_pins="1"/>
        <input name="PCIE_PIPERX1STATUS1" num_pins="1"/>
        <input name="PCIE_PIPERX1STATUS2" num_pins="1"/>
        <input name="PCIE_PIPERX1VALID" num_pins="1"/>
        <input name="PCIE_PIPERX2CHANISALIGNED" num_pins="1"/>
        <input name="PCIE_PIPERX2CHARISK0" num_pins="1"/>
        <input name="PCIE_PIPERX2CHARISK1" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA0" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA1" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA10" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA11" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA12" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA13" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA14" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA15" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA2" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA3" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA4" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA5" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA6" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA7" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA8" num_pins="1"/>
        <input name="PCIE_PIPERX2DATA9" num_pins="1"/>
        <input name="PCIE_PIPERX2ELECIDLE" num_pins="1"/>
        <input name="PCIE_PIPERX2PHYSTATUS" num_pins="1"/>
        <input name="PCIE_PIPERX2STATUS0" num_pins="1"/>
        <input name="PCIE_PIPERX2STATUS1" num_pins="1"/>
        <input name="PCIE_PIPERX2STATUS2" num_pins="1"/>
        <input name="PCIE_PIPERX2VALID" num_pins="1"/>
        <input name="PCIE_PIPERX3CHANISALIGNED" num_pins="1"/>
        <input name="PCIE_PIPERX3CHARISK0" num_pins="1"/>
        <input name="PCIE_PIPERX3CHARISK1" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA0" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA1" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA10" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA11" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA12" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA13" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA14" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA15" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA2" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA3" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA4" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA5" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA6" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA7" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA8" num_pins="1"/>
        <input name="PCIE_PIPERX3DATA9" num_pins="1"/>
        <input name="PCIE_PIPERX3ELECIDLE" num_pins="1"/>
        <input name="PCIE_PIPERX3PHYSTATUS" num_pins="1"/>
        <input name="PCIE_PIPERX3STATUS0" num_pins="1"/>
        <input name="PCIE_PIPERX3STATUS1" num_pins="1"/>
        <input name="PCIE_PIPERX3STATUS2" num_pins="1"/>
        <input name="PCIE_PIPERX3VALID" num_pins="1"/>
        <input name="PCIE_PIPERX4CHANISALIGNED" num_pins="1"/>
        <input name="PCIE_PIPERX4CHARISK0" num_pins="1"/>
        <input name="PCIE_PIPERX4CHARISK1" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA0" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA1" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA10" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA11" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA12" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA13" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA14" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA15" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA2" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA3" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA4" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA5" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA6" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA7" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA8" num_pins="1"/>
        <input name="PCIE_PIPERX4DATA9" num_pins="1"/>
        <input name="PCIE_PIPERX4ELECIDLE" num_pins="1"/>
        <input name="PCIE_PIPERX4PHYSTATUS" num_pins="1"/>
        <input name="PCIE_PIPERX4STATUS0" num_pins="1"/>
        <input name="PCIE_PIPERX4STATUS1" num_pins="1"/>
        <input name="PCIE_PIPERX4STATUS2" num_pins="1"/>
        <input name="PCIE_PIPERX4VALID" num_pins="1"/>
        <input name="PCIE_PIPERX5CHANISALIGNED" num_pins="1"/>
        <input name="PCIE_PIPERX5CHARISK0" num_pins="1"/>
        <input name="PCIE_PIPERX5CHARISK1" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA0" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA1" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA10" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA11" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA12" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA13" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA14" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA15" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA2" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA3" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA4" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA5" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA6" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA7" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA8" num_pins="1"/>
        <input name="PCIE_PIPERX5DATA9" num_pins="1"/>
        <input name="PCIE_PIPERX5ELECIDLE" num_pins="1"/>
        <input name="PCIE_PIPERX5PHYSTATUS" num_pins="1"/>
        <input name="PCIE_PIPERX5STATUS0" num_pins="1"/>
        <input name="PCIE_PIPERX5STATUS1" num_pins="1"/>
        <input name="PCIE_PIPERX5STATUS2" num_pins="1"/>
        <input name="PCIE_PIPERX5VALID" num_pins="1"/>
        <input name="PCIE_PIPERX6CHANISALIGNED" num_pins="1"/>
        <input name="PCIE_PIPERX6CHARISK0" num_pins="1"/>
        <input name="PCIE_PIPERX6CHARISK1" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA0" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA1" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA10" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA11" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA12" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA13" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA14" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA15" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA2" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA3" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA4" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA5" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA6" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA7" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA8" num_pins="1"/>
        <input name="PCIE_PIPERX6DATA9" num_pins="1"/>
        <input name="PCIE_PIPERX6ELECIDLE" num_pins="1"/>
        <input name="PCIE_PIPERX6PHYSTATUS" num_pins="1"/>
        <input name="PCIE_PIPERX6STATUS0" num_pins="1"/>
        <input name="PCIE_PIPERX6STATUS1" num_pins="1"/>
        <input name="PCIE_PIPERX6STATUS2" num_pins="1"/>
        <input name="PCIE_PIPERX6VALID" num_pins="1"/>
        <input name="PCIE_PIPERX7CHANISALIGNED" num_pins="1"/>
        <input name="PCIE_PIPERX7CHARISK0" num_pins="1"/>
        <input name="PCIE_PIPERX7CHARISK1" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA0" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA1" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA10" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA11" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA12" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA13" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA14" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA15" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA2" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA3" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA4" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA5" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA6" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA7" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA8" num_pins="1"/>
        <input name="PCIE_PIPERX7DATA9" num_pins="1"/>
        <input name="PCIE_PIPERX7ELECIDLE" num_pins="1"/>
        <input name="PCIE_PIPERX7PHYSTATUS" num_pins="1"/>
        <input name="PCIE_PIPERX7STATUS0" num_pins="1"/>
        <input name="PCIE_PIPERX7STATUS1" num_pins="1"/>
        <input name="PCIE_PIPERX7STATUS2" num_pins="1"/>
        <input name="PCIE_PIPERX7VALID" num_pins="1"/>
        <input name="PCIE_PL2DIRECTEDLSTATE0" num_pins="1"/>
        <input name="PCIE_PL2DIRECTEDLSTATE1" num_pins="1"/>
        <input name="PCIE_PL2DIRECTEDLSTATE2" num_pins="1"/>
        <input name="PCIE_PL2DIRECTEDLSTATE3" num_pins="1"/>
        <input name="PCIE_PL2DIRECTEDLSTATE4" num_pins="1"/>
        <input name="PCIE_PLDBGMODE0" num_pins="1"/>
        <input name="PCIE_PLDBGMODE1" num_pins="1"/>
        <input name="PCIE_PLDBGMODE2" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLINKAUTON" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLINKCHANGE0" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLINKCHANGE1" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLINKSPEED" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLINKWIDTH0" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLINKWIDTH1" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLTSSMNEW0" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLTSSMNEW1" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLTSSMNEW2" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLTSSMNEW3" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLTSSMNEW4" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLTSSMNEW5" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLTSSMNEWVLD" num_pins="1"/>
        <input name="PCIE_PLDIRECTEDLTSSMSTALL" num_pins="1"/>
        <input name="PCIE_PLDOWNSTREAMDEEMPHSOURCE" num_pins="1"/>
        <input name="PCIE_PLRSTN" num_pins="1"/>
        <input name="PCIE_PLTRANSMITHOTRST" num_pins="1"/>
        <input name="PCIE_PLUPSTREAMPREFERDEEMPH" num_pins="1"/>
        <input name="PCIE_PMVDIVIDE0" num_pins="1"/>
        <input name="PCIE_PMVDIVIDE1" num_pins="1"/>
        <input name="PCIE_PMVSELECT0" num_pins="1"/>
        <input name="PCIE_PMVSELECT1" num_pins="1"/>
        <input name="PCIE_PMVSELECT2" num_pins="1"/>
        <input name="PCIE_SYSRSTN" num_pins="1"/>
        <input name="PCIE_TL2ASPMSUSPENDCREDITCHECK" num_pins="1"/>
        <input name="PCIE_TL2PPMSUSPENDREQ" num_pins="1"/>
        <input name="PCIE_TLRSTN" num_pins="1"/>
        <input name="PCIE_TRNFCSEL0" num_pins="1"/>
        <input name="PCIE_TRNFCSEL1" num_pins="1"/>
        <input name="PCIE_TRNFCSEL2" num_pins="1"/>
        <input name="PCIE_TRNRDSTRDY" num_pins="1"/>
        <input name="PCIE_TRNRFCPRET" num_pins="1"/>
        <input name="PCIE_TRNRNPOK" num_pins="1"/>
        <input name="PCIE_TRNRNPREQ" num_pins="1"/>
        <input name="PCIE_TRNTCFGGNT" num_pins="1"/>
        <input name="PCIE_TRNTD0" num_pins="1"/>
        <input name="PCIE_TRNTD1" num_pins="1"/>
        <input name="PCIE_TRNTD10" num_pins="1"/>
        <input name="PCIE_TRNTD100" num_pins="1"/>
        <input name="PCIE_TRNTD101" num_pins="1"/>
        <input name="PCIE_TRNTD102" num_pins="1"/>
        <input name="PCIE_TRNTD103" num_pins="1"/>
        <input name="PCIE_TRNTD104" num_pins="1"/>
        <input name="PCIE_TRNTD105" num_pins="1"/>
        <input name="PCIE_TRNTD106" num_pins="1"/>
        <input name="PCIE_TRNTD107" num_pins="1"/>
        <input name="PCIE_TRNTD108" num_pins="1"/>
        <input name="PCIE_TRNTD109" num_pins="1"/>
        <input name="PCIE_TRNTD11" num_pins="1"/>
        <input name="PCIE_TRNTD110" num_pins="1"/>
        <input name="PCIE_TRNTD111" num_pins="1"/>
        <input name="PCIE_TRNTD112" num_pins="1"/>
        <input name="PCIE_TRNTD113" num_pins="1"/>
        <input name="PCIE_TRNTD114" num_pins="1"/>
        <input name="PCIE_TRNTD115" num_pins="1"/>
        <input name="PCIE_TRNTD116" num_pins="1"/>
        <input name="PCIE_TRNTD117" num_pins="1"/>
        <input name="PCIE_TRNTD118" num_pins="1"/>
        <input name="PCIE_TRNTD119" num_pins="1"/>
        <input name="PCIE_TRNTD12" num_pins="1"/>
        <input name="PCIE_TRNTD120" num_pins="1"/>
        <input name="PCIE_TRNTD121" num_pins="1"/>
        <input name="PCIE_TRNTD122" num_pins="1"/>
        <input name="PCIE_TRNTD123" num_pins="1"/>
        <input name="PCIE_TRNTD124" num_pins="1"/>
        <input name="PCIE_TRNTD125" num_pins="1"/>
        <input name="PCIE_TRNTD126" num_pins="1"/>
        <input name="PCIE_TRNTD127" num_pins="1"/>
        <input name="PCIE_TRNTD13" num_pins="1"/>
        <input name="PCIE_TRNTD14" num_pins="1"/>
        <input name="PCIE_TRNTD15" num_pins="1"/>
        <input name="PCIE_TRNTD16" num_pins="1"/>
        <input name="PCIE_TRNTD17" num_pins="1"/>
        <input name="PCIE_TRNTD18" num_pins="1"/>
        <input name="PCIE_TRNTD19" num_pins="1"/>
        <input name="PCIE_TRNTD2" num_pins="1"/>
        <input name="PCIE_TRNTD20" num_pins="1"/>
        <input name="PCIE_TRNTD21" num_pins="1"/>
        <input name="PCIE_TRNTD22" num_pins="1"/>
        <input name="PCIE_TRNTD23" num_pins="1"/>
        <input name="PCIE_TRNTD24" num_pins="1"/>
        <input name="PCIE_TRNTD25" num_pins="1"/>
        <input name="PCIE_TRNTD26" num_pins="1"/>
        <input name="PCIE_TRNTD27" num_pins="1"/>
        <input name="PCIE_TRNTD28" num_pins="1"/>
        <input name="PCIE_TRNTD29" num_pins="1"/>
        <input name="PCIE_TRNTD3" num_pins="1"/>
        <input name="PCIE_TRNTD30" num_pins="1"/>
        <input name="PCIE_TRNTD31" num_pins="1"/>
        <input name="PCIE_TRNTD32" num_pins="1"/>
        <input name="PCIE_TRNTD33" num_pins="1"/>
        <input name="PCIE_TRNTD34" num_pins="1"/>
        <input name="PCIE_TRNTD35" num_pins="1"/>
        <input name="PCIE_TRNTD36" num_pins="1"/>
        <input name="PCIE_TRNTD37" num_pins="1"/>
        <input name="PCIE_TRNTD38" num_pins="1"/>
        <input name="PCIE_TRNTD39" num_pins="1"/>
        <input name="PCIE_TRNTD4" num_pins="1"/>
        <input name="PCIE_TRNTD40" num_pins="1"/>
        <input name="PCIE_TRNTD41" num_pins="1"/>
        <input name="PCIE_TRNTD42" num_pins="1"/>
        <input name="PCIE_TRNTD43" num_pins="1"/>
        <input name="PCIE_TRNTD44" num_pins="1"/>
        <input name="PCIE_TRNTD45" num_pins="1"/>
        <input name="PCIE_TRNTD46" num_pins="1"/>
        <input name="PCIE_TRNTD47" num_pins="1"/>
        <input name="PCIE_TRNTD48" num_pins="1"/>
        <input name="PCIE_TRNTD49" num_pins="1"/>
        <input name="PCIE_TRNTD5" num_pins="1"/>
        <input name="PCIE_TRNTD50" num_pins="1"/>
        <input name="PCIE_TRNTD51" num_pins="1"/>
        <input name="PCIE_TRNTD52" num_pins="1"/>
        <input name="PCIE_TRNTD53" num_pins="1"/>
        <input name="PCIE_TRNTD54" num_pins="1"/>
        <input name="PCIE_TRNTD55" num_pins="1"/>
        <input name="PCIE_TRNTD56" num_pins="1"/>
        <input name="PCIE_TRNTD57" num_pins="1"/>
        <input name="PCIE_TRNTD58" num_pins="1"/>
        <input name="PCIE_TRNTD59" num_pins="1"/>
        <input name="PCIE_TRNTD6" num_pins="1"/>
        <input name="PCIE_TRNTD60" num_pins="1"/>
        <input name="PCIE_TRNTD61" num_pins="1"/>
        <input name="PCIE_TRNTD62" num_pins="1"/>
        <input name="PCIE_TRNTD63" num_pins="1"/>
        <input name="PCIE_TRNTD64" num_pins="1"/>
        <input name="PCIE_TRNTD65" num_pins="1"/>
        <input name="PCIE_TRNTD66" num_pins="1"/>
        <input name="PCIE_TRNTD67" num_pins="1"/>
        <input name="PCIE_TRNTD68" num_pins="1"/>
        <input name="PCIE_TRNTD69" num_pins="1"/>
        <input name="PCIE_TRNTD7" num_pins="1"/>
        <input name="PCIE_TRNTD70" num_pins="1"/>
        <input name="PCIE_TRNTD71" num_pins="1"/>
        <input name="PCIE_TRNTD72" num_pins="1"/>
        <input name="PCIE_TRNTD73" num_pins="1"/>
        <input name="PCIE_TRNTD74" num_pins="1"/>
        <input name="PCIE_TRNTD75" num_pins="1"/>
        <input name="PCIE_TRNTD76" num_pins="1"/>
        <input name="PCIE_TRNTD77" num_pins="1"/>
        <input name="PCIE_TRNTD78" num_pins="1"/>
        <input name="PCIE_TRNTD79" num_pins="1"/>
        <input name="PCIE_TRNTD8" num_pins="1"/>
        <input name="PCIE_TRNTD80" num_pins="1"/>
        <input name="PCIE_TRNTD81" num_pins="1"/>
        <input name="PCIE_TRNTD82" num_pins="1"/>
        <input name="PCIE_TRNTD83" num_pins="1"/>
        <input name="PCIE_TRNTD84" num_pins="1"/>
        <input name="PCIE_TRNTD85" num_pins="1"/>
        <input name="PCIE_TRNTD86" num_pins="1"/>
        <input name="PCIE_TRNTD87" num_pins="1"/>
        <input name="PCIE_TRNTD88" num_pins="1"/>
        <input name="PCIE_TRNTD89" num_pins="1"/>
        <input name="PCIE_TRNTD9" num_pins="1"/>
        <input name="PCIE_TRNTD90" num_pins="1"/>
        <input name="PCIE_TRNTD91" num_pins="1"/>
        <input name="PCIE_TRNTD92" num_pins="1"/>
        <input name="PCIE_TRNTD93" num_pins="1"/>
        <input name="PCIE_TRNTD94" num_pins="1"/>
        <input name="PCIE_TRNTD95" num_pins="1"/>
        <input name="PCIE_TRNTD96" num_pins="1"/>
        <input name="PCIE_TRNTD97" num_pins="1"/>
        <input name="PCIE_TRNTD98" num_pins="1"/>
        <input name="PCIE_TRNTD99" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA0" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA1" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA10" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA11" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA12" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA13" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA14" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA15" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA16" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA17" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA18" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA19" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA2" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA20" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA21" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA22" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA23" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA24" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA25" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA26" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA27" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA28" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA29" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA3" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA30" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA31" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA4" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA5" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA6" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA7" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA8" num_pins="1"/>
        <input name="PCIE_TRNTDLLPDATA9" num_pins="1"/>
        <input name="PCIE_TRNTDLLPSRCRDY" num_pins="1"/>
        <input name="PCIE_TRNTECRCGEN" num_pins="1"/>
        <input name="PCIE_TRNTEOF" num_pins="1"/>
        <input name="PCIE_TRNTERRFWD" num_pins="1"/>
        <input name="PCIE_TRNTREM0" num_pins="1"/>
        <input name="PCIE_TRNTREM1" num_pins="1"/>
        <input name="PCIE_TRNTSOF" num_pins="1"/>
        <input name="PCIE_TRNTSRCDSC" num_pins="1"/>
        <input name="PCIE_TRNTSRCRDY" num_pins="1"/>
        <input name="PCIE_TRNTSTR" num_pins="1"/>
        <clock name="PCIE_USERCLK" num_pins="1"/>
        <clock name="PCIE_USERCLK2" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="PCIE_CFGAERECRCCHECKEN" num_pins="1"/>
        <output name="PCIE_CFGAERECRCGENEN" num_pins="1"/>
        <output name="PCIE_CFGAERROOTERRCORRERRRECEIVED" num_pins="1"/>
        <output name="PCIE_CFGAERROOTERRCORRERRREPORTINGEN" num_pins="1"/>
        <output name="PCIE_CFGAERROOTERRFATALERRRECEIVED" num_pins="1"/>
        <output name="PCIE_CFGAERROOTERRFATALERRREPORTINGEN" num_pins="1"/>
        <output name="PCIE_CFGAERROOTERRNONFATALERRRECEIVED" num_pins="1"/>
        <output name="PCIE_CFGAERROOTERRNONFATALERRREPORTINGEN" num_pins="1"/>
        <output name="PCIE_CFGBRIDGESERREN" num_pins="1"/>
        <output name="PCIE_CFGCOMMANDBUSMASTERENABLE" num_pins="1"/>
        <output name="PCIE_CFGCOMMANDINTERRUPTDISABLE" num_pins="1"/>
        <output name="PCIE_CFGCOMMANDIOENABLE" num_pins="1"/>
        <output name="PCIE_CFGCOMMANDMEMENABLE" num_pins="1"/>
        <output name="PCIE_CFGCOMMANDSERREN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2ARIFORWARDEN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2ATOMICEGRESSBLOCK" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2ATOMICREQUESTEREN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2CPLTIMEOUTDIS" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL0" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL1" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL2" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL3" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2IDOCPLEN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2IDOREQEN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2LTREN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROL2TLPPREFIXBLOCK" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLAUXPOWEREN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLCORRERRREPORTINGEN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLENABLERO" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLEXTTAGEN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLFATALERRREPORTINGEN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLMAXPAYLOAD0" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLMAXPAYLOAD1" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLMAXPAYLOAD2" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLMAXREADREQ0" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLMAXREADREQ1" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLMAXREADREQ2" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLNONFATALREPORTINGEN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLNOSNOOPEN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLPHANTOMEN" num_pins="1"/>
        <output name="PCIE_CFGDEVCONTROLURERRREPORTINGEN" num_pins="1"/>
        <output name="PCIE_CFGDEVSTATUSCORRERRDETECTED" num_pins="1"/>
        <output name="PCIE_CFGDEVSTATUSFATALERRDETECTED" num_pins="1"/>
        <output name="PCIE_CFGDEVSTATUSNONFATALERRDETECTED" num_pins="1"/>
        <output name="PCIE_CFGDEVSTATUSURDETECTED" num_pins="1"/>
        <output name="PCIE_CFGERRAERHEADERLOGSETN" num_pins="1"/>
        <output name="PCIE_CFGERRCPLRDYN" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTDO0" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTDO1" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTDO2" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTDO3" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTDO4" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTDO5" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTDO6" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTDO7" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTMMENABLE0" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTMMENABLE1" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTMMENABLE2" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTMSIENABLE" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTMSIXENABLE" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTMSIXFM" num_pins="1"/>
        <output name="PCIE_CFGINTERRUPTRDYN" num_pins="1"/>
        <output name="PCIE_CFGLINKCONTROLASPMCONTROL0" num_pins="1"/>
        <output name="PCIE_CFGLINKCONTROLASPMCONTROL1" num_pins="1"/>
        <output name="PCIE_CFGLINKCONTROLAUTOBANDWIDTHINTEN" num_pins="1"/>
        <output name="PCIE_CFGLINKCONTROLBANDWIDTHINTEN" num_pins="1"/>
        <output name="PCIE_CFGLINKCONTROLCLOCKPMEN" num_pins="1"/>
        <output name="PCIE_CFGLINKCONTROLCOMMONCLOCK" num_pins="1"/>
        <output name="PCIE_CFGLINKCONTROLEXTENDEDSYNC" num_pins="1"/>
        <output name="PCIE_CFGLINKCONTROLHWAUTOWIDTHDIS" num_pins="1"/>
        <output name="PCIE_CFGLINKCONTROLLINKDISABLE" num_pins="1"/>
        <output name="PCIE_CFGLINKCONTROLRCB" num_pins="1"/>
        <output name="PCIE_CFGLINKCONTROLRETRAINLINK" num_pins="1"/>
        <output name="PCIE_CFGLINKSTATUSAUTOBANDWIDTHSTATUS" num_pins="1"/>
        <output name="PCIE_CFGLINKSTATUSBANDWIDTHSTATUS" num_pins="1"/>
        <output name="PCIE_CFGLINKSTATUSCURRENTSPEED0" num_pins="1"/>
        <output name="PCIE_CFGLINKSTATUSCURRENTSPEED1" num_pins="1"/>
        <output name="PCIE_CFGLINKSTATUSDLLACTIVE" num_pins="1"/>
        <output name="PCIE_CFGLINKSTATUSLINKTRAINING" num_pins="1"/>
        <output name="PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH0" num_pins="1"/>
        <output name="PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH1" num_pins="1"/>
        <output name="PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH2" num_pins="1"/>
        <output name="PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH3" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO0" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO1" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO10" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO11" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO12" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO13" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO14" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO15" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO16" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO17" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO18" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO19" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO2" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO20" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO21" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO22" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO23" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO24" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO25" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO26" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO27" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO28" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO29" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO3" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO30" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO31" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO4" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO5" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO6" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO7" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO8" num_pins="1"/>
        <output name="PCIE_CFGMGMTDO9" num_pins="1"/>
        <output name="PCIE_CFGMGMTRDWRDONEN" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA0" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA1" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA10" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA11" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA12" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA13" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA14" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA15" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA2" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA3" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA4" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA5" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA6" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA7" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA8" num_pins="1"/>
        <output name="PCIE_CFGMSGDATA9" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVED" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDASSERTINTA" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDASSERTINTB" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDASSERTINTC" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDASSERTINTD" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDDEASSERTINTA" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDDEASSERTINTB" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDDEASSERTINTC" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDDEASSERTINTD" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDERRCOR" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDERRFATAL" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDERRNONFATAL" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDPMASNAK" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDPMETO" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDPMETOACK" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDPMPME" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDSETSLOTPOWERLIMIT" num_pins="1"/>
        <output name="PCIE_CFGMSGRECEIVEDUNLOCK" num_pins="1"/>
        <output name="PCIE_CFGPCIELINKSTATE0" num_pins="1"/>
        <output name="PCIE_CFGPCIELINKSTATE1" num_pins="1"/>
        <output name="PCIE_CFGPCIELINKSTATE2" num_pins="1"/>
        <output name="PCIE_CFGPMCSRPMEEN" num_pins="1"/>
        <output name="PCIE_CFGPMCSRPMESTATUS" num_pins="1"/>
        <output name="PCIE_CFGPMCSRPOWERSTATE0" num_pins="1"/>
        <output name="PCIE_CFGPMCSRPOWERSTATE1" num_pins="1"/>
        <output name="PCIE_CFGPMRCVASREQL1N" num_pins="1"/>
        <output name="PCIE_CFGPMRCVENTERL1N" num_pins="1"/>
        <output name="PCIE_CFGPMRCVENTERL23N" num_pins="1"/>
        <output name="PCIE_CFGPMRCVREQACKN" num_pins="1"/>
        <output name="PCIE_CFGROOTCONTROLPMEINTEN" num_pins="1"/>
        <output name="PCIE_CFGROOTCONTROLSYSERRCORRERREN" num_pins="1"/>
        <output name="PCIE_CFGROOTCONTROLSYSERRFATALERREN" num_pins="1"/>
        <output name="PCIE_CFGROOTCONTROLSYSERRNONFATALERREN" num_pins="1"/>
        <output name="PCIE_CFGSLOTCONTROLELECTROMECHILCTLPULSE" num_pins="1"/>
        <output name="PCIE_CFGTRANSACTION" num_pins="1"/>
        <output name="PCIE_CFGTRANSACTIONADDR0" num_pins="1"/>
        <output name="PCIE_CFGTRANSACTIONADDR1" num_pins="1"/>
        <output name="PCIE_CFGTRANSACTIONADDR2" num_pins="1"/>
        <output name="PCIE_CFGTRANSACTIONADDR3" num_pins="1"/>
        <output name="PCIE_CFGTRANSACTIONADDR4" num_pins="1"/>
        <output name="PCIE_CFGTRANSACTIONADDR5" num_pins="1"/>
        <output name="PCIE_CFGTRANSACTIONADDR6" num_pins="1"/>
        <output name="PCIE_CFGTRANSACTIONTYPE" num_pins="1"/>
        <output name="PCIE_CFGVCTCVCMAP0" num_pins="1"/>
        <output name="PCIE_CFGVCTCVCMAP1" num_pins="1"/>
        <output name="PCIE_CFGVCTCVCMAP2" num_pins="1"/>
        <output name="PCIE_CFGVCTCVCMAP3" num_pins="1"/>
        <output name="PCIE_CFGVCTCVCMAP4" num_pins="1"/>
        <output name="PCIE_CFGVCTCVCMAP5" num_pins="1"/>
        <output name="PCIE_CFGVCTCVCMAP6" num_pins="1"/>
        <output name="PCIE_DBGSCLRA" num_pins="1"/>
        <output name="PCIE_DBGSCLRB" num_pins="1"/>
        <output name="PCIE_DBGSCLRC" num_pins="1"/>
        <output name="PCIE_DBGSCLRD" num_pins="1"/>
        <output name="PCIE_DBGSCLRE" num_pins="1"/>
        <output name="PCIE_DBGSCLRF" num_pins="1"/>
        <output name="PCIE_DBGSCLRG" num_pins="1"/>
        <output name="PCIE_DBGSCLRH" num_pins="1"/>
        <output name="PCIE_DBGSCLRI" num_pins="1"/>
        <output name="PCIE_DBGSCLRJ" num_pins="1"/>
        <output name="PCIE_DBGSCLRK" num_pins="1"/>
        <output name="PCIE_DBGVECA0" num_pins="1"/>
        <output name="PCIE_DBGVECA1" num_pins="1"/>
        <output name="PCIE_DBGVECA10" num_pins="1"/>
        <output name="PCIE_DBGVECA11" num_pins="1"/>
        <output name="PCIE_DBGVECA12" num_pins="1"/>
        <output name="PCIE_DBGVECA13" num_pins="1"/>
        <output name="PCIE_DBGVECA14" num_pins="1"/>
        <output name="PCIE_DBGVECA15" num_pins="1"/>
        <output name="PCIE_DBGVECA16" num_pins="1"/>
        <output name="PCIE_DBGVECA17" num_pins="1"/>
        <output name="PCIE_DBGVECA18" num_pins="1"/>
        <output name="PCIE_DBGVECA19" num_pins="1"/>
        <output name="PCIE_DBGVECA2" num_pins="1"/>
        <output name="PCIE_DBGVECA20" num_pins="1"/>
        <output name="PCIE_DBGVECA21" num_pins="1"/>
        <output name="PCIE_DBGVECA22" num_pins="1"/>
        <output name="PCIE_DBGVECA23" num_pins="1"/>
        <output name="PCIE_DBGVECA24" num_pins="1"/>
        <output name="PCIE_DBGVECA25" num_pins="1"/>
        <output name="PCIE_DBGVECA26" num_pins="1"/>
        <output name="PCIE_DBGVECA27" num_pins="1"/>
        <output name="PCIE_DBGVECA28" num_pins="1"/>
        <output name="PCIE_DBGVECA29" num_pins="1"/>
        <output name="PCIE_DBGVECA3" num_pins="1"/>
        <output name="PCIE_DBGVECA30" num_pins="1"/>
        <output name="PCIE_DBGVECA31" num_pins="1"/>
        <output name="PCIE_DBGVECA32" num_pins="1"/>
        <output name="PCIE_DBGVECA33" num_pins="1"/>
        <output name="PCIE_DBGVECA34" num_pins="1"/>
        <output name="PCIE_DBGVECA35" num_pins="1"/>
        <output name="PCIE_DBGVECA36" num_pins="1"/>
        <output name="PCIE_DBGVECA37" num_pins="1"/>
        <output name="PCIE_DBGVECA38" num_pins="1"/>
        <output name="PCIE_DBGVECA39" num_pins="1"/>
        <output name="PCIE_DBGVECA4" num_pins="1"/>
        <output name="PCIE_DBGVECA40" num_pins="1"/>
        <output name="PCIE_DBGVECA41" num_pins="1"/>
        <output name="PCIE_DBGVECA42" num_pins="1"/>
        <output name="PCIE_DBGVECA43" num_pins="1"/>
        <output name="PCIE_DBGVECA44" num_pins="1"/>
        <output name="PCIE_DBGVECA45" num_pins="1"/>
        <output name="PCIE_DBGVECA46" num_pins="1"/>
        <output name="PCIE_DBGVECA47" num_pins="1"/>
        <output name="PCIE_DBGVECA48" num_pins="1"/>
        <output name="PCIE_DBGVECA49" num_pins="1"/>
        <output name="PCIE_DBGVECA5" num_pins="1"/>
        <output name="PCIE_DBGVECA50" num_pins="1"/>
        <output name="PCIE_DBGVECA51" num_pins="1"/>
        <output name="PCIE_DBGVECA52" num_pins="1"/>
        <output name="PCIE_DBGVECA53" num_pins="1"/>
        <output name="PCIE_DBGVECA54" num_pins="1"/>
        <output name="PCIE_DBGVECA55" num_pins="1"/>
        <output name="PCIE_DBGVECA56" num_pins="1"/>
        <output name="PCIE_DBGVECA57" num_pins="1"/>
        <output name="PCIE_DBGVECA58" num_pins="1"/>
        <output name="PCIE_DBGVECA59" num_pins="1"/>
        <output name="PCIE_DBGVECA6" num_pins="1"/>
        <output name="PCIE_DBGVECA60" num_pins="1"/>
        <output name="PCIE_DBGVECA61" num_pins="1"/>
        <output name="PCIE_DBGVECA62" num_pins="1"/>
        <output name="PCIE_DBGVECA63" num_pins="1"/>
        <output name="PCIE_DBGVECA7" num_pins="1"/>
        <output name="PCIE_DBGVECA8" num_pins="1"/>
        <output name="PCIE_DBGVECA9" num_pins="1"/>
        <output name="PCIE_DBGVECB0" num_pins="1"/>
        <output name="PCIE_DBGVECB1" num_pins="1"/>
        <output name="PCIE_DBGVECB10" num_pins="1"/>
        <output name="PCIE_DBGVECB11" num_pins="1"/>
        <output name="PCIE_DBGVECB12" num_pins="1"/>
        <output name="PCIE_DBGVECB13" num_pins="1"/>
        <output name="PCIE_DBGVECB14" num_pins="1"/>
        <output name="PCIE_DBGVECB15" num_pins="1"/>
        <output name="PCIE_DBGVECB16" num_pins="1"/>
        <output name="PCIE_DBGVECB17" num_pins="1"/>
        <output name="PCIE_DBGVECB18" num_pins="1"/>
        <output name="PCIE_DBGVECB19" num_pins="1"/>
        <output name="PCIE_DBGVECB2" num_pins="1"/>
        <output name="PCIE_DBGVECB20" num_pins="1"/>
        <output name="PCIE_DBGVECB21" num_pins="1"/>
        <output name="PCIE_DBGVECB22" num_pins="1"/>
        <output name="PCIE_DBGVECB23" num_pins="1"/>
        <output name="PCIE_DBGVECB24" num_pins="1"/>
        <output name="PCIE_DBGVECB25" num_pins="1"/>
        <output name="PCIE_DBGVECB26" num_pins="1"/>
        <output name="PCIE_DBGVECB27" num_pins="1"/>
        <output name="PCIE_DBGVECB28" num_pins="1"/>
        <output name="PCIE_DBGVECB29" num_pins="1"/>
        <output name="PCIE_DBGVECB3" num_pins="1"/>
        <output name="PCIE_DBGVECB30" num_pins="1"/>
        <output name="PCIE_DBGVECB31" num_pins="1"/>
        <output name="PCIE_DBGVECB32" num_pins="1"/>
        <output name="PCIE_DBGVECB33" num_pins="1"/>
        <output name="PCIE_DBGVECB34" num_pins="1"/>
        <output name="PCIE_DBGVECB35" num_pins="1"/>
        <output name="PCIE_DBGVECB36" num_pins="1"/>
        <output name="PCIE_DBGVECB37" num_pins="1"/>
        <output name="PCIE_DBGVECB38" num_pins="1"/>
        <output name="PCIE_DBGVECB39" num_pins="1"/>
        <output name="PCIE_DBGVECB4" num_pins="1"/>
        <output name="PCIE_DBGVECB40" num_pins="1"/>
        <output name="PCIE_DBGVECB41" num_pins="1"/>
        <output name="PCIE_DBGVECB42" num_pins="1"/>
        <output name="PCIE_DBGVECB43" num_pins="1"/>
        <output name="PCIE_DBGVECB44" num_pins="1"/>
        <output name="PCIE_DBGVECB45" num_pins="1"/>
        <output name="PCIE_DBGVECB46" num_pins="1"/>
        <output name="PCIE_DBGVECB47" num_pins="1"/>
        <output name="PCIE_DBGVECB48" num_pins="1"/>
        <output name="PCIE_DBGVECB49" num_pins="1"/>
        <output name="PCIE_DBGVECB5" num_pins="1"/>
        <output name="PCIE_DBGVECB50" num_pins="1"/>
        <output name="PCIE_DBGVECB51" num_pins="1"/>
        <output name="PCIE_DBGVECB52" num_pins="1"/>
        <output name="PCIE_DBGVECB53" num_pins="1"/>
        <output name="PCIE_DBGVECB54" num_pins="1"/>
        <output name="PCIE_DBGVECB55" num_pins="1"/>
        <output name="PCIE_DBGVECB56" num_pins="1"/>
        <output name="PCIE_DBGVECB57" num_pins="1"/>
        <output name="PCIE_DBGVECB58" num_pins="1"/>
        <output name="PCIE_DBGVECB59" num_pins="1"/>
        <output name="PCIE_DBGVECB6" num_pins="1"/>
        <output name="PCIE_DBGVECB60" num_pins="1"/>
        <output name="PCIE_DBGVECB61" num_pins="1"/>
        <output name="PCIE_DBGVECB62" num_pins="1"/>
        <output name="PCIE_DBGVECB63" num_pins="1"/>
        <output name="PCIE_DBGVECB7" num_pins="1"/>
        <output name="PCIE_DBGVECB8" num_pins="1"/>
        <output name="PCIE_DBGVECB9" num_pins="1"/>
        <output name="PCIE_DBGVECC0" num_pins="1"/>
        <output name="PCIE_DBGVECC1" num_pins="1"/>
        <output name="PCIE_DBGVECC10" num_pins="1"/>
        <output name="PCIE_DBGVECC11" num_pins="1"/>
        <output name="PCIE_DBGVECC2" num_pins="1"/>
        <output name="PCIE_DBGVECC3" num_pins="1"/>
        <output name="PCIE_DBGVECC4" num_pins="1"/>
        <output name="PCIE_DBGVECC5" num_pins="1"/>
        <output name="PCIE_DBGVECC6" num_pins="1"/>
        <output name="PCIE_DBGVECC7" num_pins="1"/>
        <output name="PCIE_DBGVECC8" num_pins="1"/>
        <output name="PCIE_DBGVECC9" num_pins="1"/>
        <output name="PCIE_DRPDO0" num_pins="1"/>
        <output name="PCIE_DRPDO1" num_pins="1"/>
        <output name="PCIE_DRPDO10" num_pins="1"/>
        <output name="PCIE_DRPDO11" num_pins="1"/>
        <output name="PCIE_DRPDO12" num_pins="1"/>
        <output name="PCIE_DRPDO13" num_pins="1"/>
        <output name="PCIE_DRPDO14" num_pins="1"/>
        <output name="PCIE_DRPDO15" num_pins="1"/>
        <output name="PCIE_DRPDO2" num_pins="1"/>
        <output name="PCIE_DRPDO3" num_pins="1"/>
        <output name="PCIE_DRPDO4" num_pins="1"/>
        <output name="PCIE_DRPDO5" num_pins="1"/>
        <output name="PCIE_DRPDO6" num_pins="1"/>
        <output name="PCIE_DRPDO7" num_pins="1"/>
        <output name="PCIE_DRPDO8" num_pins="1"/>
        <output name="PCIE_DRPDO9" num_pins="1"/>
        <output name="PCIE_DRPRDY" num_pins="1"/>
        <output name="PCIE_LL2BADDLLPERR" num_pins="1"/>
        <output name="PCIE_LL2BADTLPERR" num_pins="1"/>
        <output name="PCIE_LL2LINKSTATUS0" num_pins="1"/>
        <output name="PCIE_LL2LINKSTATUS1" num_pins="1"/>
        <output name="PCIE_LL2LINKSTATUS2" num_pins="1"/>
        <output name="PCIE_LL2LINKSTATUS3" num_pins="1"/>
        <output name="PCIE_LL2LINKSTATUS4" num_pins="1"/>
        <output name="PCIE_LL2PROTOCOLERR" num_pins="1"/>
        <output name="PCIE_LL2RECEIVERERR" num_pins="1"/>
        <output name="PCIE_LL2REPLAYROERR" num_pins="1"/>
        <output name="PCIE_LL2REPLAYTOERR" num_pins="1"/>
        <output name="PCIE_LL2SUSPENDOK" num_pins="1"/>
        <output name="PCIE_LL2TFCINIT1SEQ" num_pins="1"/>
        <output name="PCIE_LL2TFCINIT2SEQ" num_pins="1"/>
        <output name="PCIE_LL2TXIDLE" num_pins="1"/>
        <output name="PCIE_LNKCLKEN" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR0" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR1" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR10" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR11" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR12" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR2" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR3" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR4" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR5" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR6" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR7" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR8" num_pins="1"/>
        <output name="PCIE_MIMRXRADDR9" num_pins="1"/>
        <output name="PCIE_MIMRXREN" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR0" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR1" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR10" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR11" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR12" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR2" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR3" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR4" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR5" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR6" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR7" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR8" num_pins="1"/>
        <output name="PCIE_MIMRXWADDR9" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA0" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA1" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA10" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA11" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA12" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA13" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA14" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA15" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA16" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA17" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA18" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA19" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA2" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA20" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA21" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA22" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA23" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA24" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA25" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA26" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA27" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA28" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA29" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA3" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA30" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA31" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA32" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA33" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA34" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA35" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA36" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA37" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA38" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA39" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA4" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA40" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA41" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA42" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA43" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA44" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA45" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA46" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA47" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA48" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA49" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA5" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA50" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA51" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA52" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA53" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA54" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA55" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA56" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA57" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA58" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA59" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA6" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA60" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA61" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA62" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA63" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA64" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA65" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA66" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA67" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA7" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA8" num_pins="1"/>
        <output name="PCIE_MIMRXWDATA9" num_pins="1"/>
        <output name="PCIE_MIMRXWEN" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR0" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR1" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR10" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR11" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR12" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR2" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR3" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR4" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR5" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR6" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR7" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR8" num_pins="1"/>
        <output name="PCIE_MIMTXRADDR9" num_pins="1"/>
        <output name="PCIE_MIMTXREN" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR0" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR1" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR10" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR11" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR12" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR2" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR3" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR4" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR5" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR6" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR7" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR8" num_pins="1"/>
        <output name="PCIE_MIMTXWADDR9" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA0" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA1" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA10" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA11" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA12" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA13" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA14" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA15" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA16" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA17" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA18" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA19" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA2" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA20" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA21" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA22" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA23" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA24" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA25" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA26" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA27" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA28" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA29" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA3" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA30" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA31" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA32" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA33" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA34" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA35" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA36" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA37" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA38" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA39" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA4" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA40" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA41" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA42" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA43" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA44" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA45" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA46" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA47" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA48" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA49" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA5" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA50" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA51" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA52" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA53" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA54" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA55" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA56" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA57" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA58" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA59" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA6" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA60" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA61" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA62" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA63" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA64" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA65" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA66" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA67" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA68" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA7" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA8" num_pins="1"/>
        <output name="PCIE_MIMTXWDATA9" num_pins="1"/>
        <output name="PCIE_MIMTXWEN" num_pins="1"/>
        <output name="PCIE_PIPERX0POLARITY" num_pins="1"/>
        <output name="PCIE_PIPERX1POLARITY" num_pins="1"/>
        <output name="PCIE_PIPERX2POLARITY" num_pins="1"/>
        <output name="PCIE_PIPERX3POLARITY" num_pins="1"/>
        <output name="PCIE_PIPERX4POLARITY" num_pins="1"/>
        <output name="PCIE_PIPERX5POLARITY" num_pins="1"/>
        <output name="PCIE_PIPERX6POLARITY" num_pins="1"/>
        <output name="PCIE_PIPERX7POLARITY" num_pins="1"/>
        <output name="PCIE_PIPETX0CHARISK0" num_pins="1"/>
        <output name="PCIE_PIPETX0CHARISK1" num_pins="1"/>
        <output name="PCIE_PIPETX0COMPLIANCE" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA0" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA1" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA10" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA11" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA12" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA13" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA14" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA15" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA2" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA3" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA4" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA5" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA6" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA7" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA8" num_pins="1"/>
        <output name="PCIE_PIPETX0DATA9" num_pins="1"/>
        <output name="PCIE_PIPETX0ELECIDLE" num_pins="1"/>
        <output name="PCIE_PIPETX0POWERDOWN0" num_pins="1"/>
        <output name="PCIE_PIPETX0POWERDOWN1" num_pins="1"/>
        <output name="PCIE_PIPETX1CHARISK0" num_pins="1"/>
        <output name="PCIE_PIPETX1CHARISK1" num_pins="1"/>
        <output name="PCIE_PIPETX1COMPLIANCE" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA0" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA1" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA10" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA11" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA12" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA13" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA14" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA15" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA2" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA3" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA4" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA5" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA6" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA7" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA8" num_pins="1"/>
        <output name="PCIE_PIPETX1DATA9" num_pins="1"/>
        <output name="PCIE_PIPETX1ELECIDLE" num_pins="1"/>
        <output name="PCIE_PIPETX1POWERDOWN0" num_pins="1"/>
        <output name="PCIE_PIPETX1POWERDOWN1" num_pins="1"/>
        <output name="PCIE_PIPETX2CHARISK0" num_pins="1"/>
        <output name="PCIE_PIPETX2CHARISK1" num_pins="1"/>
        <output name="PCIE_PIPETX2COMPLIANCE" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA0" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA1" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA10" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA11" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA12" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA13" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA14" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA15" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA2" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA3" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA4" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA5" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA6" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA7" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA8" num_pins="1"/>
        <output name="PCIE_PIPETX2DATA9" num_pins="1"/>
        <output name="PCIE_PIPETX2ELECIDLE" num_pins="1"/>
        <output name="PCIE_PIPETX2POWERDOWN0" num_pins="1"/>
        <output name="PCIE_PIPETX2POWERDOWN1" num_pins="1"/>
        <output name="PCIE_PIPETX3CHARISK0" num_pins="1"/>
        <output name="PCIE_PIPETX3CHARISK1" num_pins="1"/>
        <output name="PCIE_PIPETX3COMPLIANCE" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA0" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA1" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA10" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA11" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA12" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA13" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA14" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA15" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA2" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA3" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA4" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA5" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA6" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA7" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA8" num_pins="1"/>
        <output name="PCIE_PIPETX3DATA9" num_pins="1"/>
        <output name="PCIE_PIPETX3ELECIDLE" num_pins="1"/>
        <output name="PCIE_PIPETX3POWERDOWN0" num_pins="1"/>
        <output name="PCIE_PIPETX3POWERDOWN1" num_pins="1"/>
        <output name="PCIE_PIPETX4CHARISK0" num_pins="1"/>
        <output name="PCIE_PIPETX4CHARISK1" num_pins="1"/>
        <output name="PCIE_PIPETX4COMPLIANCE" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA0" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA1" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA10" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA11" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA12" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA13" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA14" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA15" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA2" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA3" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA4" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA5" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA6" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA7" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA8" num_pins="1"/>
        <output name="PCIE_PIPETX4DATA9" num_pins="1"/>
        <output name="PCIE_PIPETX4ELECIDLE" num_pins="1"/>
        <output name="PCIE_PIPETX4POWERDOWN0" num_pins="1"/>
        <output name="PCIE_PIPETX4POWERDOWN1" num_pins="1"/>
        <output name="PCIE_PIPETX5CHARISK0" num_pins="1"/>
        <output name="PCIE_PIPETX5CHARISK1" num_pins="1"/>
        <output name="PCIE_PIPETX5COMPLIANCE" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA0" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA1" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA10" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA11" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA12" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA13" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA14" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA15" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA2" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA3" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA4" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA5" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA6" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA7" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA8" num_pins="1"/>
        <output name="PCIE_PIPETX5DATA9" num_pins="1"/>
        <output name="PCIE_PIPETX5ELECIDLE" num_pins="1"/>
        <output name="PCIE_PIPETX5POWERDOWN0" num_pins="1"/>
        <output name="PCIE_PIPETX5POWERDOWN1" num_pins="1"/>
        <output name="PCIE_PIPETX6CHARISK0" num_pins="1"/>
        <output name="PCIE_PIPETX6CHARISK1" num_pins="1"/>
        <output name="PCIE_PIPETX6COMPLIANCE" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA0" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA1" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA10" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA11" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA12" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA13" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA14" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA15" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA2" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA3" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA4" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA5" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA6" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA7" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA8" num_pins="1"/>
        <output name="PCIE_PIPETX6DATA9" num_pins="1"/>
        <output name="PCIE_PIPETX6ELECIDLE" num_pins="1"/>
        <output name="PCIE_PIPETX6POWERDOWN0" num_pins="1"/>
        <output name="PCIE_PIPETX6POWERDOWN1" num_pins="1"/>
        <output name="PCIE_PIPETX7CHARISK0" num_pins="1"/>
        <output name="PCIE_PIPETX7CHARISK1" num_pins="1"/>
        <output name="PCIE_PIPETX7COMPLIANCE" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA0" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA1" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA10" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA11" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA12" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA13" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA14" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA15" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA2" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA3" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA4" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA5" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA6" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA7" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA8" num_pins="1"/>
        <output name="PCIE_PIPETX7DATA9" num_pins="1"/>
        <output name="PCIE_PIPETX7ELECIDLE" num_pins="1"/>
        <output name="PCIE_PIPETX7POWERDOWN0" num_pins="1"/>
        <output name="PCIE_PIPETX7POWERDOWN1" num_pins="1"/>
        <output name="PCIE_PIPETXDEEMPH" num_pins="1"/>
        <output name="PCIE_PIPETXMARGIN0" num_pins="1"/>
        <output name="PCIE_PIPETXMARGIN1" num_pins="1"/>
        <output name="PCIE_PIPETXMARGIN2" num_pins="1"/>
        <output name="PCIE_PIPETXRATE" num_pins="1"/>
        <output name="PCIE_PIPETXRCVRDET" num_pins="1"/>
        <output name="PCIE_PIPETXRESET" num_pins="1"/>
        <output name="PCIE_PL2L0REQ" num_pins="1"/>
        <output name="PCIE_PL2LINKUP" num_pins="1"/>
        <output name="PCIE_PL2RECEIVERERR" num_pins="1"/>
        <output name="PCIE_PL2RECOVERY" num_pins="1"/>
        <output name="PCIE_PL2RXELECIDLE" num_pins="1"/>
        <output name="PCIE_PL2RXPMSTATE0" num_pins="1"/>
        <output name="PCIE_PL2RXPMSTATE1" num_pins="1"/>
        <output name="PCIE_PL2SUSPENDOK" num_pins="1"/>
        <output name="PCIE_PLDBGVEC0" num_pins="1"/>
        <output name="PCIE_PLDBGVEC1" num_pins="1"/>
        <output name="PCIE_PLDBGVEC10" num_pins="1"/>
        <output name="PCIE_PLDBGVEC11" num_pins="1"/>
        <output name="PCIE_PLDBGVEC2" num_pins="1"/>
        <output name="PCIE_PLDBGVEC3" num_pins="1"/>
        <output name="PCIE_PLDBGVEC4" num_pins="1"/>
        <output name="PCIE_PLDBGVEC5" num_pins="1"/>
        <output name="PCIE_PLDBGVEC6" num_pins="1"/>
        <output name="PCIE_PLDBGVEC7" num_pins="1"/>
        <output name="PCIE_PLDBGVEC8" num_pins="1"/>
        <output name="PCIE_PLDBGVEC9" num_pins="1"/>
        <output name="PCIE_PLDIRECTEDCHANGEDONE" num_pins="1"/>
        <output name="PCIE_PLINITIALLINKWIDTH0" num_pins="1"/>
        <output name="PCIE_PLINITIALLINKWIDTH1" num_pins="1"/>
        <output name="PCIE_PLINITIALLINKWIDTH2" num_pins="1"/>
        <output name="PCIE_PLLANEREVERSALMODE0" num_pins="1"/>
        <output name="PCIE_PLLANEREVERSALMODE1" num_pins="1"/>
        <output name="PCIE_PLLINKGEN2CAP" num_pins="1"/>
        <output name="PCIE_PLLINKPARTNERGEN2SUPPORTED" num_pins="1"/>
        <output name="PCIE_PLLINKUPCFGCAP" num_pins="1"/>
        <output name="PCIE_PLLTSSMSTATE0" num_pins="1"/>
        <output name="PCIE_PLLTSSMSTATE1" num_pins="1"/>
        <output name="PCIE_PLLTSSMSTATE2" num_pins="1"/>
        <output name="PCIE_PLLTSSMSTATE3" num_pins="1"/>
        <output name="PCIE_PLLTSSMSTATE4" num_pins="1"/>
        <output name="PCIE_PLLTSSMSTATE5" num_pins="1"/>
        <output name="PCIE_PLPHYLNKUPN" num_pins="1"/>
        <output name="PCIE_PLRECEIVEDHOTRST" num_pins="1"/>
        <output name="PCIE_PLRXPMSTATE0" num_pins="1"/>
        <output name="PCIE_PLRXPMSTATE1" num_pins="1"/>
        <output name="PCIE_PLSELLNKRATE" num_pins="1"/>
        <output name="PCIE_PLSELLNKWIDTH0" num_pins="1"/>
        <output name="PCIE_PLSELLNKWIDTH1" num_pins="1"/>
        <output name="PCIE_PLTXPMSTATE0" num_pins="1"/>
        <output name="PCIE_PLTXPMSTATE1" num_pins="1"/>
        <output name="PCIE_PLTXPMSTATE2" num_pins="1"/>
        <output name="PCIE_RECEIVEDFUNCLVLRSTN" num_pins="1"/>
        <output name="PCIE_TL2ASPMSUSPENDCREDITCHECKOK" num_pins="1"/>
        <output name="PCIE_TL2ASPMSUSPENDREQ" num_pins="1"/>
        <output name="PCIE_TL2ERRFCPE" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR0" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR1" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR10" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR11" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR12" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR13" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR14" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR15" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR16" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR17" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR18" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR19" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR2" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR20" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR21" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR22" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR23" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR24" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR25" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR26" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR27" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR28" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR29" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR3" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR30" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR31" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR32" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR33" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR34" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR35" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR36" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR37" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR38" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR39" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR4" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR40" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR41" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR42" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR43" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR44" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR45" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR46" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR47" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR48" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR49" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR5" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR50" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR51" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR52" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR53" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR54" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR55" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR56" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR57" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR58" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR59" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR6" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR60" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR61" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR62" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR63" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR7" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR8" num_pins="1"/>
        <output name="PCIE_TL2ERRHDR9" num_pins="1"/>
        <output name="PCIE_TL2ERRMALFORMED" num_pins="1"/>
        <output name="PCIE_TL2ERRRXOVERFLOW" num_pins="1"/>
        <output name="PCIE_TL2PPMSUSPENDOK" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD0" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD1" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD10" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD11" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD2" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD3" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD4" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD5" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD6" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD7" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD8" num_pins="1"/>
        <output name="PCIE_TRNFCCPLD9" num_pins="1"/>
        <output name="PCIE_TRNFCCPLH0" num_pins="1"/>
        <output name="PCIE_TRNFCCPLH1" num_pins="1"/>
        <output name="PCIE_TRNFCCPLH2" num_pins="1"/>
        <output name="PCIE_TRNFCCPLH3" num_pins="1"/>
        <output name="PCIE_TRNFCCPLH4" num_pins="1"/>
        <output name="PCIE_TRNFCCPLH5" num_pins="1"/>
        <output name="PCIE_TRNFCCPLH6" num_pins="1"/>
        <output name="PCIE_TRNFCCPLH7" num_pins="1"/>
        <output name="PCIE_TRNFCNPD0" num_pins="1"/>
        <output name="PCIE_TRNFCNPD1" num_pins="1"/>
        <output name="PCIE_TRNFCNPD10" num_pins="1"/>
        <output name="PCIE_TRNFCNPD11" num_pins="1"/>
        <output name="PCIE_TRNFCNPD2" num_pins="1"/>
        <output name="PCIE_TRNFCNPD3" num_pins="1"/>
        <output name="PCIE_TRNFCNPD4" num_pins="1"/>
        <output name="PCIE_TRNFCNPD5" num_pins="1"/>
        <output name="PCIE_TRNFCNPD6" num_pins="1"/>
        <output name="PCIE_TRNFCNPD7" num_pins="1"/>
        <output name="PCIE_TRNFCNPD8" num_pins="1"/>
        <output name="PCIE_TRNFCNPD9" num_pins="1"/>
        <output name="PCIE_TRNFCNPH0" num_pins="1"/>
        <output name="PCIE_TRNFCNPH1" num_pins="1"/>
        <output name="PCIE_TRNFCNPH2" num_pins="1"/>
        <output name="PCIE_TRNFCNPH3" num_pins="1"/>
        <output name="PCIE_TRNFCNPH4" num_pins="1"/>
        <output name="PCIE_TRNFCNPH5" num_pins="1"/>
        <output name="PCIE_TRNFCNPH6" num_pins="1"/>
        <output name="PCIE_TRNFCNPH7" num_pins="1"/>
        <output name="PCIE_TRNFCPD0" num_pins="1"/>
        <output name="PCIE_TRNFCPD1" num_pins="1"/>
        <output name="PCIE_TRNFCPD10" num_pins="1"/>
        <output name="PCIE_TRNFCPD11" num_pins="1"/>
        <output name="PCIE_TRNFCPD2" num_pins="1"/>
        <output name="PCIE_TRNFCPD3" num_pins="1"/>
        <output name="PCIE_TRNFCPD4" num_pins="1"/>
        <output name="PCIE_TRNFCPD5" num_pins="1"/>
        <output name="PCIE_TRNFCPD6" num_pins="1"/>
        <output name="PCIE_TRNFCPD7" num_pins="1"/>
        <output name="PCIE_TRNFCPD8" num_pins="1"/>
        <output name="PCIE_TRNFCPD9" num_pins="1"/>
        <output name="PCIE_TRNFCPH0" num_pins="1"/>
        <output name="PCIE_TRNFCPH1" num_pins="1"/>
        <output name="PCIE_TRNFCPH2" num_pins="1"/>
        <output name="PCIE_TRNFCPH3" num_pins="1"/>
        <output name="PCIE_TRNFCPH4" num_pins="1"/>
        <output name="PCIE_TRNFCPH5" num_pins="1"/>
        <output name="PCIE_TRNFCPH6" num_pins="1"/>
        <output name="PCIE_TRNFCPH7" num_pins="1"/>
        <output name="PCIE_TRNLNKUP" num_pins="1"/>
        <output name="PCIE_TRNRBARHIT0" num_pins="1"/>
        <output name="PCIE_TRNRBARHIT1" num_pins="1"/>
        <output name="PCIE_TRNRBARHIT2" num_pins="1"/>
        <output name="PCIE_TRNRBARHIT3" num_pins="1"/>
        <output name="PCIE_TRNRBARHIT4" num_pins="1"/>
        <output name="PCIE_TRNRBARHIT5" num_pins="1"/>
        <output name="PCIE_TRNRBARHIT6" num_pins="1"/>
        <output name="PCIE_TRNRBARHIT7" num_pins="1"/>
        <output name="PCIE_TRNRD0" num_pins="1"/>
        <output name="PCIE_TRNRD1" num_pins="1"/>
        <output name="PCIE_TRNRD10" num_pins="1"/>
        <output name="PCIE_TRNRD100" num_pins="1"/>
        <output name="PCIE_TRNRD101" num_pins="1"/>
        <output name="PCIE_TRNRD102" num_pins="1"/>
        <output name="PCIE_TRNRD103" num_pins="1"/>
        <output name="PCIE_TRNRD104" num_pins="1"/>
        <output name="PCIE_TRNRD105" num_pins="1"/>
        <output name="PCIE_TRNRD106" num_pins="1"/>
        <output name="PCIE_TRNRD107" num_pins="1"/>
        <output name="PCIE_TRNRD108" num_pins="1"/>
        <output name="PCIE_TRNRD109" num_pins="1"/>
        <output name="PCIE_TRNRD11" num_pins="1"/>
        <output name="PCIE_TRNRD110" num_pins="1"/>
        <output name="PCIE_TRNRD111" num_pins="1"/>
        <output name="PCIE_TRNRD112" num_pins="1"/>
        <output name="PCIE_TRNRD113" num_pins="1"/>
        <output name="PCIE_TRNRD114" num_pins="1"/>
        <output name="PCIE_TRNRD115" num_pins="1"/>
        <output name="PCIE_TRNRD116" num_pins="1"/>
        <output name="PCIE_TRNRD117" num_pins="1"/>
        <output name="PCIE_TRNRD118" num_pins="1"/>
        <output name="PCIE_TRNRD119" num_pins="1"/>
        <output name="PCIE_TRNRD12" num_pins="1"/>
        <output name="PCIE_TRNRD120" num_pins="1"/>
        <output name="PCIE_TRNRD121" num_pins="1"/>
        <output name="PCIE_TRNRD122" num_pins="1"/>
        <output name="PCIE_TRNRD123" num_pins="1"/>
        <output name="PCIE_TRNRD124" num_pins="1"/>
        <output name="PCIE_TRNRD125" num_pins="1"/>
        <output name="PCIE_TRNRD126" num_pins="1"/>
        <output name="PCIE_TRNRD127" num_pins="1"/>
        <output name="PCIE_TRNRD13" num_pins="1"/>
        <output name="PCIE_TRNRD14" num_pins="1"/>
        <output name="PCIE_TRNRD15" num_pins="1"/>
        <output name="PCIE_TRNRD16" num_pins="1"/>
        <output name="PCIE_TRNRD17" num_pins="1"/>
        <output name="PCIE_TRNRD18" num_pins="1"/>
        <output name="PCIE_TRNRD19" num_pins="1"/>
        <output name="PCIE_TRNRD2" num_pins="1"/>
        <output name="PCIE_TRNRD20" num_pins="1"/>
        <output name="PCIE_TRNRD21" num_pins="1"/>
        <output name="PCIE_TRNRD22" num_pins="1"/>
        <output name="PCIE_TRNRD23" num_pins="1"/>
        <output name="PCIE_TRNRD24" num_pins="1"/>
        <output name="PCIE_TRNRD25" num_pins="1"/>
        <output name="PCIE_TRNRD26" num_pins="1"/>
        <output name="PCIE_TRNRD27" num_pins="1"/>
        <output name="PCIE_TRNRD28" num_pins="1"/>
        <output name="PCIE_TRNRD29" num_pins="1"/>
        <output name="PCIE_TRNRD3" num_pins="1"/>
        <output name="PCIE_TRNRD30" num_pins="1"/>
        <output name="PCIE_TRNRD31" num_pins="1"/>
        <output name="PCIE_TRNRD32" num_pins="1"/>
        <output name="PCIE_TRNRD33" num_pins="1"/>
        <output name="PCIE_TRNRD34" num_pins="1"/>
        <output name="PCIE_TRNRD35" num_pins="1"/>
        <output name="PCIE_TRNRD36" num_pins="1"/>
        <output name="PCIE_TRNRD37" num_pins="1"/>
        <output name="PCIE_TRNRD38" num_pins="1"/>
        <output name="PCIE_TRNRD39" num_pins="1"/>
        <output name="PCIE_TRNRD4" num_pins="1"/>
        <output name="PCIE_TRNRD40" num_pins="1"/>
        <output name="PCIE_TRNRD41" num_pins="1"/>
        <output name="PCIE_TRNRD42" num_pins="1"/>
        <output name="PCIE_TRNRD43" num_pins="1"/>
        <output name="PCIE_TRNRD44" num_pins="1"/>
        <output name="PCIE_TRNRD45" num_pins="1"/>
        <output name="PCIE_TRNRD46" num_pins="1"/>
        <output name="PCIE_TRNRD47" num_pins="1"/>
        <output name="PCIE_TRNRD48" num_pins="1"/>
        <output name="PCIE_TRNRD49" num_pins="1"/>
        <output name="PCIE_TRNRD5" num_pins="1"/>
        <output name="PCIE_TRNRD50" num_pins="1"/>
        <output name="PCIE_TRNRD51" num_pins="1"/>
        <output name="PCIE_TRNRD52" num_pins="1"/>
        <output name="PCIE_TRNRD53" num_pins="1"/>
        <output name="PCIE_TRNRD54" num_pins="1"/>
        <output name="PCIE_TRNRD55" num_pins="1"/>
        <output name="PCIE_TRNRD56" num_pins="1"/>
        <output name="PCIE_TRNRD57" num_pins="1"/>
        <output name="PCIE_TRNRD58" num_pins="1"/>
        <output name="PCIE_TRNRD59" num_pins="1"/>
        <output name="PCIE_TRNRD6" num_pins="1"/>
        <output name="PCIE_TRNRD60" num_pins="1"/>
        <output name="PCIE_TRNRD61" num_pins="1"/>
        <output name="PCIE_TRNRD62" num_pins="1"/>
        <output name="PCIE_TRNRD63" num_pins="1"/>
        <output name="PCIE_TRNRD64" num_pins="1"/>
        <output name="PCIE_TRNRD65" num_pins="1"/>
        <output name="PCIE_TRNRD66" num_pins="1"/>
        <output name="PCIE_TRNRD67" num_pins="1"/>
        <output name="PCIE_TRNRD68" num_pins="1"/>
        <output name="PCIE_TRNRD69" num_pins="1"/>
        <output name="PCIE_TRNRD7" num_pins="1"/>
        <output name="PCIE_TRNRD70" num_pins="1"/>
        <output name="PCIE_TRNRD71" num_pins="1"/>
        <output name="PCIE_TRNRD72" num_pins="1"/>
        <output name="PCIE_TRNRD73" num_pins="1"/>
        <output name="PCIE_TRNRD74" num_pins="1"/>
        <output name="PCIE_TRNRD75" num_pins="1"/>
        <output name="PCIE_TRNRD76" num_pins="1"/>
        <output name="PCIE_TRNRD77" num_pins="1"/>
        <output name="PCIE_TRNRD78" num_pins="1"/>
        <output name="PCIE_TRNRD79" num_pins="1"/>
        <output name="PCIE_TRNRD8" num_pins="1"/>
        <output name="PCIE_TRNRD80" num_pins="1"/>
        <output name="PCIE_TRNRD81" num_pins="1"/>
        <output name="PCIE_TRNRD82" num_pins="1"/>
        <output name="PCIE_TRNRD83" num_pins="1"/>
        <output name="PCIE_TRNRD84" num_pins="1"/>
        <output name="PCIE_TRNRD85" num_pins="1"/>
        <output name="PCIE_TRNRD86" num_pins="1"/>
        <output name="PCIE_TRNRD87" num_pins="1"/>
        <output name="PCIE_TRNRD88" num_pins="1"/>
        <output name="PCIE_TRNRD89" num_pins="1"/>
        <output name="PCIE_TRNRD9" num_pins="1"/>
        <output name="PCIE_TRNRD90" num_pins="1"/>
        <output name="PCIE_TRNRD91" num_pins="1"/>
        <output name="PCIE_TRNRD92" num_pins="1"/>
        <output name="PCIE_TRNRD93" num_pins="1"/>
        <output name="PCIE_TRNRD94" num_pins="1"/>
        <output name="PCIE_TRNRD95" num_pins="1"/>
        <output name="PCIE_TRNRD96" num_pins="1"/>
        <output name="PCIE_TRNRD97" num_pins="1"/>
        <output name="PCIE_TRNRD98" num_pins="1"/>
        <output name="PCIE_TRNRD99" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA0" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA1" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA10" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA11" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA12" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA13" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA14" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA15" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA16" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA17" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA18" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA19" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA2" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA20" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA21" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA22" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA23" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA24" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA25" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA26" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA27" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA28" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA29" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA3" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA30" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA31" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA32" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA33" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA34" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA35" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA36" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA37" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA38" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA39" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA4" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA40" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA41" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA42" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA43" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA44" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA45" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA46" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA47" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA48" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA49" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA5" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA50" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA51" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA52" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA53" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA54" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA55" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA56" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA57" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA58" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA59" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA6" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA60" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA61" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA62" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA63" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA7" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA8" num_pins="1"/>
        <output name="PCIE_TRNRDLLPDATA9" num_pins="1"/>
        <output name="PCIE_TRNRDLLPSRCRDY0" num_pins="1"/>
        <output name="PCIE_TRNRDLLPSRCRDY1" num_pins="1"/>
        <output name="PCIE_TRNRECRCERR" num_pins="1"/>
        <output name="PCIE_TRNREOF" num_pins="1"/>
        <output name="PCIE_TRNRERRFWD" num_pins="1"/>
        <output name="PCIE_TRNRREM0" num_pins="1"/>
        <output name="PCIE_TRNRREM1" num_pins="1"/>
        <output name="PCIE_TRNRSOF" num_pins="1"/>
        <output name="PCIE_TRNRSRCDSC" num_pins="1"/>
        <output name="PCIE_TRNRSRCRDY" num_pins="1"/>
        <output name="PCIE_TRNTBUFAV0" num_pins="1"/>
        <output name="PCIE_TRNTBUFAV1" num_pins="1"/>
        <output name="PCIE_TRNTBUFAV2" num_pins="1"/>
        <output name="PCIE_TRNTBUFAV3" num_pins="1"/>
        <output name="PCIE_TRNTBUFAV4" num_pins="1"/>
        <output name="PCIE_TRNTBUFAV5" num_pins="1"/>
        <output name="PCIE_TRNTCFGREQ" num_pins="1"/>
        <output name="PCIE_TRNTDLLPDSTRDY" num_pins="1"/>
        <output name="PCIE_TRNTDSTRDY0" num_pins="1"/>
        <output name="PCIE_TRNTDSTRDY1" num_pins="1"/>
        <output name="PCIE_TRNTDSTRDY2" num_pins="1"/>
        <output name="PCIE_TRNTDSTRDY3" num_pins="1"/>
        <output name="PCIE_TRNTERRDROP" num_pins="1"/>
        <output name="PCIE_USERRSTN" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT0" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT1" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT10" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT11" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT12" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT13" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT14" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT15" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT16" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT17" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT18" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT19" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT2" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT20" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT21" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT22" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT23" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT24" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT25" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT26" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT27" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT28" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT29" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT3" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT30" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT31" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT32" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT33" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT34" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT35" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT36" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT37" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT38" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT39" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT4" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT5" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT6" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT7" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT8" num_pins="1"/>
        <output name="PCIE_XILUNCONNOUT9" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRNORECOVERYN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD68 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4CHANISALIGNED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG73 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2DIRECTEDLSTATE3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5POLARITY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD80 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD100 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD87 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD89 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2BADTLPERR BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD83 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA64 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2PPMSUSPENDOK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD82 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_FUNCLVLRSTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2RXPMSTATE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPSRCRDY0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2LINKSTATUS3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRCPLRDYN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSFUNCTIONNUMBER0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLRSTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD71 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD117 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD92 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSDEVICENUMBER0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2BADDLLPERR BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXRATE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRURN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD67 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2LINKSTATUS0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4POWERDOWN0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD120 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2PPMSUSPENDREQ BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD87 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4PHYSTATUS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2L0REQ BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_USERCLK2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD85 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD114 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6CHANISALIGNED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSFUNCTIONNUMBER2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD88 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA67 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6COMPLIANCE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLTRANSMITHOTRST BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD125 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRCPLTIMEOUTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4VALID BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA64 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA66 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTASSERTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD98 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRPOISONEDN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6STATUS1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD65 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD66 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD77 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7VALID BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG66 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA67 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTWRENN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTWRRW1CASRWN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGCOMMANDINTERRUPTDISABLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD85 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2LINKSTATUS1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSFUNCTIONNUMBER1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD82 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG72 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6POWERDOWN0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA65 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7STATUS1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA64 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6VALID BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD80 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7STATUS0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD126 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2REPLAYROERR BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5STATUS1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG65 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2TXIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA65 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4STATUS0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD79 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD116 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LNKCLKEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRREM0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD104 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD109 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSDEVICENUMBER1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ASPMSUSPENDCREDITCHECKOK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD89 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_USERRSTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD73 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRLOCKEDN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2DIRECTEDLSTATE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7STATUS2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD90 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7POWERDOWN1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2LINKSTATUS2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG69 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA68 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRMCBLOCKEDN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXREN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD84 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRECRCERR BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DLRSTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA66 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRMALFORMEDN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOGSETN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD107 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXREN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD110 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD64 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2SUSPENDOK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2LINKSTATUS4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5COMPLIANCE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRPOSTEDN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTRDWRDONEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7POLARITY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2TFCINIT2SEQ BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2RXELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSDEVICENUMBER3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGMODE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRSRCDSC BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD122 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDSTRDY2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2DIRECTEDLSTATE2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLRECEIVEDHOTRST BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD108 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_SYSRSTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD96 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2RECEIVERERR BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5STATUS0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SUSPENDOK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRERRFWD BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDSTRDY3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD101 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4POWERDOWN1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD105 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4STATUS1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD119 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRSRCRDY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2LTREN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG68 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2DIRECTEDLSTATE4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD83 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5CHANISALIGNED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6POLARITY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD74 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ASPMSUSPENDREQ BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRATOMICEGRESSBLOCKEDN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7COMPLIANCE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSDEVICENUMBER2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD97 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD123 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD111 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG64 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2REPLAYTOERR BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2TFCINIT1SEQ BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4STATUS2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6POWERDOWN1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD81 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRCPLUNEXPECTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNLNKUP BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD86 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD75 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5PHYSTATUS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7POWERDOWN0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMMENABLE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD115 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD112 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGMODE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5POWERDOWN1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD95 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA66 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6STATUS0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD124 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6STATUS2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA64 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMMENABLE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD69 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD118 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXDEEMPH BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTBYTEENN2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDSTRDY0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CMSTICKYRSTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA65 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG67 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5POWERDOWN0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGMODE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7CHANISALIGNED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRACSN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRREM1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD106 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTBYTEENN3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRINTERNALCORN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTBYTEENN0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TLRSTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA67 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA66 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPSRCRDY1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD94 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGCOMMANDBUSMASTERENABLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNREOF BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5STATUS2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4COMPLIANCE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRSOF BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4POLARITY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2LINKUP BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD79 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRCPLABORTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CMRSTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD127 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD91 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6PHYSTATUS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_USERCLK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD90 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2RECEIVERERR BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2PROTOCOLERR BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD103 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD78 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSUBMODE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ASPMSUSPENDCREDITCHECK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD72 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD93 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SUSPENDNOW BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTBYTEENN1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD70 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA68 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7PHYSTATUS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTRDENN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXRESET BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGCOMMANDMEMENABLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTWRREADONLYN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5VALID BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRCORN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDSTRDY1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2RXPMSTATE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRINTERNALUNCORN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD99 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD76 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD88 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD84 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_RECEIVEDFUNCLVLRSTN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA67 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2RECOVERY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG70 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTRDYN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXRCVRDET BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG71 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD86 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD102 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSDEVICENUMBER4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD121 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA65 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD113 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD81 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRECRCN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTSTATN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA6</loc>
          <loc side="right">BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG86 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG93 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMHALTASPML1N BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD98 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIECAPINTERRUPTMSGNUM4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMHALTASPML0SN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLTXPMSTATE2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG98 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG75 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLANEREVERSALMODE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG87 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEWVLD BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGMODE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD118 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIECAPINTERRUPTMSGNUM1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD109 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD106 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1POWERDOWN1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG79 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG99 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLANEREVERSALMODE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLTXPMSTATE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3POWERDOWN0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD113 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG76 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD115 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0CHANISALIGNED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD101 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLINKPARTNERGEN2SUPPORTED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMFORCESTATE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKAUTON BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG74 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3COMPLIANCE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLRCB BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG91 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIECAPINTERRUPTMSGNUM2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD97 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMFORCESTATE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG97 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLLINKDISABLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGFORCEMPS1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLASPMCONTROL1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD114 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3STATUS1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLSELLNKRATE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLSELLNKWIDTH1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLRXPMSTATE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3POLARITY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD107 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PMVDIVIDE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKSPEED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIELINKSTATE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXMARGIN2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PMVSELECT2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGFORCEMPS2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG78 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIECAPINTERRUPTMSGNUM0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG92 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD105 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKCHANGE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTERRDROP BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD99 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIELINKSTATE2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD112 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD64 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGFORCEMPS0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLTXPMSTATE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDCHANGEDONE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD111 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLINKUPCFGCAP BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG83 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG104 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1POLARITY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3STATUS2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3STATUS0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLINITIALLINKWIDTH0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1STATUS2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMRCVREQACKN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRNONFATALERRRECEIVED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1POWERDOWN0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG100 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKCHANGE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTCFGREQ BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG108 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0PHYSTATUS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3VALID BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG82 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG85 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLRETRAINLINK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD117 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLINITIALLINKWIDTH1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD66 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD110 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD104 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD108 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGFORCECOMMONCLOCKOFF BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLRXPMSTATE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMRCVENTERL23N BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG105 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRNPENDINGN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD94 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG88 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGBRIDGESERREN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMSTALL BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG109 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0VALID BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG81 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1STATUS0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG102 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1STATUS1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD92 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD93 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD96 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG94 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLCOMMONCLOCK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG101 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PMVSELECT1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG106 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMRCVASREQL1N BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PMVSELECT0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1COMPLIANCE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKWIDTH1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGFORCEEXTENDEDSYNCON BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD95 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLPHYLNKUPN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMSIXENABLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLINKGEN2CAP BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG96 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLEXTENDEDSYNC BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMCSRPOWERSTATE1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMSENDPMETON BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLUPSTREAMPREFERDEEMPH BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD119 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLCLOCKPMEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG95 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG103 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKWIDTH0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMSIXFM BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD102 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMWAKEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD116 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMFORCESTATEENN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG89 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLSELLNKWIDTH0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD100 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG84 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG80 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMRCVENTERL1N BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMMENABLE2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDOWNSTREAMDEEMPHSOURCE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD91 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRNONFATALERRREPORTINGEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PMVDIVIDE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG90 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXMARGIN0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD65 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD103 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGCOMMANDSERREN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3POWERDOWN1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG77 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRFATALERRREPORTINGEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3PHYSTATUS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMCSRPOWERSTATE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRFATALERRRECEIVED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIECAPINTERRUPTMSGNUM3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRCORRERRRECEIVED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLINITIALLINKWIDTH2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXMARGIN1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGMODE2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMTURNOFFOKN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3CHANISALIGNED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG107 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMSIENABLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLHWAUTOWIDTHDIS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA13</loc>
          <loc side="top">BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD68 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGCOMMANDIOENABLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSAUTOBANDWIDTHSTATUS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDPMETO BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDPMETOACK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDSETSLOTPOWERLIMIT BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR60 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSDLLACTIVE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1PHYSTATUS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLPHANTOMEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRI BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMCSRPMEEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXREADREQ1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDASSERTINTD BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXREADREQ2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SENDENTERL23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERINTERRUPTMSGNUM2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTECRCGEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLNONFATALREPORTINGEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDPMPME BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2CHANISALIGNED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDERRCOR BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGROOTCONTROLPMEINTEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2POWERDOWN0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRFCPE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG124 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLENABLERO BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD53 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG110 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLNOSNOOPEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGROOTCONTROLSYSERRFATALERREN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRNPOK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD74 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG112 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD120 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERINTERRUPTMSGNUM0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2STATUS1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRB BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2POLARITY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG127 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0STATUS1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD122 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2VALID BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0STATUS0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLASPMCONTROL0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDERRFATAL BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD70 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG117 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTSRCDSC BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2DIRECTEDLSTATE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG113 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERECRCCHECKEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD77 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLAUTOBANDWIDTHINTEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2COMPLIANCE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR62 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERECRCGENEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSLOTCONTROLELECTROMECHILCTLPULSE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1CHANISALIGNED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLBANDWIDTHINTEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2STATUS0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDDEASSERTINTC BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1VALID BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SENDPMACK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSLINKTRAINING BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SENDENTERL1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR63 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2IDOCPLEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG123 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD75 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2TLPRCV BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCSEL1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSCURRENTSPEED1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSCURRENTSPEED0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPRDY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVSTATUSFATALERRDETECTED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRNPREQ BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRRXOVERFLOW BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG122 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2ATOMICEGRESSBLOCK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDDEASSERTINTD BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SENDASREQL1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD69 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDUNLOCK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXPAYLOAD1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD73 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2CPLTIMEOUTDIS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2TLPPREFIXBLOCK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD27 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG116 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDASSERTINTB BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG114 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONTYPE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTCFGGNT BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD78 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2POWERDOWN1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTION BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR61 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIELINKSTATE0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD49 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG126 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXREADREQ0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER43 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD33 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRMALFORMED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0STATUS2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA20 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD123 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDPMASNAK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPSRCRDY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMCSRPMESTATUS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTSRCRDY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXPAYLOAD0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD121 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCSEL2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRH BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERINTERRUPTMSGNUM1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLAUXPOWEREN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCSEL0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDDEASSERTINTA BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSBANDWIDTHSTATUS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD126 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2STATUS2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2ARIFORWARDEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVSTATUSCORRERRDETECTED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRJ BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD72 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA47 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRC BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN41 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD124 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRA BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA16 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0POLARITY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2PHYSTATUS BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN42 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTSTR BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVSTATUSNONFATALERRDETECTED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA31 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2ATOMICREQUESTEREN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD30 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG125 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN54 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERINTERRUPTMSGNUM4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDSTRDY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLEXTTAGEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD71 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDASSERTINTA BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD45 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD37 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN46 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER34 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLCORRERRREPORTINGEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC8 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTERRFWD BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2IDOREQEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRCORRERRREPORTINGEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0POWERDOWN0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXPAYLOAD2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR59 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD125 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPWE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGROOTCONTROLSYSERRNONFATALERREN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA29 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR48 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2ELECIDLE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGROOTCONTROLSYSERRCORRERREN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD28 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR50 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN40 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD38 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLURERRREPORTINGEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRFCPRET BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG111 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0COMPLIANCE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2CHARISK0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0POWERDOWN1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN44 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD19 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD36 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDERRNONFATAL BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA2 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA17 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD76 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDDEASSERTINTB BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERINTERRUPTMSGNUM3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR52 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD35 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVSTATUSURDETECTED BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG115 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA51 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD32 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN39 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA18 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD67 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDASSERTINTC BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLFATALERRREPORTINGEN BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD127 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA3 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID9</loc>
          <loc side="bottom">BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG119 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD10 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD9 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRE BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRG BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTREM0 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTEOF BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID4 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD26 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRD BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA12 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD11 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDSTRDY BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR58 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR56 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD25 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPECLK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN22 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTREM1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD23 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR55 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID6 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2CHARISK1 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID7 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA15 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPCLK BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTSOF BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN24 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRF BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG121 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA5 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG118 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA14 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN21 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR57 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA13 BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG120</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-PCIE_2_1" pin_mapping="custom">
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERECRCCHECKEN" to="BLK-TL-PCIE_2_1.CFGAERECRCCHECKEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERECRCGENEN" to="BLK-TL-PCIE_2_1.CFGAERECRCGENEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERINTERRUPTMSGNUM0" to="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERINTERRUPTMSGNUM1" to="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERINTERRUPTMSGNUM2" to="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERINTERRUPTMSGNUM3" to="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERINTERRUPTMSGNUM4" to="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRCORRERRRECEIVED" to="BLK-TL-PCIE_2_1.CFGAERROOTERRCORRERRRECEIVED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRCORRERRREPORTINGEN" to="BLK-TL-PCIE_2_1.CFGAERROOTERRCORRERRREPORTINGEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRFATALERRRECEIVED" to="BLK-TL-PCIE_2_1.CFGAERROOTERRFATALERRRECEIVED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRFATALERRREPORTINGEN" to="BLK-TL-PCIE_2_1.CFGAERROOTERRFATALERRREPORTINGEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRNONFATALERRRECEIVED" to="BLK-TL-PCIE_2_1.CFGAERROOTERRNONFATALERRRECEIVED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGAERROOTERRNONFATALERRREPORTINGEN" to="BLK-TL-PCIE_2_1.CFGAERROOTERRNONFATALERRREPORTINGEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGBRIDGESERREN" to="BLK-TL-PCIE_2_1.CFGBRIDGESERREN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGCOMMANDBUSMASTERENABLE" to="BLK-TL-PCIE_2_1.CFGCOMMANDBUSMASTERENABLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGCOMMANDINTERRUPTDISABLE" to="BLK-TL-PCIE_2_1.CFGCOMMANDINTERRUPTDISABLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGCOMMANDIOENABLE" to="BLK-TL-PCIE_2_1.CFGCOMMANDIOENABLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGCOMMANDMEMENABLE" to="BLK-TL-PCIE_2_1.CFGCOMMANDMEMENABLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGCOMMANDSERREN" to="BLK-TL-PCIE_2_1.CFGCOMMANDSERREN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2ARIFORWARDEN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2ARIFORWARDEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2ATOMICEGRESSBLOCK" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2ATOMICEGRESSBLOCK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2ATOMICREQUESTEREN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2ATOMICREQUESTEREN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2CPLTIMEOUTDIS" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTDIS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL0" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL1" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL2" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL3" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2IDOCPLEN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2IDOCPLEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2IDOREQEN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2IDOREQEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2LTREN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2LTREN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROL2TLPPREFIXBLOCK" to="BLK-TL-PCIE_2_1.CFGDEVCONTROL2TLPPREFIXBLOCK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLAUXPOWEREN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLAUXPOWEREN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLCORRERRREPORTINGEN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLCORRERRREPORTINGEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLENABLERO" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLENABLERO"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLEXTTAGEN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLEXTTAGEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLFATALERRREPORTINGEN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLFATALERRREPORTINGEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXPAYLOAD0" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXPAYLOAD1" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXPAYLOAD2" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXREADREQ0" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXREADREQ0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXREADREQ1" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXREADREQ1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLMAXREADREQ2" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXREADREQ2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLNONFATALREPORTINGEN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLNONFATALREPORTINGEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLNOSNOOPEN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLNOSNOOPEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLPHANTOMEN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLPHANTOMEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVCONTROLURERRREPORTINGEN" to="BLK-TL-PCIE_2_1.CFGDEVCONTROLURERRREPORTINGEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID0" to="BLK-TL-PCIE_2_1.CFGDEVID0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID1" to="BLK-TL-PCIE_2_1.CFGDEVID1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID2" to="BLK-TL-PCIE_2_1.CFGDEVID2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID3" to="BLK-TL-PCIE_2_1.CFGDEVID3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID4" to="BLK-TL-PCIE_2_1.CFGDEVID4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID5" to="BLK-TL-PCIE_2_1.CFGDEVID5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID6" to="BLK-TL-PCIE_2_1.CFGDEVID6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID7" to="BLK-TL-PCIE_2_1.CFGDEVID7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID8" to="BLK-TL-PCIE_2_1.CFGDEVID8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID9" to="BLK-TL-PCIE_2_1.CFGDEVID9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID10" to="BLK-TL-PCIE_2_1.CFGDEVID10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID11" to="BLK-TL-PCIE_2_1.CFGDEVID11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID12" to="BLK-TL-PCIE_2_1.CFGDEVID12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID13" to="BLK-TL-PCIE_2_1.CFGDEVID13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID14" to="BLK-TL-PCIE_2_1.CFGDEVID14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVID15" to="BLK-TL-PCIE_2_1.CFGDEVID15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVSTATUSCORRERRDETECTED" to="BLK-TL-PCIE_2_1.CFGDEVSTATUSCORRERRDETECTED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVSTATUSFATALERRDETECTED" to="BLK-TL-PCIE_2_1.CFGDEVSTATUSFATALERRDETECTED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVSTATUSNONFATALERRDETECTED" to="BLK-TL-PCIE_2_1.CFGDEVSTATUSNONFATALERRDETECTED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDEVSTATUSURDETECTED" to="BLK-TL-PCIE_2_1.CFGDEVSTATUSURDETECTED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER0" to="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER1" to="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER2" to="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER3" to="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER4" to="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER5" to="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER6" to="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSBUSNUMBER7" to="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSDEVICENUMBER0" to="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSDEVICENUMBER1" to="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSDEVICENUMBER2" to="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSDEVICENUMBER3" to="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSDEVICENUMBER4" to="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSFUNCTIONNUMBER0" to="BLK-TL-PCIE_2_1.CFGDSFUNCTIONNUMBER0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSFUNCTIONNUMBER1" to="BLK-TL-PCIE_2_1.CFGDSFUNCTIONNUMBER1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSFUNCTIONNUMBER2" to="BLK-TL-PCIE_2_1.CFGDSFUNCTIONNUMBER2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN0" to="BLK-TL-PCIE_2_1.CFGDSN0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN1" to="BLK-TL-PCIE_2_1.CFGDSN1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN2" to="BLK-TL-PCIE_2_1.CFGDSN2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN3" to="BLK-TL-PCIE_2_1.CFGDSN3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN4" to="BLK-TL-PCIE_2_1.CFGDSN4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN5" to="BLK-TL-PCIE_2_1.CFGDSN5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN6" to="BLK-TL-PCIE_2_1.CFGDSN6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN7" to="BLK-TL-PCIE_2_1.CFGDSN7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN8" to="BLK-TL-PCIE_2_1.CFGDSN8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN9" to="BLK-TL-PCIE_2_1.CFGDSN9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN10" to="BLK-TL-PCIE_2_1.CFGDSN10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN11" to="BLK-TL-PCIE_2_1.CFGDSN11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN12" to="BLK-TL-PCIE_2_1.CFGDSN12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN13" to="BLK-TL-PCIE_2_1.CFGDSN13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN14" to="BLK-TL-PCIE_2_1.CFGDSN14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN15" to="BLK-TL-PCIE_2_1.CFGDSN15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN16" to="BLK-TL-PCIE_2_1.CFGDSN16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN17" to="BLK-TL-PCIE_2_1.CFGDSN17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN18" to="BLK-TL-PCIE_2_1.CFGDSN18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN19" to="BLK-TL-PCIE_2_1.CFGDSN19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN20" to="BLK-TL-PCIE_2_1.CFGDSN20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN21" to="BLK-TL-PCIE_2_1.CFGDSN21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN22" to="BLK-TL-PCIE_2_1.CFGDSN22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN23" to="BLK-TL-PCIE_2_1.CFGDSN23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN24" to="BLK-TL-PCIE_2_1.CFGDSN24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN25" to="BLK-TL-PCIE_2_1.CFGDSN25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN26" to="BLK-TL-PCIE_2_1.CFGDSN26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN27" to="BLK-TL-PCIE_2_1.CFGDSN27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN28" to="BLK-TL-PCIE_2_1.CFGDSN28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN29" to="BLK-TL-PCIE_2_1.CFGDSN29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN30" to="BLK-TL-PCIE_2_1.CFGDSN30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN31" to="BLK-TL-PCIE_2_1.CFGDSN31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN32" to="BLK-TL-PCIE_2_1.CFGDSN32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN33" to="BLK-TL-PCIE_2_1.CFGDSN33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN34" to="BLK-TL-PCIE_2_1.CFGDSN34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN35" to="BLK-TL-PCIE_2_1.CFGDSN35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN36" to="BLK-TL-PCIE_2_1.CFGDSN36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN37" to="BLK-TL-PCIE_2_1.CFGDSN37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN38" to="BLK-TL-PCIE_2_1.CFGDSN38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN39" to="BLK-TL-PCIE_2_1.CFGDSN39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN40" to="BLK-TL-PCIE_2_1.CFGDSN40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN41" to="BLK-TL-PCIE_2_1.CFGDSN41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN42" to="BLK-TL-PCIE_2_1.CFGDSN42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN43" to="BLK-TL-PCIE_2_1.CFGDSN43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN44" to="BLK-TL-PCIE_2_1.CFGDSN44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN45" to="BLK-TL-PCIE_2_1.CFGDSN45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN46" to="BLK-TL-PCIE_2_1.CFGDSN46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN47" to="BLK-TL-PCIE_2_1.CFGDSN47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN48" to="BLK-TL-PCIE_2_1.CFGDSN48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN49" to="BLK-TL-PCIE_2_1.CFGDSN49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN50" to="BLK-TL-PCIE_2_1.CFGDSN50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN51" to="BLK-TL-PCIE_2_1.CFGDSN51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN52" to="BLK-TL-PCIE_2_1.CFGDSN52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN53" to="BLK-TL-PCIE_2_1.CFGDSN53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN54" to="BLK-TL-PCIE_2_1.CFGDSN54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN55" to="BLK-TL-PCIE_2_1.CFGDSN55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN56" to="BLK-TL-PCIE_2_1.CFGDSN56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN57" to="BLK-TL-PCIE_2_1.CFGDSN57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN58" to="BLK-TL-PCIE_2_1.CFGDSN58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN59" to="BLK-TL-PCIE_2_1.CFGDSN59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN60" to="BLK-TL-PCIE_2_1.CFGDSN60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN61" to="BLK-TL-PCIE_2_1.CFGDSN61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN62" to="BLK-TL-PCIE_2_1.CFGDSN62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGDSN63" to="BLK-TL-PCIE_2_1.CFGDSN63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRACSN" to="BLK-TL-PCIE_2_1.CFGERRACSN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG0" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG1" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG2" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG3" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG4" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG5" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG6" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG7" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG8" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG9" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG10" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG11" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG12" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG13" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG14" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG15" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG16" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG17" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG18" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG19" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG20" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG21" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG22" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG23" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG24" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG25" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG26" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG27" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG28" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG29" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG30" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG31" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG32" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG33" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG34" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG35" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG36" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG37" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG38" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG39" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG40" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG41" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG42" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG43" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG44" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG45" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG46" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG47" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG48" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG49" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG50" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG51" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG52" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG53" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG54" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG55" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG56" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG57" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG58" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG59" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG60" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG61" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG62" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG63" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG64" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG64"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG65" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG65"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG66" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG66"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG67" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG67"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG68" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG68"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG69" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG69"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG70" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG70"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG71" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG71"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG72" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG72"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG73" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG73"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG74" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG74"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG75" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG75"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG76" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG76"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG77" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG77"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG78" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG78"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG79" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG79"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG80" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG80"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG81" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG81"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG82" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG82"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG83" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG83"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG84" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG84"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG85" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG85"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG86" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG86"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG87" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG87"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG88" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG88"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG89" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG89"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG90" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG90"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG91" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG91"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG92" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG92"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG93" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG93"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG94" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG94"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG95" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG95"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG96" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG96"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG97" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG97"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG98" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG98"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG99" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG99"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG100" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG100"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG101" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG101"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG102" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG102"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG103" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG103"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG104" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG104"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG105" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG105"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG106" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG106"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG107" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG107"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG108" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG108"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG109" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG109"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG110" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG110"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG111" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG111"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG112" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG112"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG113" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG113"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG114" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG114"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG115" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG115"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG116" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG116"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG117" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG117"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG118" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG118"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG119" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG119"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG120" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG120"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG121" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG121"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG122" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG122"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG123" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG123"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG124" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG124"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG125" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG125"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG126" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG126"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOG127" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG127"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRAERHEADERLOGSETN" to="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOGSETN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRATOMICEGRESSBLOCKEDN" to="BLK-TL-PCIE_2_1.CFGERRATOMICEGRESSBLOCKEDN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRCORN" to="BLK-TL-PCIE_2_1.CFGERRCORN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRCPLABORTN" to="BLK-TL-PCIE_2_1.CFGERRCPLABORTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRCPLRDYN" to="BLK-TL-PCIE_2_1.CFGERRCPLRDYN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRCPLTIMEOUTN" to="BLK-TL-PCIE_2_1.CFGERRCPLTIMEOUTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRCPLUNEXPECTN" to="BLK-TL-PCIE_2_1.CFGERRCPLUNEXPECTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRECRCN" to="BLK-TL-PCIE_2_1.CFGERRECRCN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRINTERNALCORN" to="BLK-TL-PCIE_2_1.CFGERRINTERNALCORN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRINTERNALUNCORN" to="BLK-TL-PCIE_2_1.CFGERRINTERNALUNCORN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRLOCKEDN" to="BLK-TL-PCIE_2_1.CFGERRLOCKEDN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRMALFORMEDN" to="BLK-TL-PCIE_2_1.CFGERRMALFORMEDN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRMCBLOCKEDN" to="BLK-TL-PCIE_2_1.CFGERRMCBLOCKEDN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRNORECOVERYN" to="BLK-TL-PCIE_2_1.CFGERRNORECOVERYN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRPOISONEDN" to="BLK-TL-PCIE_2_1.CFGERRPOISONEDN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRPOSTEDN" to="BLK-TL-PCIE_2_1.CFGERRPOSTEDN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER0" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER1" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER2" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER3" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER4" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER5" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER6" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER7" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER8" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER9" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER10" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER11" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER12" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER13" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER14" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER15" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER16" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER17" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER18" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER19" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER20" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER21" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER22" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER23" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER24" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER25" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER26" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER27" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER28" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER29" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER30" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER31" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER32" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER33" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER34" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER35" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER36" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER37" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER38" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER39" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER40" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER41" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER42" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER43" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER44" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER45" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER46" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRTLPCPLHEADER47" to="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGERRURN" to="BLK-TL-PCIE_2_1.CFGERRURN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGFORCECOMMONCLOCKOFF" to="BLK-TL-PCIE_2_1.CFGFORCECOMMONCLOCKOFF"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGFORCEEXTENDEDSYNCON" to="BLK-TL-PCIE_2_1.CFGFORCEEXTENDEDSYNCON"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGFORCEMPS0" to="BLK-TL-PCIE_2_1.CFGFORCEMPS0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGFORCEMPS1" to="BLK-TL-PCIE_2_1.CFGFORCEMPS1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGFORCEMPS2" to="BLK-TL-PCIE_2_1.CFGFORCEMPS2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTASSERTN" to="BLK-TL-PCIE_2_1.CFGINTERRUPTASSERTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI0" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDI0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI1" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDI1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI2" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDI2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI3" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDI3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI4" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDI4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI5" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDI5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI6" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDI6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDI7" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDI7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO0" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDO0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO1" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDO1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO2" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDO2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO3" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDO3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO4" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDO4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO5" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDO5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO6" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDO6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTDO7" to="BLK-TL-PCIE_2_1.CFGINTERRUPTDO7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMMENABLE0" to="BLK-TL-PCIE_2_1.CFGINTERRUPTMMENABLE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMMENABLE1" to="BLK-TL-PCIE_2_1.CFGINTERRUPTMMENABLE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMMENABLE2" to="BLK-TL-PCIE_2_1.CFGINTERRUPTMMENABLE2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMSIENABLE" to="BLK-TL-PCIE_2_1.CFGINTERRUPTMSIENABLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMSIXENABLE" to="BLK-TL-PCIE_2_1.CFGINTERRUPTMSIXENABLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTMSIXFM" to="BLK-TL-PCIE_2_1.CFGINTERRUPTMSIXFM"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTN" to="BLK-TL-PCIE_2_1.CFGINTERRUPTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTRDYN" to="BLK-TL-PCIE_2_1.CFGINTERRUPTRDYN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGINTERRUPTSTATN" to="BLK-TL-PCIE_2_1.CFGINTERRUPTSTATN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLASPMCONTROL0" to="BLK-TL-PCIE_2_1.CFGLINKCONTROLASPMCONTROL0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLASPMCONTROL1" to="BLK-TL-PCIE_2_1.CFGLINKCONTROLASPMCONTROL1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLAUTOBANDWIDTHINTEN" to="BLK-TL-PCIE_2_1.CFGLINKCONTROLAUTOBANDWIDTHINTEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLBANDWIDTHINTEN" to="BLK-TL-PCIE_2_1.CFGLINKCONTROLBANDWIDTHINTEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLCLOCKPMEN" to="BLK-TL-PCIE_2_1.CFGLINKCONTROLCLOCKPMEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLCOMMONCLOCK" to="BLK-TL-PCIE_2_1.CFGLINKCONTROLCOMMONCLOCK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLEXTENDEDSYNC" to="BLK-TL-PCIE_2_1.CFGLINKCONTROLEXTENDEDSYNC"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLHWAUTOWIDTHDIS" to="BLK-TL-PCIE_2_1.CFGLINKCONTROLHWAUTOWIDTHDIS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLLINKDISABLE" to="BLK-TL-PCIE_2_1.CFGLINKCONTROLLINKDISABLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLRCB" to="BLK-TL-PCIE_2_1.CFGLINKCONTROLRCB"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKCONTROLRETRAINLINK" to="BLK-TL-PCIE_2_1.CFGLINKCONTROLRETRAINLINK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSAUTOBANDWIDTHSTATUS" to="BLK-TL-PCIE_2_1.CFGLINKSTATUSAUTOBANDWIDTHSTATUS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSBANDWIDTHSTATUS" to="BLK-TL-PCIE_2_1.CFGLINKSTATUSBANDWIDTHSTATUS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSCURRENTSPEED0" to="BLK-TL-PCIE_2_1.CFGLINKSTATUSCURRENTSPEED0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSCURRENTSPEED1" to="BLK-TL-PCIE_2_1.CFGLINKSTATUSCURRENTSPEED1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSDLLACTIVE" to="BLK-TL-PCIE_2_1.CFGLINKSTATUSDLLACTIVE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSLINKTRAINING" to="BLK-TL-PCIE_2_1.CFGLINKSTATUSLINKTRAINING"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH0" to="BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH1" to="BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH2" to="BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH3" to="BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTBYTEENN0" to="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTBYTEENN1" to="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTBYTEENN2" to="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTBYTEENN3" to="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI0" to="BLK-TL-PCIE_2_1.CFGMGMTDI0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI1" to="BLK-TL-PCIE_2_1.CFGMGMTDI1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI2" to="BLK-TL-PCIE_2_1.CFGMGMTDI2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI3" to="BLK-TL-PCIE_2_1.CFGMGMTDI3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI4" to="BLK-TL-PCIE_2_1.CFGMGMTDI4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI5" to="BLK-TL-PCIE_2_1.CFGMGMTDI5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI6" to="BLK-TL-PCIE_2_1.CFGMGMTDI6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI7" to="BLK-TL-PCIE_2_1.CFGMGMTDI7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI8" to="BLK-TL-PCIE_2_1.CFGMGMTDI8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI9" to="BLK-TL-PCIE_2_1.CFGMGMTDI9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI10" to="BLK-TL-PCIE_2_1.CFGMGMTDI10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI11" to="BLK-TL-PCIE_2_1.CFGMGMTDI11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI12" to="BLK-TL-PCIE_2_1.CFGMGMTDI12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI13" to="BLK-TL-PCIE_2_1.CFGMGMTDI13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI14" to="BLK-TL-PCIE_2_1.CFGMGMTDI14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI15" to="BLK-TL-PCIE_2_1.CFGMGMTDI15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI16" to="BLK-TL-PCIE_2_1.CFGMGMTDI16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI17" to="BLK-TL-PCIE_2_1.CFGMGMTDI17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI18" to="BLK-TL-PCIE_2_1.CFGMGMTDI18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI19" to="BLK-TL-PCIE_2_1.CFGMGMTDI19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI20" to="BLK-TL-PCIE_2_1.CFGMGMTDI20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI21" to="BLK-TL-PCIE_2_1.CFGMGMTDI21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI22" to="BLK-TL-PCIE_2_1.CFGMGMTDI22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI23" to="BLK-TL-PCIE_2_1.CFGMGMTDI23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI24" to="BLK-TL-PCIE_2_1.CFGMGMTDI24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI25" to="BLK-TL-PCIE_2_1.CFGMGMTDI25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI26" to="BLK-TL-PCIE_2_1.CFGMGMTDI26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI27" to="BLK-TL-PCIE_2_1.CFGMGMTDI27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI28" to="BLK-TL-PCIE_2_1.CFGMGMTDI28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI29" to="BLK-TL-PCIE_2_1.CFGMGMTDI29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI30" to="BLK-TL-PCIE_2_1.CFGMGMTDI30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDI31" to="BLK-TL-PCIE_2_1.CFGMGMTDI31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO0" to="BLK-TL-PCIE_2_1.CFGMGMTDO0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO1" to="BLK-TL-PCIE_2_1.CFGMGMTDO1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO2" to="BLK-TL-PCIE_2_1.CFGMGMTDO2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO3" to="BLK-TL-PCIE_2_1.CFGMGMTDO3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO4" to="BLK-TL-PCIE_2_1.CFGMGMTDO4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO5" to="BLK-TL-PCIE_2_1.CFGMGMTDO5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO6" to="BLK-TL-PCIE_2_1.CFGMGMTDO6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO7" to="BLK-TL-PCIE_2_1.CFGMGMTDO7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO8" to="BLK-TL-PCIE_2_1.CFGMGMTDO8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO9" to="BLK-TL-PCIE_2_1.CFGMGMTDO9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO10" to="BLK-TL-PCIE_2_1.CFGMGMTDO10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO11" to="BLK-TL-PCIE_2_1.CFGMGMTDO11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO12" to="BLK-TL-PCIE_2_1.CFGMGMTDO12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO13" to="BLK-TL-PCIE_2_1.CFGMGMTDO13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO14" to="BLK-TL-PCIE_2_1.CFGMGMTDO14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO15" to="BLK-TL-PCIE_2_1.CFGMGMTDO15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO16" to="BLK-TL-PCIE_2_1.CFGMGMTDO16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO17" to="BLK-TL-PCIE_2_1.CFGMGMTDO17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO18" to="BLK-TL-PCIE_2_1.CFGMGMTDO18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO19" to="BLK-TL-PCIE_2_1.CFGMGMTDO19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO20" to="BLK-TL-PCIE_2_1.CFGMGMTDO20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO21" to="BLK-TL-PCIE_2_1.CFGMGMTDO21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO22" to="BLK-TL-PCIE_2_1.CFGMGMTDO22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO23" to="BLK-TL-PCIE_2_1.CFGMGMTDO23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO24" to="BLK-TL-PCIE_2_1.CFGMGMTDO24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO25" to="BLK-TL-PCIE_2_1.CFGMGMTDO25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO26" to="BLK-TL-PCIE_2_1.CFGMGMTDO26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO27" to="BLK-TL-PCIE_2_1.CFGMGMTDO27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO28" to="BLK-TL-PCIE_2_1.CFGMGMTDO28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO29" to="BLK-TL-PCIE_2_1.CFGMGMTDO29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO30" to="BLK-TL-PCIE_2_1.CFGMGMTDO30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDO31" to="BLK-TL-PCIE_2_1.CFGMGMTDO31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR0" to="BLK-TL-PCIE_2_1.CFGMGMTDWADDR0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR1" to="BLK-TL-PCIE_2_1.CFGMGMTDWADDR1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR2" to="BLK-TL-PCIE_2_1.CFGMGMTDWADDR2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR3" to="BLK-TL-PCIE_2_1.CFGMGMTDWADDR3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR4" to="BLK-TL-PCIE_2_1.CFGMGMTDWADDR4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR5" to="BLK-TL-PCIE_2_1.CFGMGMTDWADDR5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR6" to="BLK-TL-PCIE_2_1.CFGMGMTDWADDR6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR7" to="BLK-TL-PCIE_2_1.CFGMGMTDWADDR7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR8" to="BLK-TL-PCIE_2_1.CFGMGMTDWADDR8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTDWADDR9" to="BLK-TL-PCIE_2_1.CFGMGMTDWADDR9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTRDENN" to="BLK-TL-PCIE_2_1.CFGMGMTRDENN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTRDWRDONEN" to="BLK-TL-PCIE_2_1.CFGMGMTRDWRDONEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTWRENN" to="BLK-TL-PCIE_2_1.CFGMGMTWRENN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTWRREADONLYN" to="BLK-TL-PCIE_2_1.CFGMGMTWRREADONLYN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMGMTWRRW1CASRWN" to="BLK-TL-PCIE_2_1.CFGMGMTWRRW1CASRWN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA0" to="BLK-TL-PCIE_2_1.CFGMSGDATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA1" to="BLK-TL-PCIE_2_1.CFGMSGDATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA2" to="BLK-TL-PCIE_2_1.CFGMSGDATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA3" to="BLK-TL-PCIE_2_1.CFGMSGDATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA4" to="BLK-TL-PCIE_2_1.CFGMSGDATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA5" to="BLK-TL-PCIE_2_1.CFGMSGDATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA6" to="BLK-TL-PCIE_2_1.CFGMSGDATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA7" to="BLK-TL-PCIE_2_1.CFGMSGDATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA8" to="BLK-TL-PCIE_2_1.CFGMSGDATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA9" to="BLK-TL-PCIE_2_1.CFGMSGDATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA10" to="BLK-TL-PCIE_2_1.CFGMSGDATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA11" to="BLK-TL-PCIE_2_1.CFGMSGDATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA12" to="BLK-TL-PCIE_2_1.CFGMSGDATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA13" to="BLK-TL-PCIE_2_1.CFGMSGDATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA14" to="BLK-TL-PCIE_2_1.CFGMSGDATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGDATA15" to="BLK-TL-PCIE_2_1.CFGMSGDATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVED" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDASSERTINTA" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTA"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDASSERTINTB" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTB"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDASSERTINTC" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTC"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDASSERTINTD" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTD"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDDEASSERTINTA" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTA"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDDEASSERTINTB" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTB"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDDEASSERTINTC" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTC"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDDEASSERTINTD" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTD"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDERRCOR" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDERRCOR"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDERRFATAL" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDERRFATAL"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDERRNONFATAL" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDERRNONFATAL"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDPMASNAK" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMASNAK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDPMETO" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMETO"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDPMETOACK" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMETOACK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDPMPME" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMPME"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDSETSLOTPOWERLIMIT" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDSETSLOTPOWERLIMIT"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGMSGRECEIVEDUNLOCK" to="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDUNLOCK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIECAPINTERRUPTMSGNUM0" to="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIECAPINTERRUPTMSGNUM1" to="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIECAPINTERRUPTMSGNUM2" to="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIECAPINTERRUPTMSGNUM3" to="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIECAPINTERRUPTMSGNUM4" to="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIELINKSTATE0" to="BLK-TL-PCIE_2_1.CFGPCIELINKSTATE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIELINKSTATE1" to="BLK-TL-PCIE_2_1.CFGPCIELINKSTATE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPCIELINKSTATE2" to="BLK-TL-PCIE_2_1.CFGPCIELINKSTATE2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMCSRPMEEN" to="BLK-TL-PCIE_2_1.CFGPMCSRPMEEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMCSRPMESTATUS" to="BLK-TL-PCIE_2_1.CFGPMCSRPMESTATUS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMCSRPOWERSTATE0" to="BLK-TL-PCIE_2_1.CFGPMCSRPOWERSTATE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMCSRPOWERSTATE1" to="BLK-TL-PCIE_2_1.CFGPMCSRPOWERSTATE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMFORCESTATE0" to="BLK-TL-PCIE_2_1.CFGPMFORCESTATE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMFORCESTATE1" to="BLK-TL-PCIE_2_1.CFGPMFORCESTATE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMFORCESTATEENN" to="BLK-TL-PCIE_2_1.CFGPMFORCESTATEENN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMHALTASPML0SN" to="BLK-TL-PCIE_2_1.CFGPMHALTASPML0SN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMHALTASPML1N" to="BLK-TL-PCIE_2_1.CFGPMHALTASPML1N"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMRCVASREQL1N" to="BLK-TL-PCIE_2_1.CFGPMRCVASREQL1N"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMRCVENTERL1N" to="BLK-TL-PCIE_2_1.CFGPMRCVENTERL1N"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMRCVENTERL23N" to="BLK-TL-PCIE_2_1.CFGPMRCVENTERL23N"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMRCVREQACKN" to="BLK-TL-PCIE_2_1.CFGPMRCVREQACKN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMSENDPMETON" to="BLK-TL-PCIE_2_1.CFGPMSENDPMETON"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMTURNOFFOKN" to="BLK-TL-PCIE_2_1.CFGPMTURNOFFOKN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPMWAKEN" to="BLK-TL-PCIE_2_1.CFGPMWAKEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER0" to="BLK-TL-PCIE_2_1.CFGPORTNUMBER0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER1" to="BLK-TL-PCIE_2_1.CFGPORTNUMBER1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER2" to="BLK-TL-PCIE_2_1.CFGPORTNUMBER2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER3" to="BLK-TL-PCIE_2_1.CFGPORTNUMBER3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER4" to="BLK-TL-PCIE_2_1.CFGPORTNUMBER4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER5" to="BLK-TL-PCIE_2_1.CFGPORTNUMBER5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER6" to="BLK-TL-PCIE_2_1.CFGPORTNUMBER6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGPORTNUMBER7" to="BLK-TL-PCIE_2_1.CFGPORTNUMBER7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID0" to="BLK-TL-PCIE_2_1.CFGREVID0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID1" to="BLK-TL-PCIE_2_1.CFGREVID1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID2" to="BLK-TL-PCIE_2_1.CFGREVID2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID3" to="BLK-TL-PCIE_2_1.CFGREVID3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID4" to="BLK-TL-PCIE_2_1.CFGREVID4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID5" to="BLK-TL-PCIE_2_1.CFGREVID5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID6" to="BLK-TL-PCIE_2_1.CFGREVID6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGREVID7" to="BLK-TL-PCIE_2_1.CFGREVID7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGROOTCONTROLPMEINTEN" to="BLK-TL-PCIE_2_1.CFGROOTCONTROLPMEINTEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGROOTCONTROLSYSERRCORRERREN" to="BLK-TL-PCIE_2_1.CFGROOTCONTROLSYSERRCORRERREN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGROOTCONTROLSYSERRFATALERREN" to="BLK-TL-PCIE_2_1.CFGROOTCONTROLSYSERRFATALERREN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGROOTCONTROLSYSERRNONFATALERREN" to="BLK-TL-PCIE_2_1.CFGROOTCONTROLSYSERRNONFATALERREN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSLOTCONTROLELECTROMECHILCTLPULSE" to="BLK-TL-PCIE_2_1.CFGSLOTCONTROLELECTROMECHILCTLPULSE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID0" to="BLK-TL-PCIE_2_1.CFGSUBSYSID0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID1" to="BLK-TL-PCIE_2_1.CFGSUBSYSID1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID2" to="BLK-TL-PCIE_2_1.CFGSUBSYSID2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID3" to="BLK-TL-PCIE_2_1.CFGSUBSYSID3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID4" to="BLK-TL-PCIE_2_1.CFGSUBSYSID4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID5" to="BLK-TL-PCIE_2_1.CFGSUBSYSID5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID6" to="BLK-TL-PCIE_2_1.CFGSUBSYSID6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID7" to="BLK-TL-PCIE_2_1.CFGSUBSYSID7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID8" to="BLK-TL-PCIE_2_1.CFGSUBSYSID8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID9" to="BLK-TL-PCIE_2_1.CFGSUBSYSID9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID10" to="BLK-TL-PCIE_2_1.CFGSUBSYSID10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID11" to="BLK-TL-PCIE_2_1.CFGSUBSYSID11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID12" to="BLK-TL-PCIE_2_1.CFGSUBSYSID12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID13" to="BLK-TL-PCIE_2_1.CFGSUBSYSID13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID14" to="BLK-TL-PCIE_2_1.CFGSUBSYSID14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSID15" to="BLK-TL-PCIE_2_1.CFGSUBSYSID15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID0" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID1" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID2" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID3" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID4" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID5" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID6" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID7" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID8" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID9" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID10" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID11" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID12" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID13" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID14" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGSUBSYSVENDID15" to="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTION" to="BLK-TL-PCIE_2_1.CFGTRANSACTION"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR0" to="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR1" to="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR2" to="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR3" to="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR4" to="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR5" to="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONADDR6" to="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRANSACTIONTYPE" to="BLK-TL-PCIE_2_1.CFGTRANSACTIONTYPE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGTRNPENDINGN" to="BLK-TL-PCIE_2_1.CFGTRNPENDINGN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP0" to="BLK-TL-PCIE_2_1.CFGVCTCVCMAP0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP1" to="BLK-TL-PCIE_2_1.CFGVCTCVCMAP1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP2" to="BLK-TL-PCIE_2_1.CFGVCTCVCMAP2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP3" to="BLK-TL-PCIE_2_1.CFGVCTCVCMAP3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP4" to="BLK-TL-PCIE_2_1.CFGVCTCVCMAP4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP5" to="BLK-TL-PCIE_2_1.CFGVCTCVCMAP5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVCTCVCMAP6" to="BLK-TL-PCIE_2_1.CFGVCTCVCMAP6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID0" to="BLK-TL-PCIE_2_1.CFGVENDID0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID1" to="BLK-TL-PCIE_2_1.CFGVENDID1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID2" to="BLK-TL-PCIE_2_1.CFGVENDID2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID3" to="BLK-TL-PCIE_2_1.CFGVENDID3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID4" to="BLK-TL-PCIE_2_1.CFGVENDID4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID5" to="BLK-TL-PCIE_2_1.CFGVENDID5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID6" to="BLK-TL-PCIE_2_1.CFGVENDID6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID7" to="BLK-TL-PCIE_2_1.CFGVENDID7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID8" to="BLK-TL-PCIE_2_1.CFGVENDID8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID9" to="BLK-TL-PCIE_2_1.CFGVENDID9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID10" to="BLK-TL-PCIE_2_1.CFGVENDID10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID11" to="BLK-TL-PCIE_2_1.CFGVENDID11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID12" to="BLK-TL-PCIE_2_1.CFGVENDID12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID13" to="BLK-TL-PCIE_2_1.CFGVENDID13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID14" to="BLK-TL-PCIE_2_1.CFGVENDID14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CFGVENDID15" to="BLK-TL-PCIE_2_1.CFGVENDID15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CMRSTN" to="BLK-TL-PCIE_2_1.CMRSTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_CMSTICKYRSTN" to="BLK-TL-PCIE_2_1.CMSTICKYRSTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGMODE0" to="BLK-TL-PCIE_2_1.DBGMODE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGMODE1" to="BLK-TL-PCIE_2_1.DBGMODE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRA" to="BLK-TL-PCIE_2_1.DBGSCLRA"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRB" to="BLK-TL-PCIE_2_1.DBGSCLRB"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRC" to="BLK-TL-PCIE_2_1.DBGSCLRC"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRD" to="BLK-TL-PCIE_2_1.DBGSCLRD"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRE" to="BLK-TL-PCIE_2_1.DBGSCLRE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRF" to="BLK-TL-PCIE_2_1.DBGSCLRF"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRG" to="BLK-TL-PCIE_2_1.DBGSCLRG"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRH" to="BLK-TL-PCIE_2_1.DBGSCLRH"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRI" to="BLK-TL-PCIE_2_1.DBGSCLRI"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRJ" to="BLK-TL-PCIE_2_1.DBGSCLRJ"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSCLRK" to="BLK-TL-PCIE_2_1.DBGSCLRK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGSUBMODE" to="BLK-TL-PCIE_2_1.DBGSUBMODE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA0" to="BLK-TL-PCIE_2_1.DBGVECA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA1" to="BLK-TL-PCIE_2_1.DBGVECA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA2" to="BLK-TL-PCIE_2_1.DBGVECA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA3" to="BLK-TL-PCIE_2_1.DBGVECA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA4" to="BLK-TL-PCIE_2_1.DBGVECA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA5" to="BLK-TL-PCIE_2_1.DBGVECA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA6" to="BLK-TL-PCIE_2_1.DBGVECA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA7" to="BLK-TL-PCIE_2_1.DBGVECA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA8" to="BLK-TL-PCIE_2_1.DBGVECA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA9" to="BLK-TL-PCIE_2_1.DBGVECA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA10" to="BLK-TL-PCIE_2_1.DBGVECA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA11" to="BLK-TL-PCIE_2_1.DBGVECA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA12" to="BLK-TL-PCIE_2_1.DBGVECA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA13" to="BLK-TL-PCIE_2_1.DBGVECA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA14" to="BLK-TL-PCIE_2_1.DBGVECA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA15" to="BLK-TL-PCIE_2_1.DBGVECA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA16" to="BLK-TL-PCIE_2_1.DBGVECA16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA17" to="BLK-TL-PCIE_2_1.DBGVECA17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA18" to="BLK-TL-PCIE_2_1.DBGVECA18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA19" to="BLK-TL-PCIE_2_1.DBGVECA19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA20" to="BLK-TL-PCIE_2_1.DBGVECA20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA21" to="BLK-TL-PCIE_2_1.DBGVECA21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA22" to="BLK-TL-PCIE_2_1.DBGVECA22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA23" to="BLK-TL-PCIE_2_1.DBGVECA23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA24" to="BLK-TL-PCIE_2_1.DBGVECA24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA25" to="BLK-TL-PCIE_2_1.DBGVECA25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA26" to="BLK-TL-PCIE_2_1.DBGVECA26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA27" to="BLK-TL-PCIE_2_1.DBGVECA27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA28" to="BLK-TL-PCIE_2_1.DBGVECA28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA29" to="BLK-TL-PCIE_2_1.DBGVECA29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA30" to="BLK-TL-PCIE_2_1.DBGVECA30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA31" to="BLK-TL-PCIE_2_1.DBGVECA31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA32" to="BLK-TL-PCIE_2_1.DBGVECA32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA33" to="BLK-TL-PCIE_2_1.DBGVECA33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA34" to="BLK-TL-PCIE_2_1.DBGVECA34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA35" to="BLK-TL-PCIE_2_1.DBGVECA35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA36" to="BLK-TL-PCIE_2_1.DBGVECA36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA37" to="BLK-TL-PCIE_2_1.DBGVECA37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA38" to="BLK-TL-PCIE_2_1.DBGVECA38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA39" to="BLK-TL-PCIE_2_1.DBGVECA39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA40" to="BLK-TL-PCIE_2_1.DBGVECA40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA41" to="BLK-TL-PCIE_2_1.DBGVECA41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA42" to="BLK-TL-PCIE_2_1.DBGVECA42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA43" to="BLK-TL-PCIE_2_1.DBGVECA43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA44" to="BLK-TL-PCIE_2_1.DBGVECA44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA45" to="BLK-TL-PCIE_2_1.DBGVECA45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA46" to="BLK-TL-PCIE_2_1.DBGVECA46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA47" to="BLK-TL-PCIE_2_1.DBGVECA47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA48" to="BLK-TL-PCIE_2_1.DBGVECA48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA49" to="BLK-TL-PCIE_2_1.DBGVECA49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA50" to="BLK-TL-PCIE_2_1.DBGVECA50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA51" to="BLK-TL-PCIE_2_1.DBGVECA51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA52" to="BLK-TL-PCIE_2_1.DBGVECA52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA53" to="BLK-TL-PCIE_2_1.DBGVECA53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA54" to="BLK-TL-PCIE_2_1.DBGVECA54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA55" to="BLK-TL-PCIE_2_1.DBGVECA55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA56" to="BLK-TL-PCIE_2_1.DBGVECA56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA57" to="BLK-TL-PCIE_2_1.DBGVECA57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA58" to="BLK-TL-PCIE_2_1.DBGVECA58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA59" to="BLK-TL-PCIE_2_1.DBGVECA59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA60" to="BLK-TL-PCIE_2_1.DBGVECA60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA61" to="BLK-TL-PCIE_2_1.DBGVECA61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA62" to="BLK-TL-PCIE_2_1.DBGVECA62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECA63" to="BLK-TL-PCIE_2_1.DBGVECA63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB0" to="BLK-TL-PCIE_2_1.DBGVECB0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB1" to="BLK-TL-PCIE_2_1.DBGVECB1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB2" to="BLK-TL-PCIE_2_1.DBGVECB2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB3" to="BLK-TL-PCIE_2_1.DBGVECB3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB4" to="BLK-TL-PCIE_2_1.DBGVECB4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB5" to="BLK-TL-PCIE_2_1.DBGVECB5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB6" to="BLK-TL-PCIE_2_1.DBGVECB6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB7" to="BLK-TL-PCIE_2_1.DBGVECB7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB8" to="BLK-TL-PCIE_2_1.DBGVECB8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB9" to="BLK-TL-PCIE_2_1.DBGVECB9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB10" to="BLK-TL-PCIE_2_1.DBGVECB10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB11" to="BLK-TL-PCIE_2_1.DBGVECB11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB12" to="BLK-TL-PCIE_2_1.DBGVECB12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB13" to="BLK-TL-PCIE_2_1.DBGVECB13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB14" to="BLK-TL-PCIE_2_1.DBGVECB14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB15" to="BLK-TL-PCIE_2_1.DBGVECB15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB16" to="BLK-TL-PCIE_2_1.DBGVECB16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB17" to="BLK-TL-PCIE_2_1.DBGVECB17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB18" to="BLK-TL-PCIE_2_1.DBGVECB18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB19" to="BLK-TL-PCIE_2_1.DBGVECB19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB20" to="BLK-TL-PCIE_2_1.DBGVECB20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB21" to="BLK-TL-PCIE_2_1.DBGVECB21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB22" to="BLK-TL-PCIE_2_1.DBGVECB22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB23" to="BLK-TL-PCIE_2_1.DBGVECB23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB24" to="BLK-TL-PCIE_2_1.DBGVECB24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB25" to="BLK-TL-PCIE_2_1.DBGVECB25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB26" to="BLK-TL-PCIE_2_1.DBGVECB26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB27" to="BLK-TL-PCIE_2_1.DBGVECB27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB28" to="BLK-TL-PCIE_2_1.DBGVECB28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB29" to="BLK-TL-PCIE_2_1.DBGVECB29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB30" to="BLK-TL-PCIE_2_1.DBGVECB30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB31" to="BLK-TL-PCIE_2_1.DBGVECB31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB32" to="BLK-TL-PCIE_2_1.DBGVECB32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB33" to="BLK-TL-PCIE_2_1.DBGVECB33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB34" to="BLK-TL-PCIE_2_1.DBGVECB34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB35" to="BLK-TL-PCIE_2_1.DBGVECB35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB36" to="BLK-TL-PCIE_2_1.DBGVECB36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB37" to="BLK-TL-PCIE_2_1.DBGVECB37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB38" to="BLK-TL-PCIE_2_1.DBGVECB38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB39" to="BLK-TL-PCIE_2_1.DBGVECB39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB40" to="BLK-TL-PCIE_2_1.DBGVECB40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB41" to="BLK-TL-PCIE_2_1.DBGVECB41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB42" to="BLK-TL-PCIE_2_1.DBGVECB42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB43" to="BLK-TL-PCIE_2_1.DBGVECB43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB44" to="BLK-TL-PCIE_2_1.DBGVECB44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB45" to="BLK-TL-PCIE_2_1.DBGVECB45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB46" to="BLK-TL-PCIE_2_1.DBGVECB46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB47" to="BLK-TL-PCIE_2_1.DBGVECB47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB48" to="BLK-TL-PCIE_2_1.DBGVECB48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB49" to="BLK-TL-PCIE_2_1.DBGVECB49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB50" to="BLK-TL-PCIE_2_1.DBGVECB50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB51" to="BLK-TL-PCIE_2_1.DBGVECB51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB52" to="BLK-TL-PCIE_2_1.DBGVECB52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB53" to="BLK-TL-PCIE_2_1.DBGVECB53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB54" to="BLK-TL-PCIE_2_1.DBGVECB54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB55" to="BLK-TL-PCIE_2_1.DBGVECB55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB56" to="BLK-TL-PCIE_2_1.DBGVECB56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB57" to="BLK-TL-PCIE_2_1.DBGVECB57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB58" to="BLK-TL-PCIE_2_1.DBGVECB58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB59" to="BLK-TL-PCIE_2_1.DBGVECB59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB60" to="BLK-TL-PCIE_2_1.DBGVECB60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB61" to="BLK-TL-PCIE_2_1.DBGVECB61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB62" to="BLK-TL-PCIE_2_1.DBGVECB62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECB63" to="BLK-TL-PCIE_2_1.DBGVECB63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC0" to="BLK-TL-PCIE_2_1.DBGVECC0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC1" to="BLK-TL-PCIE_2_1.DBGVECC1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC2" to="BLK-TL-PCIE_2_1.DBGVECC2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC3" to="BLK-TL-PCIE_2_1.DBGVECC3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC4" to="BLK-TL-PCIE_2_1.DBGVECC4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC5" to="BLK-TL-PCIE_2_1.DBGVECC5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC6" to="BLK-TL-PCIE_2_1.DBGVECC6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC7" to="BLK-TL-PCIE_2_1.DBGVECC7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC8" to="BLK-TL-PCIE_2_1.DBGVECC8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC9" to="BLK-TL-PCIE_2_1.DBGVECC9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC10" to="BLK-TL-PCIE_2_1.DBGVECC10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DBGVECC11" to="BLK-TL-PCIE_2_1.DBGVECC11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DLRSTN" to="BLK-TL-PCIE_2_1.DLRSTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR0" to="BLK-TL-PCIE_2_1.DRPADDR0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR1" to="BLK-TL-PCIE_2_1.DRPADDR1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR2" to="BLK-TL-PCIE_2_1.DRPADDR2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR3" to="BLK-TL-PCIE_2_1.DRPADDR3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR4" to="BLK-TL-PCIE_2_1.DRPADDR4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR5" to="BLK-TL-PCIE_2_1.DRPADDR5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR6" to="BLK-TL-PCIE_2_1.DRPADDR6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR7" to="BLK-TL-PCIE_2_1.DRPADDR7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPADDR8" to="BLK-TL-PCIE_2_1.DRPADDR8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPCLK" to="BLK-TL-PCIE_2_1.DRPCLK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI0" to="BLK-TL-PCIE_2_1.DRPDI0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI1" to="BLK-TL-PCIE_2_1.DRPDI1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI2" to="BLK-TL-PCIE_2_1.DRPDI2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI3" to="BLK-TL-PCIE_2_1.DRPDI3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI4" to="BLK-TL-PCIE_2_1.DRPDI4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI5" to="BLK-TL-PCIE_2_1.DRPDI5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI6" to="BLK-TL-PCIE_2_1.DRPDI6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI7" to="BLK-TL-PCIE_2_1.DRPDI7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI8" to="BLK-TL-PCIE_2_1.DRPDI8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI9" to="BLK-TL-PCIE_2_1.DRPDI9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI10" to="BLK-TL-PCIE_2_1.DRPDI10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI11" to="BLK-TL-PCIE_2_1.DRPDI11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI12" to="BLK-TL-PCIE_2_1.DRPDI12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI13" to="BLK-TL-PCIE_2_1.DRPDI13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI14" to="BLK-TL-PCIE_2_1.DRPDI14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDI15" to="BLK-TL-PCIE_2_1.DRPDI15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO0" to="BLK-TL-PCIE_2_1.DRPDO0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO1" to="BLK-TL-PCIE_2_1.DRPDO1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO2" to="BLK-TL-PCIE_2_1.DRPDO2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO3" to="BLK-TL-PCIE_2_1.DRPDO3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO4" to="BLK-TL-PCIE_2_1.DRPDO4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO5" to="BLK-TL-PCIE_2_1.DRPDO5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO6" to="BLK-TL-PCIE_2_1.DRPDO6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO7" to="BLK-TL-PCIE_2_1.DRPDO7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO8" to="BLK-TL-PCIE_2_1.DRPDO8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO9" to="BLK-TL-PCIE_2_1.DRPDO9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO10" to="BLK-TL-PCIE_2_1.DRPDO10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO11" to="BLK-TL-PCIE_2_1.DRPDO11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO12" to="BLK-TL-PCIE_2_1.DRPDO12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO13" to="BLK-TL-PCIE_2_1.DRPDO13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO14" to="BLK-TL-PCIE_2_1.DRPDO14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPDO15" to="BLK-TL-PCIE_2_1.DRPDO15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPEN" to="BLK-TL-PCIE_2_1.DRPEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPRDY" to="BLK-TL-PCIE_2_1.DRPRDY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_DRPWE" to="BLK-TL-PCIE_2_1.DRPWE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_FUNCLVLRSTN" to="BLK-TL-PCIE_2_1.FUNCLVLRSTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2BADDLLPERR" to="BLK-TL-PCIE_2_1.LL2BADDLLPERR"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2BADTLPERR" to="BLK-TL-PCIE_2_1.LL2BADTLPERR"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2LINKSTATUS0" to="BLK-TL-PCIE_2_1.LL2LINKSTATUS0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2LINKSTATUS1" to="BLK-TL-PCIE_2_1.LL2LINKSTATUS1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2LINKSTATUS2" to="BLK-TL-PCIE_2_1.LL2LINKSTATUS2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2LINKSTATUS3" to="BLK-TL-PCIE_2_1.LL2LINKSTATUS3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2LINKSTATUS4" to="BLK-TL-PCIE_2_1.LL2LINKSTATUS4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2PROTOCOLERR" to="BLK-TL-PCIE_2_1.LL2PROTOCOLERR"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2RECEIVERERR" to="BLK-TL-PCIE_2_1.LL2RECEIVERERR"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2REPLAYROERR" to="BLK-TL-PCIE_2_1.LL2REPLAYROERR"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2REPLAYTOERR" to="BLK-TL-PCIE_2_1.LL2REPLAYTOERR"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SENDASREQL1" to="BLK-TL-PCIE_2_1.LL2SENDASREQL1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SENDENTERL1" to="BLK-TL-PCIE_2_1.LL2SENDENTERL1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SENDENTERL23" to="BLK-TL-PCIE_2_1.LL2SENDENTERL23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SENDPMACK" to="BLK-TL-PCIE_2_1.LL2SENDPMACK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SUSPENDNOW" to="BLK-TL-PCIE_2_1.LL2SUSPENDNOW"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2SUSPENDOK" to="BLK-TL-PCIE_2_1.LL2SUSPENDOK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2TFCINIT1SEQ" to="BLK-TL-PCIE_2_1.LL2TFCINIT1SEQ"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2TFCINIT2SEQ" to="BLK-TL-PCIE_2_1.LL2TFCINIT2SEQ"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2TLPRCV" to="BLK-TL-PCIE_2_1.LL2TLPRCV"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LL2TXIDLE" to="BLK-TL-PCIE_2_1.LL2TXIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_LNKCLKEN" to="BLK-TL-PCIE_2_1.LNKCLKEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR0" to="BLK-TL-PCIE_2_1.MIMRXRADDR0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR1" to="BLK-TL-PCIE_2_1.MIMRXRADDR1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR2" to="BLK-TL-PCIE_2_1.MIMRXRADDR2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR3" to="BLK-TL-PCIE_2_1.MIMRXRADDR3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR4" to="BLK-TL-PCIE_2_1.MIMRXRADDR4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR5" to="BLK-TL-PCIE_2_1.MIMRXRADDR5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR6" to="BLK-TL-PCIE_2_1.MIMRXRADDR6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR7" to="BLK-TL-PCIE_2_1.MIMRXRADDR7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR8" to="BLK-TL-PCIE_2_1.MIMRXRADDR8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR9" to="BLK-TL-PCIE_2_1.MIMRXRADDR9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR10" to="BLK-TL-PCIE_2_1.MIMRXRADDR10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR11" to="BLK-TL-PCIE_2_1.MIMRXRADDR11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRADDR12" to="BLK-TL-PCIE_2_1.MIMRXRADDR12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA0" to="BLK-TL-PCIE_2_1.MIMRXRDATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA1" to="BLK-TL-PCIE_2_1.MIMRXRDATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA2" to="BLK-TL-PCIE_2_1.MIMRXRDATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA3" to="BLK-TL-PCIE_2_1.MIMRXRDATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA4" to="BLK-TL-PCIE_2_1.MIMRXRDATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA5" to="BLK-TL-PCIE_2_1.MIMRXRDATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA6" to="BLK-TL-PCIE_2_1.MIMRXRDATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA7" to="BLK-TL-PCIE_2_1.MIMRXRDATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA8" to="BLK-TL-PCIE_2_1.MIMRXRDATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA9" to="BLK-TL-PCIE_2_1.MIMRXRDATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA10" to="BLK-TL-PCIE_2_1.MIMRXRDATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA11" to="BLK-TL-PCIE_2_1.MIMRXRDATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA12" to="BLK-TL-PCIE_2_1.MIMRXRDATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA13" to="BLK-TL-PCIE_2_1.MIMRXRDATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA14" to="BLK-TL-PCIE_2_1.MIMRXRDATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA15" to="BLK-TL-PCIE_2_1.MIMRXRDATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA16" to="BLK-TL-PCIE_2_1.MIMRXRDATA16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA17" to="BLK-TL-PCIE_2_1.MIMRXRDATA17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA18" to="BLK-TL-PCIE_2_1.MIMRXRDATA18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA19" to="BLK-TL-PCIE_2_1.MIMRXRDATA19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA20" to="BLK-TL-PCIE_2_1.MIMRXRDATA20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA21" to="BLK-TL-PCIE_2_1.MIMRXRDATA21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA22" to="BLK-TL-PCIE_2_1.MIMRXRDATA22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA23" to="BLK-TL-PCIE_2_1.MIMRXRDATA23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA24" to="BLK-TL-PCIE_2_1.MIMRXRDATA24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA25" to="BLK-TL-PCIE_2_1.MIMRXRDATA25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA26" to="BLK-TL-PCIE_2_1.MIMRXRDATA26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA27" to="BLK-TL-PCIE_2_1.MIMRXRDATA27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA28" to="BLK-TL-PCIE_2_1.MIMRXRDATA28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA29" to="BLK-TL-PCIE_2_1.MIMRXRDATA29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA30" to="BLK-TL-PCIE_2_1.MIMRXRDATA30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA31" to="BLK-TL-PCIE_2_1.MIMRXRDATA31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA32" to="BLK-TL-PCIE_2_1.MIMRXRDATA32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA33" to="BLK-TL-PCIE_2_1.MIMRXRDATA33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA34" to="BLK-TL-PCIE_2_1.MIMRXRDATA34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA35" to="BLK-TL-PCIE_2_1.MIMRXRDATA35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA36" to="BLK-TL-PCIE_2_1.MIMRXRDATA36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA37" to="BLK-TL-PCIE_2_1.MIMRXRDATA37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA38" to="BLK-TL-PCIE_2_1.MIMRXRDATA38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA39" to="BLK-TL-PCIE_2_1.MIMRXRDATA39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA40" to="BLK-TL-PCIE_2_1.MIMRXRDATA40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA41" to="BLK-TL-PCIE_2_1.MIMRXRDATA41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA42" to="BLK-TL-PCIE_2_1.MIMRXRDATA42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA43" to="BLK-TL-PCIE_2_1.MIMRXRDATA43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA44" to="BLK-TL-PCIE_2_1.MIMRXRDATA44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA45" to="BLK-TL-PCIE_2_1.MIMRXRDATA45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA46" to="BLK-TL-PCIE_2_1.MIMRXRDATA46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA47" to="BLK-TL-PCIE_2_1.MIMRXRDATA47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA48" to="BLK-TL-PCIE_2_1.MIMRXRDATA48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA49" to="BLK-TL-PCIE_2_1.MIMRXRDATA49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA50" to="BLK-TL-PCIE_2_1.MIMRXRDATA50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA51" to="BLK-TL-PCIE_2_1.MIMRXRDATA51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA52" to="BLK-TL-PCIE_2_1.MIMRXRDATA52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA53" to="BLK-TL-PCIE_2_1.MIMRXRDATA53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA54" to="BLK-TL-PCIE_2_1.MIMRXRDATA54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA55" to="BLK-TL-PCIE_2_1.MIMRXRDATA55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA56" to="BLK-TL-PCIE_2_1.MIMRXRDATA56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA57" to="BLK-TL-PCIE_2_1.MIMRXRDATA57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA58" to="BLK-TL-PCIE_2_1.MIMRXRDATA58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA59" to="BLK-TL-PCIE_2_1.MIMRXRDATA59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA60" to="BLK-TL-PCIE_2_1.MIMRXRDATA60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA61" to="BLK-TL-PCIE_2_1.MIMRXRDATA61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA62" to="BLK-TL-PCIE_2_1.MIMRXRDATA62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA63" to="BLK-TL-PCIE_2_1.MIMRXRDATA63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA64" to="BLK-TL-PCIE_2_1.MIMRXRDATA64"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA65" to="BLK-TL-PCIE_2_1.MIMRXRDATA65"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA66" to="BLK-TL-PCIE_2_1.MIMRXRDATA66"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXRDATA67" to="BLK-TL-PCIE_2_1.MIMRXRDATA67"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXREN" to="BLK-TL-PCIE_2_1.MIMRXREN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR0" to="BLK-TL-PCIE_2_1.MIMRXWADDR0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR1" to="BLK-TL-PCIE_2_1.MIMRXWADDR1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR2" to="BLK-TL-PCIE_2_1.MIMRXWADDR2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR3" to="BLK-TL-PCIE_2_1.MIMRXWADDR3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR4" to="BLK-TL-PCIE_2_1.MIMRXWADDR4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR5" to="BLK-TL-PCIE_2_1.MIMRXWADDR5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR6" to="BLK-TL-PCIE_2_1.MIMRXWADDR6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR7" to="BLK-TL-PCIE_2_1.MIMRXWADDR7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR8" to="BLK-TL-PCIE_2_1.MIMRXWADDR8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR9" to="BLK-TL-PCIE_2_1.MIMRXWADDR9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR10" to="BLK-TL-PCIE_2_1.MIMRXWADDR10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR11" to="BLK-TL-PCIE_2_1.MIMRXWADDR11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWADDR12" to="BLK-TL-PCIE_2_1.MIMRXWADDR12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA0" to="BLK-TL-PCIE_2_1.MIMRXWDATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA1" to="BLK-TL-PCIE_2_1.MIMRXWDATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA2" to="BLK-TL-PCIE_2_1.MIMRXWDATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA3" to="BLK-TL-PCIE_2_1.MIMRXWDATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA4" to="BLK-TL-PCIE_2_1.MIMRXWDATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA5" to="BLK-TL-PCIE_2_1.MIMRXWDATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA6" to="BLK-TL-PCIE_2_1.MIMRXWDATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA7" to="BLK-TL-PCIE_2_1.MIMRXWDATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA8" to="BLK-TL-PCIE_2_1.MIMRXWDATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA9" to="BLK-TL-PCIE_2_1.MIMRXWDATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA10" to="BLK-TL-PCIE_2_1.MIMRXWDATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA11" to="BLK-TL-PCIE_2_1.MIMRXWDATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA12" to="BLK-TL-PCIE_2_1.MIMRXWDATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA13" to="BLK-TL-PCIE_2_1.MIMRXWDATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA14" to="BLK-TL-PCIE_2_1.MIMRXWDATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA15" to="BLK-TL-PCIE_2_1.MIMRXWDATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA16" to="BLK-TL-PCIE_2_1.MIMRXWDATA16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA17" to="BLK-TL-PCIE_2_1.MIMRXWDATA17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA18" to="BLK-TL-PCIE_2_1.MIMRXWDATA18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA19" to="BLK-TL-PCIE_2_1.MIMRXWDATA19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA20" to="BLK-TL-PCIE_2_1.MIMRXWDATA20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA21" to="BLK-TL-PCIE_2_1.MIMRXWDATA21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA22" to="BLK-TL-PCIE_2_1.MIMRXWDATA22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA23" to="BLK-TL-PCIE_2_1.MIMRXWDATA23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA24" to="BLK-TL-PCIE_2_1.MIMRXWDATA24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA25" to="BLK-TL-PCIE_2_1.MIMRXWDATA25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA26" to="BLK-TL-PCIE_2_1.MIMRXWDATA26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA27" to="BLK-TL-PCIE_2_1.MIMRXWDATA27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA28" to="BLK-TL-PCIE_2_1.MIMRXWDATA28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA29" to="BLK-TL-PCIE_2_1.MIMRXWDATA29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA30" to="BLK-TL-PCIE_2_1.MIMRXWDATA30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA31" to="BLK-TL-PCIE_2_1.MIMRXWDATA31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA32" to="BLK-TL-PCIE_2_1.MIMRXWDATA32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA33" to="BLK-TL-PCIE_2_1.MIMRXWDATA33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA34" to="BLK-TL-PCIE_2_1.MIMRXWDATA34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA35" to="BLK-TL-PCIE_2_1.MIMRXWDATA35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA36" to="BLK-TL-PCIE_2_1.MIMRXWDATA36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA37" to="BLK-TL-PCIE_2_1.MIMRXWDATA37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA38" to="BLK-TL-PCIE_2_1.MIMRXWDATA38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA39" to="BLK-TL-PCIE_2_1.MIMRXWDATA39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA40" to="BLK-TL-PCIE_2_1.MIMRXWDATA40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA41" to="BLK-TL-PCIE_2_1.MIMRXWDATA41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA42" to="BLK-TL-PCIE_2_1.MIMRXWDATA42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA43" to="BLK-TL-PCIE_2_1.MIMRXWDATA43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA44" to="BLK-TL-PCIE_2_1.MIMRXWDATA44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA45" to="BLK-TL-PCIE_2_1.MIMRXWDATA45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA46" to="BLK-TL-PCIE_2_1.MIMRXWDATA46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA47" to="BLK-TL-PCIE_2_1.MIMRXWDATA47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA48" to="BLK-TL-PCIE_2_1.MIMRXWDATA48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA49" to="BLK-TL-PCIE_2_1.MIMRXWDATA49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA50" to="BLK-TL-PCIE_2_1.MIMRXWDATA50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA51" to="BLK-TL-PCIE_2_1.MIMRXWDATA51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA52" to="BLK-TL-PCIE_2_1.MIMRXWDATA52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA53" to="BLK-TL-PCIE_2_1.MIMRXWDATA53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA54" to="BLK-TL-PCIE_2_1.MIMRXWDATA54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA55" to="BLK-TL-PCIE_2_1.MIMRXWDATA55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA56" to="BLK-TL-PCIE_2_1.MIMRXWDATA56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA57" to="BLK-TL-PCIE_2_1.MIMRXWDATA57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA58" to="BLK-TL-PCIE_2_1.MIMRXWDATA58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA59" to="BLK-TL-PCIE_2_1.MIMRXWDATA59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA60" to="BLK-TL-PCIE_2_1.MIMRXWDATA60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA61" to="BLK-TL-PCIE_2_1.MIMRXWDATA61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA62" to="BLK-TL-PCIE_2_1.MIMRXWDATA62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA63" to="BLK-TL-PCIE_2_1.MIMRXWDATA63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA64" to="BLK-TL-PCIE_2_1.MIMRXWDATA64"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA65" to="BLK-TL-PCIE_2_1.MIMRXWDATA65"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA66" to="BLK-TL-PCIE_2_1.MIMRXWDATA66"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWDATA67" to="BLK-TL-PCIE_2_1.MIMRXWDATA67"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMRXWEN" to="BLK-TL-PCIE_2_1.MIMRXWEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR0" to="BLK-TL-PCIE_2_1.MIMTXRADDR0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR1" to="BLK-TL-PCIE_2_1.MIMTXRADDR1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR2" to="BLK-TL-PCIE_2_1.MIMTXRADDR2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR3" to="BLK-TL-PCIE_2_1.MIMTXRADDR3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR4" to="BLK-TL-PCIE_2_1.MIMTXRADDR4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR5" to="BLK-TL-PCIE_2_1.MIMTXRADDR5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR6" to="BLK-TL-PCIE_2_1.MIMTXRADDR6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR7" to="BLK-TL-PCIE_2_1.MIMTXRADDR7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR8" to="BLK-TL-PCIE_2_1.MIMTXRADDR8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR9" to="BLK-TL-PCIE_2_1.MIMTXRADDR9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR10" to="BLK-TL-PCIE_2_1.MIMTXRADDR10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR11" to="BLK-TL-PCIE_2_1.MIMTXRADDR11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRADDR12" to="BLK-TL-PCIE_2_1.MIMTXRADDR12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA0" to="BLK-TL-PCIE_2_1.MIMTXRDATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA1" to="BLK-TL-PCIE_2_1.MIMTXRDATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA2" to="BLK-TL-PCIE_2_1.MIMTXRDATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA3" to="BLK-TL-PCIE_2_1.MIMTXRDATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA4" to="BLK-TL-PCIE_2_1.MIMTXRDATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA5" to="BLK-TL-PCIE_2_1.MIMTXRDATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA6" to="BLK-TL-PCIE_2_1.MIMTXRDATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA7" to="BLK-TL-PCIE_2_1.MIMTXRDATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA8" to="BLK-TL-PCIE_2_1.MIMTXRDATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA9" to="BLK-TL-PCIE_2_1.MIMTXRDATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA10" to="BLK-TL-PCIE_2_1.MIMTXRDATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA11" to="BLK-TL-PCIE_2_1.MIMTXRDATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA12" to="BLK-TL-PCIE_2_1.MIMTXRDATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA13" to="BLK-TL-PCIE_2_1.MIMTXRDATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA14" to="BLK-TL-PCIE_2_1.MIMTXRDATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA15" to="BLK-TL-PCIE_2_1.MIMTXRDATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA16" to="BLK-TL-PCIE_2_1.MIMTXRDATA16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA17" to="BLK-TL-PCIE_2_1.MIMTXRDATA17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA18" to="BLK-TL-PCIE_2_1.MIMTXRDATA18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA19" to="BLK-TL-PCIE_2_1.MIMTXRDATA19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA20" to="BLK-TL-PCIE_2_1.MIMTXRDATA20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA21" to="BLK-TL-PCIE_2_1.MIMTXRDATA21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA22" to="BLK-TL-PCIE_2_1.MIMTXRDATA22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA23" to="BLK-TL-PCIE_2_1.MIMTXRDATA23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA24" to="BLK-TL-PCIE_2_1.MIMTXRDATA24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA25" to="BLK-TL-PCIE_2_1.MIMTXRDATA25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA26" to="BLK-TL-PCIE_2_1.MIMTXRDATA26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA27" to="BLK-TL-PCIE_2_1.MIMTXRDATA27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA28" to="BLK-TL-PCIE_2_1.MIMTXRDATA28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA29" to="BLK-TL-PCIE_2_1.MIMTXRDATA29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA30" to="BLK-TL-PCIE_2_1.MIMTXRDATA30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA31" to="BLK-TL-PCIE_2_1.MIMTXRDATA31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA32" to="BLK-TL-PCIE_2_1.MIMTXRDATA32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA33" to="BLK-TL-PCIE_2_1.MIMTXRDATA33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA34" to="BLK-TL-PCIE_2_1.MIMTXRDATA34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA35" to="BLK-TL-PCIE_2_1.MIMTXRDATA35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA36" to="BLK-TL-PCIE_2_1.MIMTXRDATA36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA37" to="BLK-TL-PCIE_2_1.MIMTXRDATA37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA38" to="BLK-TL-PCIE_2_1.MIMTXRDATA38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA39" to="BLK-TL-PCIE_2_1.MIMTXRDATA39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA40" to="BLK-TL-PCIE_2_1.MIMTXRDATA40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA41" to="BLK-TL-PCIE_2_1.MIMTXRDATA41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA42" to="BLK-TL-PCIE_2_1.MIMTXRDATA42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA43" to="BLK-TL-PCIE_2_1.MIMTXRDATA43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA44" to="BLK-TL-PCIE_2_1.MIMTXRDATA44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA45" to="BLK-TL-PCIE_2_1.MIMTXRDATA45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA46" to="BLK-TL-PCIE_2_1.MIMTXRDATA46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA47" to="BLK-TL-PCIE_2_1.MIMTXRDATA47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA48" to="BLK-TL-PCIE_2_1.MIMTXRDATA48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA49" to="BLK-TL-PCIE_2_1.MIMTXRDATA49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA50" to="BLK-TL-PCIE_2_1.MIMTXRDATA50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA51" to="BLK-TL-PCIE_2_1.MIMTXRDATA51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA52" to="BLK-TL-PCIE_2_1.MIMTXRDATA52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA53" to="BLK-TL-PCIE_2_1.MIMTXRDATA53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA54" to="BLK-TL-PCIE_2_1.MIMTXRDATA54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA55" to="BLK-TL-PCIE_2_1.MIMTXRDATA55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA56" to="BLK-TL-PCIE_2_1.MIMTXRDATA56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA57" to="BLK-TL-PCIE_2_1.MIMTXRDATA57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA58" to="BLK-TL-PCIE_2_1.MIMTXRDATA58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA59" to="BLK-TL-PCIE_2_1.MIMTXRDATA59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA60" to="BLK-TL-PCIE_2_1.MIMTXRDATA60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA61" to="BLK-TL-PCIE_2_1.MIMTXRDATA61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA62" to="BLK-TL-PCIE_2_1.MIMTXRDATA62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA63" to="BLK-TL-PCIE_2_1.MIMTXRDATA63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA64" to="BLK-TL-PCIE_2_1.MIMTXRDATA64"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA65" to="BLK-TL-PCIE_2_1.MIMTXRDATA65"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA66" to="BLK-TL-PCIE_2_1.MIMTXRDATA66"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA67" to="BLK-TL-PCIE_2_1.MIMTXRDATA67"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXRDATA68" to="BLK-TL-PCIE_2_1.MIMTXRDATA68"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXREN" to="BLK-TL-PCIE_2_1.MIMTXREN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR0" to="BLK-TL-PCIE_2_1.MIMTXWADDR0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR1" to="BLK-TL-PCIE_2_1.MIMTXWADDR1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR2" to="BLK-TL-PCIE_2_1.MIMTXWADDR2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR3" to="BLK-TL-PCIE_2_1.MIMTXWADDR3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR4" to="BLK-TL-PCIE_2_1.MIMTXWADDR4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR5" to="BLK-TL-PCIE_2_1.MIMTXWADDR5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR6" to="BLK-TL-PCIE_2_1.MIMTXWADDR6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR7" to="BLK-TL-PCIE_2_1.MIMTXWADDR7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR8" to="BLK-TL-PCIE_2_1.MIMTXWADDR8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR9" to="BLK-TL-PCIE_2_1.MIMTXWADDR9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR10" to="BLK-TL-PCIE_2_1.MIMTXWADDR10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR11" to="BLK-TL-PCIE_2_1.MIMTXWADDR11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWADDR12" to="BLK-TL-PCIE_2_1.MIMTXWADDR12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA0" to="BLK-TL-PCIE_2_1.MIMTXWDATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA1" to="BLK-TL-PCIE_2_1.MIMTXWDATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA2" to="BLK-TL-PCIE_2_1.MIMTXWDATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA3" to="BLK-TL-PCIE_2_1.MIMTXWDATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA4" to="BLK-TL-PCIE_2_1.MIMTXWDATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA5" to="BLK-TL-PCIE_2_1.MIMTXWDATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA6" to="BLK-TL-PCIE_2_1.MIMTXWDATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA7" to="BLK-TL-PCIE_2_1.MIMTXWDATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA8" to="BLK-TL-PCIE_2_1.MIMTXWDATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA9" to="BLK-TL-PCIE_2_1.MIMTXWDATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA10" to="BLK-TL-PCIE_2_1.MIMTXWDATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA11" to="BLK-TL-PCIE_2_1.MIMTXWDATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA12" to="BLK-TL-PCIE_2_1.MIMTXWDATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA13" to="BLK-TL-PCIE_2_1.MIMTXWDATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA14" to="BLK-TL-PCIE_2_1.MIMTXWDATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA15" to="BLK-TL-PCIE_2_1.MIMTXWDATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA16" to="BLK-TL-PCIE_2_1.MIMTXWDATA16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA17" to="BLK-TL-PCIE_2_1.MIMTXWDATA17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA18" to="BLK-TL-PCIE_2_1.MIMTXWDATA18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA19" to="BLK-TL-PCIE_2_1.MIMTXWDATA19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA20" to="BLK-TL-PCIE_2_1.MIMTXWDATA20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA21" to="BLK-TL-PCIE_2_1.MIMTXWDATA21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA22" to="BLK-TL-PCIE_2_1.MIMTXWDATA22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA23" to="BLK-TL-PCIE_2_1.MIMTXWDATA23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA24" to="BLK-TL-PCIE_2_1.MIMTXWDATA24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA25" to="BLK-TL-PCIE_2_1.MIMTXWDATA25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA26" to="BLK-TL-PCIE_2_1.MIMTXWDATA26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA27" to="BLK-TL-PCIE_2_1.MIMTXWDATA27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA28" to="BLK-TL-PCIE_2_1.MIMTXWDATA28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA29" to="BLK-TL-PCIE_2_1.MIMTXWDATA29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA30" to="BLK-TL-PCIE_2_1.MIMTXWDATA30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA31" to="BLK-TL-PCIE_2_1.MIMTXWDATA31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA32" to="BLK-TL-PCIE_2_1.MIMTXWDATA32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA33" to="BLK-TL-PCIE_2_1.MIMTXWDATA33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA34" to="BLK-TL-PCIE_2_1.MIMTXWDATA34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA35" to="BLK-TL-PCIE_2_1.MIMTXWDATA35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA36" to="BLK-TL-PCIE_2_1.MIMTXWDATA36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA37" to="BLK-TL-PCIE_2_1.MIMTXWDATA37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA38" to="BLK-TL-PCIE_2_1.MIMTXWDATA38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA39" to="BLK-TL-PCIE_2_1.MIMTXWDATA39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA40" to="BLK-TL-PCIE_2_1.MIMTXWDATA40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA41" to="BLK-TL-PCIE_2_1.MIMTXWDATA41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA42" to="BLK-TL-PCIE_2_1.MIMTXWDATA42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA43" to="BLK-TL-PCIE_2_1.MIMTXWDATA43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA44" to="BLK-TL-PCIE_2_1.MIMTXWDATA44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA45" to="BLK-TL-PCIE_2_1.MIMTXWDATA45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA46" to="BLK-TL-PCIE_2_1.MIMTXWDATA46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA47" to="BLK-TL-PCIE_2_1.MIMTXWDATA47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA48" to="BLK-TL-PCIE_2_1.MIMTXWDATA48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA49" to="BLK-TL-PCIE_2_1.MIMTXWDATA49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA50" to="BLK-TL-PCIE_2_1.MIMTXWDATA50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA51" to="BLK-TL-PCIE_2_1.MIMTXWDATA51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA52" to="BLK-TL-PCIE_2_1.MIMTXWDATA52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA53" to="BLK-TL-PCIE_2_1.MIMTXWDATA53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA54" to="BLK-TL-PCIE_2_1.MIMTXWDATA54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA55" to="BLK-TL-PCIE_2_1.MIMTXWDATA55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA56" to="BLK-TL-PCIE_2_1.MIMTXWDATA56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA57" to="BLK-TL-PCIE_2_1.MIMTXWDATA57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA58" to="BLK-TL-PCIE_2_1.MIMTXWDATA58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA59" to="BLK-TL-PCIE_2_1.MIMTXWDATA59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA60" to="BLK-TL-PCIE_2_1.MIMTXWDATA60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA61" to="BLK-TL-PCIE_2_1.MIMTXWDATA61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA62" to="BLK-TL-PCIE_2_1.MIMTXWDATA62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA63" to="BLK-TL-PCIE_2_1.MIMTXWDATA63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA64" to="BLK-TL-PCIE_2_1.MIMTXWDATA64"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA65" to="BLK-TL-PCIE_2_1.MIMTXWDATA65"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA66" to="BLK-TL-PCIE_2_1.MIMTXWDATA66"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA67" to="BLK-TL-PCIE_2_1.MIMTXWDATA67"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWDATA68" to="BLK-TL-PCIE_2_1.MIMTXWDATA68"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_MIMTXWEN" to="BLK-TL-PCIE_2_1.MIMTXWEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPECLK" to="BLK-TL-PCIE_2_1.PIPECLK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0CHANISALIGNED" to="BLK-TL-PCIE_2_1.PIPERX0CHANISALIGNED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0CHARISK0" to="BLK-TL-PCIE_2_1.PIPERX0CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0CHARISK1" to="BLK-TL-PCIE_2_1.PIPERX0CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA0" to="BLK-TL-PCIE_2_1.PIPERX0DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA1" to="BLK-TL-PCIE_2_1.PIPERX0DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA2" to="BLK-TL-PCIE_2_1.PIPERX0DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA3" to="BLK-TL-PCIE_2_1.PIPERX0DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA4" to="BLK-TL-PCIE_2_1.PIPERX0DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA5" to="BLK-TL-PCIE_2_1.PIPERX0DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA6" to="BLK-TL-PCIE_2_1.PIPERX0DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA7" to="BLK-TL-PCIE_2_1.PIPERX0DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA8" to="BLK-TL-PCIE_2_1.PIPERX0DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA9" to="BLK-TL-PCIE_2_1.PIPERX0DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA10" to="BLK-TL-PCIE_2_1.PIPERX0DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA11" to="BLK-TL-PCIE_2_1.PIPERX0DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA12" to="BLK-TL-PCIE_2_1.PIPERX0DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA13" to="BLK-TL-PCIE_2_1.PIPERX0DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA14" to="BLK-TL-PCIE_2_1.PIPERX0DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0DATA15" to="BLK-TL-PCIE_2_1.PIPERX0DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0ELECIDLE" to="BLK-TL-PCIE_2_1.PIPERX0ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0PHYSTATUS" to="BLK-TL-PCIE_2_1.PIPERX0PHYSTATUS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0POLARITY" to="BLK-TL-PCIE_2_1.PIPERX0POLARITY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0STATUS0" to="BLK-TL-PCIE_2_1.PIPERX0STATUS0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0STATUS1" to="BLK-TL-PCIE_2_1.PIPERX0STATUS1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0STATUS2" to="BLK-TL-PCIE_2_1.PIPERX0STATUS2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX0VALID" to="BLK-TL-PCIE_2_1.PIPERX0VALID"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1CHANISALIGNED" to="BLK-TL-PCIE_2_1.PIPERX1CHANISALIGNED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1CHARISK0" to="BLK-TL-PCIE_2_1.PIPERX1CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1CHARISK1" to="BLK-TL-PCIE_2_1.PIPERX1CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA0" to="BLK-TL-PCIE_2_1.PIPERX1DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA1" to="BLK-TL-PCIE_2_1.PIPERX1DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA2" to="BLK-TL-PCIE_2_1.PIPERX1DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA3" to="BLK-TL-PCIE_2_1.PIPERX1DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA4" to="BLK-TL-PCIE_2_1.PIPERX1DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA5" to="BLK-TL-PCIE_2_1.PIPERX1DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA6" to="BLK-TL-PCIE_2_1.PIPERX1DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA7" to="BLK-TL-PCIE_2_1.PIPERX1DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA8" to="BLK-TL-PCIE_2_1.PIPERX1DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA9" to="BLK-TL-PCIE_2_1.PIPERX1DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA10" to="BLK-TL-PCIE_2_1.PIPERX1DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA11" to="BLK-TL-PCIE_2_1.PIPERX1DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA12" to="BLK-TL-PCIE_2_1.PIPERX1DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA13" to="BLK-TL-PCIE_2_1.PIPERX1DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA14" to="BLK-TL-PCIE_2_1.PIPERX1DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1DATA15" to="BLK-TL-PCIE_2_1.PIPERX1DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1ELECIDLE" to="BLK-TL-PCIE_2_1.PIPERX1ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1PHYSTATUS" to="BLK-TL-PCIE_2_1.PIPERX1PHYSTATUS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1POLARITY" to="BLK-TL-PCIE_2_1.PIPERX1POLARITY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1STATUS0" to="BLK-TL-PCIE_2_1.PIPERX1STATUS0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1STATUS1" to="BLK-TL-PCIE_2_1.PIPERX1STATUS1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1STATUS2" to="BLK-TL-PCIE_2_1.PIPERX1STATUS2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX1VALID" to="BLK-TL-PCIE_2_1.PIPERX1VALID"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2CHANISALIGNED" to="BLK-TL-PCIE_2_1.PIPERX2CHANISALIGNED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2CHARISK0" to="BLK-TL-PCIE_2_1.PIPERX2CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2CHARISK1" to="BLK-TL-PCIE_2_1.PIPERX2CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA0" to="BLK-TL-PCIE_2_1.PIPERX2DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA1" to="BLK-TL-PCIE_2_1.PIPERX2DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA2" to="BLK-TL-PCIE_2_1.PIPERX2DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA3" to="BLK-TL-PCIE_2_1.PIPERX2DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA4" to="BLK-TL-PCIE_2_1.PIPERX2DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA5" to="BLK-TL-PCIE_2_1.PIPERX2DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA6" to="BLK-TL-PCIE_2_1.PIPERX2DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA7" to="BLK-TL-PCIE_2_1.PIPERX2DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA8" to="BLK-TL-PCIE_2_1.PIPERX2DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA9" to="BLK-TL-PCIE_2_1.PIPERX2DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA10" to="BLK-TL-PCIE_2_1.PIPERX2DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA11" to="BLK-TL-PCIE_2_1.PIPERX2DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA12" to="BLK-TL-PCIE_2_1.PIPERX2DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA13" to="BLK-TL-PCIE_2_1.PIPERX2DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA14" to="BLK-TL-PCIE_2_1.PIPERX2DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2DATA15" to="BLK-TL-PCIE_2_1.PIPERX2DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2ELECIDLE" to="BLK-TL-PCIE_2_1.PIPERX2ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2PHYSTATUS" to="BLK-TL-PCIE_2_1.PIPERX2PHYSTATUS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2POLARITY" to="BLK-TL-PCIE_2_1.PIPERX2POLARITY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2STATUS0" to="BLK-TL-PCIE_2_1.PIPERX2STATUS0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2STATUS1" to="BLK-TL-PCIE_2_1.PIPERX2STATUS1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2STATUS2" to="BLK-TL-PCIE_2_1.PIPERX2STATUS2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX2VALID" to="BLK-TL-PCIE_2_1.PIPERX2VALID"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3CHANISALIGNED" to="BLK-TL-PCIE_2_1.PIPERX3CHANISALIGNED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3CHARISK0" to="BLK-TL-PCIE_2_1.PIPERX3CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3CHARISK1" to="BLK-TL-PCIE_2_1.PIPERX3CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA0" to="BLK-TL-PCIE_2_1.PIPERX3DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA1" to="BLK-TL-PCIE_2_1.PIPERX3DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA2" to="BLK-TL-PCIE_2_1.PIPERX3DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA3" to="BLK-TL-PCIE_2_1.PIPERX3DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA4" to="BLK-TL-PCIE_2_1.PIPERX3DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA5" to="BLK-TL-PCIE_2_1.PIPERX3DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA6" to="BLK-TL-PCIE_2_1.PIPERX3DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA7" to="BLK-TL-PCIE_2_1.PIPERX3DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA8" to="BLK-TL-PCIE_2_1.PIPERX3DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA9" to="BLK-TL-PCIE_2_1.PIPERX3DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA10" to="BLK-TL-PCIE_2_1.PIPERX3DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA11" to="BLK-TL-PCIE_2_1.PIPERX3DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA12" to="BLK-TL-PCIE_2_1.PIPERX3DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA13" to="BLK-TL-PCIE_2_1.PIPERX3DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA14" to="BLK-TL-PCIE_2_1.PIPERX3DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3DATA15" to="BLK-TL-PCIE_2_1.PIPERX3DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3ELECIDLE" to="BLK-TL-PCIE_2_1.PIPERX3ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3PHYSTATUS" to="BLK-TL-PCIE_2_1.PIPERX3PHYSTATUS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3POLARITY" to="BLK-TL-PCIE_2_1.PIPERX3POLARITY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3STATUS0" to="BLK-TL-PCIE_2_1.PIPERX3STATUS0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3STATUS1" to="BLK-TL-PCIE_2_1.PIPERX3STATUS1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3STATUS2" to="BLK-TL-PCIE_2_1.PIPERX3STATUS2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX3VALID" to="BLK-TL-PCIE_2_1.PIPERX3VALID"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4CHANISALIGNED" to="BLK-TL-PCIE_2_1.PIPERX4CHANISALIGNED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4CHARISK0" to="BLK-TL-PCIE_2_1.PIPERX4CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4CHARISK1" to="BLK-TL-PCIE_2_1.PIPERX4CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA0" to="BLK-TL-PCIE_2_1.PIPERX4DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA1" to="BLK-TL-PCIE_2_1.PIPERX4DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA2" to="BLK-TL-PCIE_2_1.PIPERX4DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA3" to="BLK-TL-PCIE_2_1.PIPERX4DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA4" to="BLK-TL-PCIE_2_1.PIPERX4DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA5" to="BLK-TL-PCIE_2_1.PIPERX4DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA6" to="BLK-TL-PCIE_2_1.PIPERX4DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA7" to="BLK-TL-PCIE_2_1.PIPERX4DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA8" to="BLK-TL-PCIE_2_1.PIPERX4DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA9" to="BLK-TL-PCIE_2_1.PIPERX4DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA10" to="BLK-TL-PCIE_2_1.PIPERX4DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA11" to="BLK-TL-PCIE_2_1.PIPERX4DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA12" to="BLK-TL-PCIE_2_1.PIPERX4DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA13" to="BLK-TL-PCIE_2_1.PIPERX4DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA14" to="BLK-TL-PCIE_2_1.PIPERX4DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4DATA15" to="BLK-TL-PCIE_2_1.PIPERX4DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4ELECIDLE" to="BLK-TL-PCIE_2_1.PIPERX4ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4PHYSTATUS" to="BLK-TL-PCIE_2_1.PIPERX4PHYSTATUS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4POLARITY" to="BLK-TL-PCIE_2_1.PIPERX4POLARITY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4STATUS0" to="BLK-TL-PCIE_2_1.PIPERX4STATUS0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4STATUS1" to="BLK-TL-PCIE_2_1.PIPERX4STATUS1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4STATUS2" to="BLK-TL-PCIE_2_1.PIPERX4STATUS2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX4VALID" to="BLK-TL-PCIE_2_1.PIPERX4VALID"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5CHANISALIGNED" to="BLK-TL-PCIE_2_1.PIPERX5CHANISALIGNED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5CHARISK0" to="BLK-TL-PCIE_2_1.PIPERX5CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5CHARISK1" to="BLK-TL-PCIE_2_1.PIPERX5CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA0" to="BLK-TL-PCIE_2_1.PIPERX5DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA1" to="BLK-TL-PCIE_2_1.PIPERX5DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA2" to="BLK-TL-PCIE_2_1.PIPERX5DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA3" to="BLK-TL-PCIE_2_1.PIPERX5DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA4" to="BLK-TL-PCIE_2_1.PIPERX5DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA5" to="BLK-TL-PCIE_2_1.PIPERX5DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA6" to="BLK-TL-PCIE_2_1.PIPERX5DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA7" to="BLK-TL-PCIE_2_1.PIPERX5DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA8" to="BLK-TL-PCIE_2_1.PIPERX5DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA9" to="BLK-TL-PCIE_2_1.PIPERX5DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA10" to="BLK-TL-PCIE_2_1.PIPERX5DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA11" to="BLK-TL-PCIE_2_1.PIPERX5DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA12" to="BLK-TL-PCIE_2_1.PIPERX5DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA13" to="BLK-TL-PCIE_2_1.PIPERX5DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA14" to="BLK-TL-PCIE_2_1.PIPERX5DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5DATA15" to="BLK-TL-PCIE_2_1.PIPERX5DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5ELECIDLE" to="BLK-TL-PCIE_2_1.PIPERX5ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5PHYSTATUS" to="BLK-TL-PCIE_2_1.PIPERX5PHYSTATUS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5POLARITY" to="BLK-TL-PCIE_2_1.PIPERX5POLARITY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5STATUS0" to="BLK-TL-PCIE_2_1.PIPERX5STATUS0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5STATUS1" to="BLK-TL-PCIE_2_1.PIPERX5STATUS1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5STATUS2" to="BLK-TL-PCIE_2_1.PIPERX5STATUS2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX5VALID" to="BLK-TL-PCIE_2_1.PIPERX5VALID"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6CHANISALIGNED" to="BLK-TL-PCIE_2_1.PIPERX6CHANISALIGNED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6CHARISK0" to="BLK-TL-PCIE_2_1.PIPERX6CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6CHARISK1" to="BLK-TL-PCIE_2_1.PIPERX6CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA0" to="BLK-TL-PCIE_2_1.PIPERX6DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA1" to="BLK-TL-PCIE_2_1.PIPERX6DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA2" to="BLK-TL-PCIE_2_1.PIPERX6DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA3" to="BLK-TL-PCIE_2_1.PIPERX6DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA4" to="BLK-TL-PCIE_2_1.PIPERX6DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA5" to="BLK-TL-PCIE_2_1.PIPERX6DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA6" to="BLK-TL-PCIE_2_1.PIPERX6DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA7" to="BLK-TL-PCIE_2_1.PIPERX6DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA8" to="BLK-TL-PCIE_2_1.PIPERX6DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA9" to="BLK-TL-PCIE_2_1.PIPERX6DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA10" to="BLK-TL-PCIE_2_1.PIPERX6DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA11" to="BLK-TL-PCIE_2_1.PIPERX6DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA12" to="BLK-TL-PCIE_2_1.PIPERX6DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA13" to="BLK-TL-PCIE_2_1.PIPERX6DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA14" to="BLK-TL-PCIE_2_1.PIPERX6DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6DATA15" to="BLK-TL-PCIE_2_1.PIPERX6DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6ELECIDLE" to="BLK-TL-PCIE_2_1.PIPERX6ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6PHYSTATUS" to="BLK-TL-PCIE_2_1.PIPERX6PHYSTATUS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6POLARITY" to="BLK-TL-PCIE_2_1.PIPERX6POLARITY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6STATUS0" to="BLK-TL-PCIE_2_1.PIPERX6STATUS0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6STATUS1" to="BLK-TL-PCIE_2_1.PIPERX6STATUS1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6STATUS2" to="BLK-TL-PCIE_2_1.PIPERX6STATUS2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX6VALID" to="BLK-TL-PCIE_2_1.PIPERX6VALID"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7CHANISALIGNED" to="BLK-TL-PCIE_2_1.PIPERX7CHANISALIGNED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7CHARISK0" to="BLK-TL-PCIE_2_1.PIPERX7CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7CHARISK1" to="BLK-TL-PCIE_2_1.PIPERX7CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA0" to="BLK-TL-PCIE_2_1.PIPERX7DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA1" to="BLK-TL-PCIE_2_1.PIPERX7DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA2" to="BLK-TL-PCIE_2_1.PIPERX7DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA3" to="BLK-TL-PCIE_2_1.PIPERX7DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA4" to="BLK-TL-PCIE_2_1.PIPERX7DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA5" to="BLK-TL-PCIE_2_1.PIPERX7DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA6" to="BLK-TL-PCIE_2_1.PIPERX7DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA7" to="BLK-TL-PCIE_2_1.PIPERX7DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA8" to="BLK-TL-PCIE_2_1.PIPERX7DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA9" to="BLK-TL-PCIE_2_1.PIPERX7DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA10" to="BLK-TL-PCIE_2_1.PIPERX7DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA11" to="BLK-TL-PCIE_2_1.PIPERX7DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA12" to="BLK-TL-PCIE_2_1.PIPERX7DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA13" to="BLK-TL-PCIE_2_1.PIPERX7DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA14" to="BLK-TL-PCIE_2_1.PIPERX7DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7DATA15" to="BLK-TL-PCIE_2_1.PIPERX7DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7ELECIDLE" to="BLK-TL-PCIE_2_1.PIPERX7ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7PHYSTATUS" to="BLK-TL-PCIE_2_1.PIPERX7PHYSTATUS"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7POLARITY" to="BLK-TL-PCIE_2_1.PIPERX7POLARITY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7STATUS0" to="BLK-TL-PCIE_2_1.PIPERX7STATUS0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7STATUS1" to="BLK-TL-PCIE_2_1.PIPERX7STATUS1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7STATUS2" to="BLK-TL-PCIE_2_1.PIPERX7STATUS2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPERX7VALID" to="BLK-TL-PCIE_2_1.PIPERX7VALID"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0CHARISK0" to="BLK-TL-PCIE_2_1.PIPETX0CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0CHARISK1" to="BLK-TL-PCIE_2_1.PIPETX0CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0COMPLIANCE" to="BLK-TL-PCIE_2_1.PIPETX0COMPLIANCE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA0" to="BLK-TL-PCIE_2_1.PIPETX0DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA1" to="BLK-TL-PCIE_2_1.PIPETX0DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA2" to="BLK-TL-PCIE_2_1.PIPETX0DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA3" to="BLK-TL-PCIE_2_1.PIPETX0DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA4" to="BLK-TL-PCIE_2_1.PIPETX0DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA5" to="BLK-TL-PCIE_2_1.PIPETX0DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA6" to="BLK-TL-PCIE_2_1.PIPETX0DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA7" to="BLK-TL-PCIE_2_1.PIPETX0DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA8" to="BLK-TL-PCIE_2_1.PIPETX0DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA9" to="BLK-TL-PCIE_2_1.PIPETX0DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA10" to="BLK-TL-PCIE_2_1.PIPETX0DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA11" to="BLK-TL-PCIE_2_1.PIPETX0DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA12" to="BLK-TL-PCIE_2_1.PIPETX0DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA13" to="BLK-TL-PCIE_2_1.PIPETX0DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA14" to="BLK-TL-PCIE_2_1.PIPETX0DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0DATA15" to="BLK-TL-PCIE_2_1.PIPETX0DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0ELECIDLE" to="BLK-TL-PCIE_2_1.PIPETX0ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0POWERDOWN0" to="BLK-TL-PCIE_2_1.PIPETX0POWERDOWN0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX0POWERDOWN1" to="BLK-TL-PCIE_2_1.PIPETX0POWERDOWN1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1CHARISK0" to="BLK-TL-PCIE_2_1.PIPETX1CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1CHARISK1" to="BLK-TL-PCIE_2_1.PIPETX1CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1COMPLIANCE" to="BLK-TL-PCIE_2_1.PIPETX1COMPLIANCE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA0" to="BLK-TL-PCIE_2_1.PIPETX1DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA1" to="BLK-TL-PCIE_2_1.PIPETX1DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA2" to="BLK-TL-PCIE_2_1.PIPETX1DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA3" to="BLK-TL-PCIE_2_1.PIPETX1DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA4" to="BLK-TL-PCIE_2_1.PIPETX1DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA5" to="BLK-TL-PCIE_2_1.PIPETX1DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA6" to="BLK-TL-PCIE_2_1.PIPETX1DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA7" to="BLK-TL-PCIE_2_1.PIPETX1DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA8" to="BLK-TL-PCIE_2_1.PIPETX1DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA9" to="BLK-TL-PCIE_2_1.PIPETX1DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA10" to="BLK-TL-PCIE_2_1.PIPETX1DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA11" to="BLK-TL-PCIE_2_1.PIPETX1DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA12" to="BLK-TL-PCIE_2_1.PIPETX1DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA13" to="BLK-TL-PCIE_2_1.PIPETX1DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA14" to="BLK-TL-PCIE_2_1.PIPETX1DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1DATA15" to="BLK-TL-PCIE_2_1.PIPETX1DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1ELECIDLE" to="BLK-TL-PCIE_2_1.PIPETX1ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1POWERDOWN0" to="BLK-TL-PCIE_2_1.PIPETX1POWERDOWN0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX1POWERDOWN1" to="BLK-TL-PCIE_2_1.PIPETX1POWERDOWN1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2CHARISK0" to="BLK-TL-PCIE_2_1.PIPETX2CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2CHARISK1" to="BLK-TL-PCIE_2_1.PIPETX2CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2COMPLIANCE" to="BLK-TL-PCIE_2_1.PIPETX2COMPLIANCE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA0" to="BLK-TL-PCIE_2_1.PIPETX2DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA1" to="BLK-TL-PCIE_2_1.PIPETX2DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA2" to="BLK-TL-PCIE_2_1.PIPETX2DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA3" to="BLK-TL-PCIE_2_1.PIPETX2DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA4" to="BLK-TL-PCIE_2_1.PIPETX2DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA5" to="BLK-TL-PCIE_2_1.PIPETX2DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA6" to="BLK-TL-PCIE_2_1.PIPETX2DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA7" to="BLK-TL-PCIE_2_1.PIPETX2DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA8" to="BLK-TL-PCIE_2_1.PIPETX2DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA9" to="BLK-TL-PCIE_2_1.PIPETX2DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA10" to="BLK-TL-PCIE_2_1.PIPETX2DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA11" to="BLK-TL-PCIE_2_1.PIPETX2DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA12" to="BLK-TL-PCIE_2_1.PIPETX2DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA13" to="BLK-TL-PCIE_2_1.PIPETX2DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA14" to="BLK-TL-PCIE_2_1.PIPETX2DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2DATA15" to="BLK-TL-PCIE_2_1.PIPETX2DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2ELECIDLE" to="BLK-TL-PCIE_2_1.PIPETX2ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2POWERDOWN0" to="BLK-TL-PCIE_2_1.PIPETX2POWERDOWN0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX2POWERDOWN1" to="BLK-TL-PCIE_2_1.PIPETX2POWERDOWN1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3CHARISK0" to="BLK-TL-PCIE_2_1.PIPETX3CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3CHARISK1" to="BLK-TL-PCIE_2_1.PIPETX3CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3COMPLIANCE" to="BLK-TL-PCIE_2_1.PIPETX3COMPLIANCE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA0" to="BLK-TL-PCIE_2_1.PIPETX3DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA1" to="BLK-TL-PCIE_2_1.PIPETX3DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA2" to="BLK-TL-PCIE_2_1.PIPETX3DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA3" to="BLK-TL-PCIE_2_1.PIPETX3DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA4" to="BLK-TL-PCIE_2_1.PIPETX3DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA5" to="BLK-TL-PCIE_2_1.PIPETX3DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA6" to="BLK-TL-PCIE_2_1.PIPETX3DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA7" to="BLK-TL-PCIE_2_1.PIPETX3DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA8" to="BLK-TL-PCIE_2_1.PIPETX3DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA9" to="BLK-TL-PCIE_2_1.PIPETX3DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA10" to="BLK-TL-PCIE_2_1.PIPETX3DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA11" to="BLK-TL-PCIE_2_1.PIPETX3DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA12" to="BLK-TL-PCIE_2_1.PIPETX3DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA13" to="BLK-TL-PCIE_2_1.PIPETX3DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA14" to="BLK-TL-PCIE_2_1.PIPETX3DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3DATA15" to="BLK-TL-PCIE_2_1.PIPETX3DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3ELECIDLE" to="BLK-TL-PCIE_2_1.PIPETX3ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3POWERDOWN0" to="BLK-TL-PCIE_2_1.PIPETX3POWERDOWN0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX3POWERDOWN1" to="BLK-TL-PCIE_2_1.PIPETX3POWERDOWN1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4CHARISK0" to="BLK-TL-PCIE_2_1.PIPETX4CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4CHARISK1" to="BLK-TL-PCIE_2_1.PIPETX4CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4COMPLIANCE" to="BLK-TL-PCIE_2_1.PIPETX4COMPLIANCE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA0" to="BLK-TL-PCIE_2_1.PIPETX4DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA1" to="BLK-TL-PCIE_2_1.PIPETX4DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA2" to="BLK-TL-PCIE_2_1.PIPETX4DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA3" to="BLK-TL-PCIE_2_1.PIPETX4DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA4" to="BLK-TL-PCIE_2_1.PIPETX4DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA5" to="BLK-TL-PCIE_2_1.PIPETX4DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA6" to="BLK-TL-PCIE_2_1.PIPETX4DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA7" to="BLK-TL-PCIE_2_1.PIPETX4DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA8" to="BLK-TL-PCIE_2_1.PIPETX4DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA9" to="BLK-TL-PCIE_2_1.PIPETX4DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA10" to="BLK-TL-PCIE_2_1.PIPETX4DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA11" to="BLK-TL-PCIE_2_1.PIPETX4DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA12" to="BLK-TL-PCIE_2_1.PIPETX4DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA13" to="BLK-TL-PCIE_2_1.PIPETX4DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA14" to="BLK-TL-PCIE_2_1.PIPETX4DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4DATA15" to="BLK-TL-PCIE_2_1.PIPETX4DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4ELECIDLE" to="BLK-TL-PCIE_2_1.PIPETX4ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4POWERDOWN0" to="BLK-TL-PCIE_2_1.PIPETX4POWERDOWN0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX4POWERDOWN1" to="BLK-TL-PCIE_2_1.PIPETX4POWERDOWN1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5CHARISK0" to="BLK-TL-PCIE_2_1.PIPETX5CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5CHARISK1" to="BLK-TL-PCIE_2_1.PIPETX5CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5COMPLIANCE" to="BLK-TL-PCIE_2_1.PIPETX5COMPLIANCE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA0" to="BLK-TL-PCIE_2_1.PIPETX5DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA1" to="BLK-TL-PCIE_2_1.PIPETX5DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA2" to="BLK-TL-PCIE_2_1.PIPETX5DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA3" to="BLK-TL-PCIE_2_1.PIPETX5DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA4" to="BLK-TL-PCIE_2_1.PIPETX5DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA5" to="BLK-TL-PCIE_2_1.PIPETX5DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA6" to="BLK-TL-PCIE_2_1.PIPETX5DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA7" to="BLK-TL-PCIE_2_1.PIPETX5DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA8" to="BLK-TL-PCIE_2_1.PIPETX5DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA9" to="BLK-TL-PCIE_2_1.PIPETX5DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA10" to="BLK-TL-PCIE_2_1.PIPETX5DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA11" to="BLK-TL-PCIE_2_1.PIPETX5DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA12" to="BLK-TL-PCIE_2_1.PIPETX5DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA13" to="BLK-TL-PCIE_2_1.PIPETX5DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA14" to="BLK-TL-PCIE_2_1.PIPETX5DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5DATA15" to="BLK-TL-PCIE_2_1.PIPETX5DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5ELECIDLE" to="BLK-TL-PCIE_2_1.PIPETX5ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5POWERDOWN0" to="BLK-TL-PCIE_2_1.PIPETX5POWERDOWN0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX5POWERDOWN1" to="BLK-TL-PCIE_2_1.PIPETX5POWERDOWN1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6CHARISK0" to="BLK-TL-PCIE_2_1.PIPETX6CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6CHARISK1" to="BLK-TL-PCIE_2_1.PIPETX6CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6COMPLIANCE" to="BLK-TL-PCIE_2_1.PIPETX6COMPLIANCE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA0" to="BLK-TL-PCIE_2_1.PIPETX6DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA1" to="BLK-TL-PCIE_2_1.PIPETX6DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA2" to="BLK-TL-PCIE_2_1.PIPETX6DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA3" to="BLK-TL-PCIE_2_1.PIPETX6DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA4" to="BLK-TL-PCIE_2_1.PIPETX6DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA5" to="BLK-TL-PCIE_2_1.PIPETX6DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA6" to="BLK-TL-PCIE_2_1.PIPETX6DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA7" to="BLK-TL-PCIE_2_1.PIPETX6DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA8" to="BLK-TL-PCIE_2_1.PIPETX6DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA9" to="BLK-TL-PCIE_2_1.PIPETX6DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA10" to="BLK-TL-PCIE_2_1.PIPETX6DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA11" to="BLK-TL-PCIE_2_1.PIPETX6DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA12" to="BLK-TL-PCIE_2_1.PIPETX6DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA13" to="BLK-TL-PCIE_2_1.PIPETX6DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA14" to="BLK-TL-PCIE_2_1.PIPETX6DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6DATA15" to="BLK-TL-PCIE_2_1.PIPETX6DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6ELECIDLE" to="BLK-TL-PCIE_2_1.PIPETX6ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6POWERDOWN0" to="BLK-TL-PCIE_2_1.PIPETX6POWERDOWN0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX6POWERDOWN1" to="BLK-TL-PCIE_2_1.PIPETX6POWERDOWN1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7CHARISK0" to="BLK-TL-PCIE_2_1.PIPETX7CHARISK0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7CHARISK1" to="BLK-TL-PCIE_2_1.PIPETX7CHARISK1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7COMPLIANCE" to="BLK-TL-PCIE_2_1.PIPETX7COMPLIANCE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA0" to="BLK-TL-PCIE_2_1.PIPETX7DATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA1" to="BLK-TL-PCIE_2_1.PIPETX7DATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA2" to="BLK-TL-PCIE_2_1.PIPETX7DATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA3" to="BLK-TL-PCIE_2_1.PIPETX7DATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA4" to="BLK-TL-PCIE_2_1.PIPETX7DATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA5" to="BLK-TL-PCIE_2_1.PIPETX7DATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA6" to="BLK-TL-PCIE_2_1.PIPETX7DATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA7" to="BLK-TL-PCIE_2_1.PIPETX7DATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA8" to="BLK-TL-PCIE_2_1.PIPETX7DATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA9" to="BLK-TL-PCIE_2_1.PIPETX7DATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA10" to="BLK-TL-PCIE_2_1.PIPETX7DATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA11" to="BLK-TL-PCIE_2_1.PIPETX7DATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA12" to="BLK-TL-PCIE_2_1.PIPETX7DATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA13" to="BLK-TL-PCIE_2_1.PIPETX7DATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA14" to="BLK-TL-PCIE_2_1.PIPETX7DATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7DATA15" to="BLK-TL-PCIE_2_1.PIPETX7DATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7ELECIDLE" to="BLK-TL-PCIE_2_1.PIPETX7ELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7POWERDOWN0" to="BLK-TL-PCIE_2_1.PIPETX7POWERDOWN0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETX7POWERDOWN1" to="BLK-TL-PCIE_2_1.PIPETX7POWERDOWN1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXDEEMPH" to="BLK-TL-PCIE_2_1.PIPETXDEEMPH"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXMARGIN0" to="BLK-TL-PCIE_2_1.PIPETXMARGIN0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXMARGIN1" to="BLK-TL-PCIE_2_1.PIPETXMARGIN1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXMARGIN2" to="BLK-TL-PCIE_2_1.PIPETXMARGIN2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXRATE" to="BLK-TL-PCIE_2_1.PIPETXRATE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXRCVRDET" to="BLK-TL-PCIE_2_1.PIPETXRCVRDET"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PIPETXRESET" to="BLK-TL-PCIE_2_1.PIPETXRESET"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2DIRECTEDLSTATE0" to="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2DIRECTEDLSTATE1" to="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2DIRECTEDLSTATE2" to="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2DIRECTEDLSTATE3" to="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2DIRECTEDLSTATE4" to="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2L0REQ" to="BLK-TL-PCIE_2_1.PL2L0REQ"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2LINKUP" to="BLK-TL-PCIE_2_1.PL2LINKUP"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2RECEIVERERR" to="BLK-TL-PCIE_2_1.PL2RECEIVERERR"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2RECOVERY" to="BLK-TL-PCIE_2_1.PL2RECOVERY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2RXELECIDLE" to="BLK-TL-PCIE_2_1.PL2RXELECIDLE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2RXPMSTATE0" to="BLK-TL-PCIE_2_1.PL2RXPMSTATE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2RXPMSTATE1" to="BLK-TL-PCIE_2_1.PL2RXPMSTATE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PL2SUSPENDOK" to="BLK-TL-PCIE_2_1.PL2SUSPENDOK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGMODE0" to="BLK-TL-PCIE_2_1.PLDBGMODE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGMODE1" to="BLK-TL-PCIE_2_1.PLDBGMODE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGMODE2" to="BLK-TL-PCIE_2_1.PLDBGMODE2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC0" to="BLK-TL-PCIE_2_1.PLDBGVEC0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC1" to="BLK-TL-PCIE_2_1.PLDBGVEC1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC2" to="BLK-TL-PCIE_2_1.PLDBGVEC2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC3" to="BLK-TL-PCIE_2_1.PLDBGVEC3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC4" to="BLK-TL-PCIE_2_1.PLDBGVEC4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC5" to="BLK-TL-PCIE_2_1.PLDBGVEC5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC6" to="BLK-TL-PCIE_2_1.PLDBGVEC6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC7" to="BLK-TL-PCIE_2_1.PLDBGVEC7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC8" to="BLK-TL-PCIE_2_1.PLDBGVEC8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC9" to="BLK-TL-PCIE_2_1.PLDBGVEC9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC10" to="BLK-TL-PCIE_2_1.PLDBGVEC10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDBGVEC11" to="BLK-TL-PCIE_2_1.PLDBGVEC11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDCHANGEDONE" to="BLK-TL-PCIE_2_1.PLDIRECTEDCHANGEDONE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKAUTON" to="BLK-TL-PCIE_2_1.PLDIRECTEDLINKAUTON"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKCHANGE0" to="BLK-TL-PCIE_2_1.PLDIRECTEDLINKCHANGE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKCHANGE1" to="BLK-TL-PCIE_2_1.PLDIRECTEDLINKCHANGE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKSPEED" to="BLK-TL-PCIE_2_1.PLDIRECTEDLINKSPEED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKWIDTH0" to="BLK-TL-PCIE_2_1.PLDIRECTEDLINKWIDTH0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLINKWIDTH1" to="BLK-TL-PCIE_2_1.PLDIRECTEDLINKWIDTH1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW0" to="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW1" to="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW2" to="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW3" to="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW4" to="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEW5" to="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMNEWVLD" to="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEWVLD"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDIRECTEDLTSSMSTALL" to="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMSTALL"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLDOWNSTREAMDEEMPHSOURCE" to="BLK-TL-PCIE_2_1.PLDOWNSTREAMDEEMPHSOURCE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLINITIALLINKWIDTH0" to="BLK-TL-PCIE_2_1.PLINITIALLINKWIDTH0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLINITIALLINKWIDTH1" to="BLK-TL-PCIE_2_1.PLINITIALLINKWIDTH1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLINITIALLINKWIDTH2" to="BLK-TL-PCIE_2_1.PLINITIALLINKWIDTH2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLANEREVERSALMODE0" to="BLK-TL-PCIE_2_1.PLLANEREVERSALMODE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLANEREVERSALMODE1" to="BLK-TL-PCIE_2_1.PLLANEREVERSALMODE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLINKGEN2CAP" to="BLK-TL-PCIE_2_1.PLLINKGEN2CAP"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLINKPARTNERGEN2SUPPORTED" to="BLK-TL-PCIE_2_1.PLLINKPARTNERGEN2SUPPORTED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLINKUPCFGCAP" to="BLK-TL-PCIE_2_1.PLLINKUPCFGCAP"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE0" to="BLK-TL-PCIE_2_1.PLLTSSMSTATE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE1" to="BLK-TL-PCIE_2_1.PLLTSSMSTATE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE2" to="BLK-TL-PCIE_2_1.PLLTSSMSTATE2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE3" to="BLK-TL-PCIE_2_1.PLLTSSMSTATE3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE4" to="BLK-TL-PCIE_2_1.PLLTSSMSTATE4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLLTSSMSTATE5" to="BLK-TL-PCIE_2_1.PLLTSSMSTATE5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLPHYLNKUPN" to="BLK-TL-PCIE_2_1.PLPHYLNKUPN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLRECEIVEDHOTRST" to="BLK-TL-PCIE_2_1.PLRECEIVEDHOTRST"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLRSTN" to="BLK-TL-PCIE_2_1.PLRSTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLRXPMSTATE0" to="BLK-TL-PCIE_2_1.PLRXPMSTATE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLRXPMSTATE1" to="BLK-TL-PCIE_2_1.PLRXPMSTATE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLSELLNKRATE" to="BLK-TL-PCIE_2_1.PLSELLNKRATE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLSELLNKWIDTH0" to="BLK-TL-PCIE_2_1.PLSELLNKWIDTH0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLSELLNKWIDTH1" to="BLK-TL-PCIE_2_1.PLSELLNKWIDTH1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLTRANSMITHOTRST" to="BLK-TL-PCIE_2_1.PLTRANSMITHOTRST"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLTXPMSTATE0" to="BLK-TL-PCIE_2_1.PLTXPMSTATE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLTXPMSTATE1" to="BLK-TL-PCIE_2_1.PLTXPMSTATE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLTXPMSTATE2" to="BLK-TL-PCIE_2_1.PLTXPMSTATE2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PLUPSTREAMPREFERDEEMPH" to="BLK-TL-PCIE_2_1.PLUPSTREAMPREFERDEEMPH"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PMVDIVIDE0" to="BLK-TL-PCIE_2_1.PMVDIVIDE0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PMVDIVIDE1" to="BLK-TL-PCIE_2_1.PMVDIVIDE1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PMVSELECT0" to="BLK-TL-PCIE_2_1.PMVSELECT0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PMVSELECT1" to="BLK-TL-PCIE_2_1.PMVSELECT1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_PMVSELECT2" to="BLK-TL-PCIE_2_1.PMVSELECT2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_RECEIVEDFUNCLVLRSTN" to="BLK-TL-PCIE_2_1.RECEIVEDFUNCLVLRSTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_SYSRSTN" to="BLK-TL-PCIE_2_1.SYSRSTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ASPMSUSPENDCREDITCHECK" to="BLK-TL-PCIE_2_1.TL2ASPMSUSPENDCREDITCHECK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ASPMSUSPENDCREDITCHECKOK" to="BLK-TL-PCIE_2_1.TL2ASPMSUSPENDCREDITCHECKOK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ASPMSUSPENDREQ" to="BLK-TL-PCIE_2_1.TL2ASPMSUSPENDREQ"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRFCPE" to="BLK-TL-PCIE_2_1.TL2ERRFCPE"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR0" to="BLK-TL-PCIE_2_1.TL2ERRHDR0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR1" to="BLK-TL-PCIE_2_1.TL2ERRHDR1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR2" to="BLK-TL-PCIE_2_1.TL2ERRHDR2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR3" to="BLK-TL-PCIE_2_1.TL2ERRHDR3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR4" to="BLK-TL-PCIE_2_1.TL2ERRHDR4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR5" to="BLK-TL-PCIE_2_1.TL2ERRHDR5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR6" to="BLK-TL-PCIE_2_1.TL2ERRHDR6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR7" to="BLK-TL-PCIE_2_1.TL2ERRHDR7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR8" to="BLK-TL-PCIE_2_1.TL2ERRHDR8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR9" to="BLK-TL-PCIE_2_1.TL2ERRHDR9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR10" to="BLK-TL-PCIE_2_1.TL2ERRHDR10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR11" to="BLK-TL-PCIE_2_1.TL2ERRHDR11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR12" to="BLK-TL-PCIE_2_1.TL2ERRHDR12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR13" to="BLK-TL-PCIE_2_1.TL2ERRHDR13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR14" to="BLK-TL-PCIE_2_1.TL2ERRHDR14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR15" to="BLK-TL-PCIE_2_1.TL2ERRHDR15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR16" to="BLK-TL-PCIE_2_1.TL2ERRHDR16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR17" to="BLK-TL-PCIE_2_1.TL2ERRHDR17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR18" to="BLK-TL-PCIE_2_1.TL2ERRHDR18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR19" to="BLK-TL-PCIE_2_1.TL2ERRHDR19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR20" to="BLK-TL-PCIE_2_1.TL2ERRHDR20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR21" to="BLK-TL-PCIE_2_1.TL2ERRHDR21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR22" to="BLK-TL-PCIE_2_1.TL2ERRHDR22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR23" to="BLK-TL-PCIE_2_1.TL2ERRHDR23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR24" to="BLK-TL-PCIE_2_1.TL2ERRHDR24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR25" to="BLK-TL-PCIE_2_1.TL2ERRHDR25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR26" to="BLK-TL-PCIE_2_1.TL2ERRHDR26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR27" to="BLK-TL-PCIE_2_1.TL2ERRHDR27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR28" to="BLK-TL-PCIE_2_1.TL2ERRHDR28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR29" to="BLK-TL-PCIE_2_1.TL2ERRHDR29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR30" to="BLK-TL-PCIE_2_1.TL2ERRHDR30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR31" to="BLK-TL-PCIE_2_1.TL2ERRHDR31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR32" to="BLK-TL-PCIE_2_1.TL2ERRHDR32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR33" to="BLK-TL-PCIE_2_1.TL2ERRHDR33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR34" to="BLK-TL-PCIE_2_1.TL2ERRHDR34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR35" to="BLK-TL-PCIE_2_1.TL2ERRHDR35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR36" to="BLK-TL-PCIE_2_1.TL2ERRHDR36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR37" to="BLK-TL-PCIE_2_1.TL2ERRHDR37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR38" to="BLK-TL-PCIE_2_1.TL2ERRHDR38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR39" to="BLK-TL-PCIE_2_1.TL2ERRHDR39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR40" to="BLK-TL-PCIE_2_1.TL2ERRHDR40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR41" to="BLK-TL-PCIE_2_1.TL2ERRHDR41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR42" to="BLK-TL-PCIE_2_1.TL2ERRHDR42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR43" to="BLK-TL-PCIE_2_1.TL2ERRHDR43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR44" to="BLK-TL-PCIE_2_1.TL2ERRHDR44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR45" to="BLK-TL-PCIE_2_1.TL2ERRHDR45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR46" to="BLK-TL-PCIE_2_1.TL2ERRHDR46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR47" to="BLK-TL-PCIE_2_1.TL2ERRHDR47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR48" to="BLK-TL-PCIE_2_1.TL2ERRHDR48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR49" to="BLK-TL-PCIE_2_1.TL2ERRHDR49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR50" to="BLK-TL-PCIE_2_1.TL2ERRHDR50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR51" to="BLK-TL-PCIE_2_1.TL2ERRHDR51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR52" to="BLK-TL-PCIE_2_1.TL2ERRHDR52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR53" to="BLK-TL-PCIE_2_1.TL2ERRHDR53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR54" to="BLK-TL-PCIE_2_1.TL2ERRHDR54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR55" to="BLK-TL-PCIE_2_1.TL2ERRHDR55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR56" to="BLK-TL-PCIE_2_1.TL2ERRHDR56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR57" to="BLK-TL-PCIE_2_1.TL2ERRHDR57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR58" to="BLK-TL-PCIE_2_1.TL2ERRHDR58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR59" to="BLK-TL-PCIE_2_1.TL2ERRHDR59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR60" to="BLK-TL-PCIE_2_1.TL2ERRHDR60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR61" to="BLK-TL-PCIE_2_1.TL2ERRHDR61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR62" to="BLK-TL-PCIE_2_1.TL2ERRHDR62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRHDR63" to="BLK-TL-PCIE_2_1.TL2ERRHDR63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRMALFORMED" to="BLK-TL-PCIE_2_1.TL2ERRMALFORMED"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2ERRRXOVERFLOW" to="BLK-TL-PCIE_2_1.TL2ERRRXOVERFLOW"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2PPMSUSPENDOK" to="BLK-TL-PCIE_2_1.TL2PPMSUSPENDOK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TL2PPMSUSPENDREQ" to="BLK-TL-PCIE_2_1.TL2PPMSUSPENDREQ"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TLRSTN" to="BLK-TL-PCIE_2_1.TLRSTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD0" to="BLK-TL-PCIE_2_1.TRNFCCPLD0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD1" to="BLK-TL-PCIE_2_1.TRNFCCPLD1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD2" to="BLK-TL-PCIE_2_1.TRNFCCPLD2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD3" to="BLK-TL-PCIE_2_1.TRNFCCPLD3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD4" to="BLK-TL-PCIE_2_1.TRNFCCPLD4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD5" to="BLK-TL-PCIE_2_1.TRNFCCPLD5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD6" to="BLK-TL-PCIE_2_1.TRNFCCPLD6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD7" to="BLK-TL-PCIE_2_1.TRNFCCPLD7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD8" to="BLK-TL-PCIE_2_1.TRNFCCPLD8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD9" to="BLK-TL-PCIE_2_1.TRNFCCPLD9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD10" to="BLK-TL-PCIE_2_1.TRNFCCPLD10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLD11" to="BLK-TL-PCIE_2_1.TRNFCCPLD11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH0" to="BLK-TL-PCIE_2_1.TRNFCCPLH0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH1" to="BLK-TL-PCIE_2_1.TRNFCCPLH1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH2" to="BLK-TL-PCIE_2_1.TRNFCCPLH2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH3" to="BLK-TL-PCIE_2_1.TRNFCCPLH3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH4" to="BLK-TL-PCIE_2_1.TRNFCCPLH4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH5" to="BLK-TL-PCIE_2_1.TRNFCCPLH5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH6" to="BLK-TL-PCIE_2_1.TRNFCCPLH6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCCPLH7" to="BLK-TL-PCIE_2_1.TRNFCCPLH7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD0" to="BLK-TL-PCIE_2_1.TRNFCNPD0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD1" to="BLK-TL-PCIE_2_1.TRNFCNPD1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD2" to="BLK-TL-PCIE_2_1.TRNFCNPD2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD3" to="BLK-TL-PCIE_2_1.TRNFCNPD3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD4" to="BLK-TL-PCIE_2_1.TRNFCNPD4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD5" to="BLK-TL-PCIE_2_1.TRNFCNPD5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD6" to="BLK-TL-PCIE_2_1.TRNFCNPD6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD7" to="BLK-TL-PCIE_2_1.TRNFCNPD7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD8" to="BLK-TL-PCIE_2_1.TRNFCNPD8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD9" to="BLK-TL-PCIE_2_1.TRNFCNPD9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD10" to="BLK-TL-PCIE_2_1.TRNFCNPD10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPD11" to="BLK-TL-PCIE_2_1.TRNFCNPD11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH0" to="BLK-TL-PCIE_2_1.TRNFCNPH0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH1" to="BLK-TL-PCIE_2_1.TRNFCNPH1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH2" to="BLK-TL-PCIE_2_1.TRNFCNPH2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH3" to="BLK-TL-PCIE_2_1.TRNFCNPH3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH4" to="BLK-TL-PCIE_2_1.TRNFCNPH4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH5" to="BLK-TL-PCIE_2_1.TRNFCNPH5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH6" to="BLK-TL-PCIE_2_1.TRNFCNPH6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCNPH7" to="BLK-TL-PCIE_2_1.TRNFCNPH7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD0" to="BLK-TL-PCIE_2_1.TRNFCPD0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD1" to="BLK-TL-PCIE_2_1.TRNFCPD1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD2" to="BLK-TL-PCIE_2_1.TRNFCPD2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD3" to="BLK-TL-PCIE_2_1.TRNFCPD3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD4" to="BLK-TL-PCIE_2_1.TRNFCPD4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD5" to="BLK-TL-PCIE_2_1.TRNFCPD5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD6" to="BLK-TL-PCIE_2_1.TRNFCPD6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD7" to="BLK-TL-PCIE_2_1.TRNFCPD7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD8" to="BLK-TL-PCIE_2_1.TRNFCPD8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD9" to="BLK-TL-PCIE_2_1.TRNFCPD9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD10" to="BLK-TL-PCIE_2_1.TRNFCPD10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPD11" to="BLK-TL-PCIE_2_1.TRNFCPD11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH0" to="BLK-TL-PCIE_2_1.TRNFCPH0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH1" to="BLK-TL-PCIE_2_1.TRNFCPH1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH2" to="BLK-TL-PCIE_2_1.TRNFCPH2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH3" to="BLK-TL-PCIE_2_1.TRNFCPH3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH4" to="BLK-TL-PCIE_2_1.TRNFCPH4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH5" to="BLK-TL-PCIE_2_1.TRNFCPH5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH6" to="BLK-TL-PCIE_2_1.TRNFCPH6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCPH7" to="BLK-TL-PCIE_2_1.TRNFCPH7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCSEL0" to="BLK-TL-PCIE_2_1.TRNFCSEL0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCSEL1" to="BLK-TL-PCIE_2_1.TRNFCSEL1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNFCSEL2" to="BLK-TL-PCIE_2_1.TRNFCSEL2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNLNKUP" to="BLK-TL-PCIE_2_1.TRNLNKUP"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT0" to="BLK-TL-PCIE_2_1.TRNRBARHIT0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT1" to="BLK-TL-PCIE_2_1.TRNRBARHIT1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT2" to="BLK-TL-PCIE_2_1.TRNRBARHIT2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT3" to="BLK-TL-PCIE_2_1.TRNRBARHIT3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT4" to="BLK-TL-PCIE_2_1.TRNRBARHIT4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT5" to="BLK-TL-PCIE_2_1.TRNRBARHIT5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT6" to="BLK-TL-PCIE_2_1.TRNRBARHIT6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRBARHIT7" to="BLK-TL-PCIE_2_1.TRNRBARHIT7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD0" to="BLK-TL-PCIE_2_1.TRNRD0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD1" to="BLK-TL-PCIE_2_1.TRNRD1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD2" to="BLK-TL-PCIE_2_1.TRNRD2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD3" to="BLK-TL-PCIE_2_1.TRNRD3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD4" to="BLK-TL-PCIE_2_1.TRNRD4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD5" to="BLK-TL-PCIE_2_1.TRNRD5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD6" to="BLK-TL-PCIE_2_1.TRNRD6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD7" to="BLK-TL-PCIE_2_1.TRNRD7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD8" to="BLK-TL-PCIE_2_1.TRNRD8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD9" to="BLK-TL-PCIE_2_1.TRNRD9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD10" to="BLK-TL-PCIE_2_1.TRNRD10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD11" to="BLK-TL-PCIE_2_1.TRNRD11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD12" to="BLK-TL-PCIE_2_1.TRNRD12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD13" to="BLK-TL-PCIE_2_1.TRNRD13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD14" to="BLK-TL-PCIE_2_1.TRNRD14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD15" to="BLK-TL-PCIE_2_1.TRNRD15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD16" to="BLK-TL-PCIE_2_1.TRNRD16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD17" to="BLK-TL-PCIE_2_1.TRNRD17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD18" to="BLK-TL-PCIE_2_1.TRNRD18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD19" to="BLK-TL-PCIE_2_1.TRNRD19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD20" to="BLK-TL-PCIE_2_1.TRNRD20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD21" to="BLK-TL-PCIE_2_1.TRNRD21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD22" to="BLK-TL-PCIE_2_1.TRNRD22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD23" to="BLK-TL-PCIE_2_1.TRNRD23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD24" to="BLK-TL-PCIE_2_1.TRNRD24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD25" to="BLK-TL-PCIE_2_1.TRNRD25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD26" to="BLK-TL-PCIE_2_1.TRNRD26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD27" to="BLK-TL-PCIE_2_1.TRNRD27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD28" to="BLK-TL-PCIE_2_1.TRNRD28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD29" to="BLK-TL-PCIE_2_1.TRNRD29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD30" to="BLK-TL-PCIE_2_1.TRNRD30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD31" to="BLK-TL-PCIE_2_1.TRNRD31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD32" to="BLK-TL-PCIE_2_1.TRNRD32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD33" to="BLK-TL-PCIE_2_1.TRNRD33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD34" to="BLK-TL-PCIE_2_1.TRNRD34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD35" to="BLK-TL-PCIE_2_1.TRNRD35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD36" to="BLK-TL-PCIE_2_1.TRNRD36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD37" to="BLK-TL-PCIE_2_1.TRNRD37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD38" to="BLK-TL-PCIE_2_1.TRNRD38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD39" to="BLK-TL-PCIE_2_1.TRNRD39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD40" to="BLK-TL-PCIE_2_1.TRNRD40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD41" to="BLK-TL-PCIE_2_1.TRNRD41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD42" to="BLK-TL-PCIE_2_1.TRNRD42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD43" to="BLK-TL-PCIE_2_1.TRNRD43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD44" to="BLK-TL-PCIE_2_1.TRNRD44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD45" to="BLK-TL-PCIE_2_1.TRNRD45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD46" to="BLK-TL-PCIE_2_1.TRNRD46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD47" to="BLK-TL-PCIE_2_1.TRNRD47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD48" to="BLK-TL-PCIE_2_1.TRNRD48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD49" to="BLK-TL-PCIE_2_1.TRNRD49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD50" to="BLK-TL-PCIE_2_1.TRNRD50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD51" to="BLK-TL-PCIE_2_1.TRNRD51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD52" to="BLK-TL-PCIE_2_1.TRNRD52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD53" to="BLK-TL-PCIE_2_1.TRNRD53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD54" to="BLK-TL-PCIE_2_1.TRNRD54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD55" to="BLK-TL-PCIE_2_1.TRNRD55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD56" to="BLK-TL-PCIE_2_1.TRNRD56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD57" to="BLK-TL-PCIE_2_1.TRNRD57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD58" to="BLK-TL-PCIE_2_1.TRNRD58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD59" to="BLK-TL-PCIE_2_1.TRNRD59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD60" to="BLK-TL-PCIE_2_1.TRNRD60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD61" to="BLK-TL-PCIE_2_1.TRNRD61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD62" to="BLK-TL-PCIE_2_1.TRNRD62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD63" to="BLK-TL-PCIE_2_1.TRNRD63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD64" to="BLK-TL-PCIE_2_1.TRNRD64"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD65" to="BLK-TL-PCIE_2_1.TRNRD65"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD66" to="BLK-TL-PCIE_2_1.TRNRD66"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD67" to="BLK-TL-PCIE_2_1.TRNRD67"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD68" to="BLK-TL-PCIE_2_1.TRNRD68"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD69" to="BLK-TL-PCIE_2_1.TRNRD69"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD70" to="BLK-TL-PCIE_2_1.TRNRD70"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD71" to="BLK-TL-PCIE_2_1.TRNRD71"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD72" to="BLK-TL-PCIE_2_1.TRNRD72"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD73" to="BLK-TL-PCIE_2_1.TRNRD73"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD74" to="BLK-TL-PCIE_2_1.TRNRD74"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD75" to="BLK-TL-PCIE_2_1.TRNRD75"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD76" to="BLK-TL-PCIE_2_1.TRNRD76"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD77" to="BLK-TL-PCIE_2_1.TRNRD77"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD78" to="BLK-TL-PCIE_2_1.TRNRD78"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD79" to="BLK-TL-PCIE_2_1.TRNRD79"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD80" to="BLK-TL-PCIE_2_1.TRNRD80"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD81" to="BLK-TL-PCIE_2_1.TRNRD81"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD82" to="BLK-TL-PCIE_2_1.TRNRD82"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD83" to="BLK-TL-PCIE_2_1.TRNRD83"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD84" to="BLK-TL-PCIE_2_1.TRNRD84"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD85" to="BLK-TL-PCIE_2_1.TRNRD85"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD86" to="BLK-TL-PCIE_2_1.TRNRD86"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD87" to="BLK-TL-PCIE_2_1.TRNRD87"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD88" to="BLK-TL-PCIE_2_1.TRNRD88"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD89" to="BLK-TL-PCIE_2_1.TRNRD89"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD90" to="BLK-TL-PCIE_2_1.TRNRD90"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD91" to="BLK-TL-PCIE_2_1.TRNRD91"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD92" to="BLK-TL-PCIE_2_1.TRNRD92"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD93" to="BLK-TL-PCIE_2_1.TRNRD93"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD94" to="BLK-TL-PCIE_2_1.TRNRD94"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD95" to="BLK-TL-PCIE_2_1.TRNRD95"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD96" to="BLK-TL-PCIE_2_1.TRNRD96"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD97" to="BLK-TL-PCIE_2_1.TRNRD97"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD98" to="BLK-TL-PCIE_2_1.TRNRD98"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD99" to="BLK-TL-PCIE_2_1.TRNRD99"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD100" to="BLK-TL-PCIE_2_1.TRNRD100"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD101" to="BLK-TL-PCIE_2_1.TRNRD101"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD102" to="BLK-TL-PCIE_2_1.TRNRD102"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD103" to="BLK-TL-PCIE_2_1.TRNRD103"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD104" to="BLK-TL-PCIE_2_1.TRNRD104"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD105" to="BLK-TL-PCIE_2_1.TRNRD105"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD106" to="BLK-TL-PCIE_2_1.TRNRD106"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD107" to="BLK-TL-PCIE_2_1.TRNRD107"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD108" to="BLK-TL-PCIE_2_1.TRNRD108"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD109" to="BLK-TL-PCIE_2_1.TRNRD109"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD110" to="BLK-TL-PCIE_2_1.TRNRD110"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD111" to="BLK-TL-PCIE_2_1.TRNRD111"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD112" to="BLK-TL-PCIE_2_1.TRNRD112"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD113" to="BLK-TL-PCIE_2_1.TRNRD113"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD114" to="BLK-TL-PCIE_2_1.TRNRD114"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD115" to="BLK-TL-PCIE_2_1.TRNRD115"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD116" to="BLK-TL-PCIE_2_1.TRNRD116"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD117" to="BLK-TL-PCIE_2_1.TRNRD117"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD118" to="BLK-TL-PCIE_2_1.TRNRD118"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD119" to="BLK-TL-PCIE_2_1.TRNRD119"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD120" to="BLK-TL-PCIE_2_1.TRNRD120"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD121" to="BLK-TL-PCIE_2_1.TRNRD121"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD122" to="BLK-TL-PCIE_2_1.TRNRD122"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD123" to="BLK-TL-PCIE_2_1.TRNRD123"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD124" to="BLK-TL-PCIE_2_1.TRNRD124"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD125" to="BLK-TL-PCIE_2_1.TRNRD125"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD126" to="BLK-TL-PCIE_2_1.TRNRD126"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRD127" to="BLK-TL-PCIE_2_1.TRNRD127"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA0" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA1" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA2" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA3" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA4" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA5" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA6" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA7" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA8" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA9" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA10" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA11" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA12" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA13" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA14" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA15" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA16" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA17" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA18" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA19" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA20" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA21" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA22" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA23" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA24" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA25" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA26" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA27" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA28" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA29" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA30" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA31" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA32" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA33" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA34" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA35" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA36" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA37" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA38" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA39" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA40" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA41" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA42" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA43" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA44" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA45" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA46" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA47" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA48" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA49" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA50" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA51" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA52" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA53" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA54" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA55" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA56" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA57" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA58" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA59" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA60" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA61" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA62" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPDATA63" to="BLK-TL-PCIE_2_1.TRNRDLLPDATA63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPSRCRDY0" to="BLK-TL-PCIE_2_1.TRNRDLLPSRCRDY0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDLLPSRCRDY1" to="BLK-TL-PCIE_2_1.TRNRDLLPSRCRDY1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRDSTRDY" to="BLK-TL-PCIE_2_1.TRNRDSTRDY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRECRCERR" to="BLK-TL-PCIE_2_1.TRNRECRCERR"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNREOF" to="BLK-TL-PCIE_2_1.TRNREOF"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRERRFWD" to="BLK-TL-PCIE_2_1.TRNRERRFWD"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRFCPRET" to="BLK-TL-PCIE_2_1.TRNRFCPRET"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRNPOK" to="BLK-TL-PCIE_2_1.TRNRNPOK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRNPREQ" to="BLK-TL-PCIE_2_1.TRNRNPREQ"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRREM0" to="BLK-TL-PCIE_2_1.TRNRREM0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRREM1" to="BLK-TL-PCIE_2_1.TRNRREM1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRSOF" to="BLK-TL-PCIE_2_1.TRNRSOF"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRSRCDSC" to="BLK-TL-PCIE_2_1.TRNRSRCDSC"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNRSRCRDY" to="BLK-TL-PCIE_2_1.TRNRSRCRDY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV0" to="BLK-TL-PCIE_2_1.TRNTBUFAV0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV1" to="BLK-TL-PCIE_2_1.TRNTBUFAV1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV2" to="BLK-TL-PCIE_2_1.TRNTBUFAV2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV3" to="BLK-TL-PCIE_2_1.TRNTBUFAV3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV4" to="BLK-TL-PCIE_2_1.TRNTBUFAV4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTBUFAV5" to="BLK-TL-PCIE_2_1.TRNTBUFAV5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTCFGGNT" to="BLK-TL-PCIE_2_1.TRNTCFGGNT"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTCFGREQ" to="BLK-TL-PCIE_2_1.TRNTCFGREQ"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD0" to="BLK-TL-PCIE_2_1.TRNTD0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD1" to="BLK-TL-PCIE_2_1.TRNTD1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD2" to="BLK-TL-PCIE_2_1.TRNTD2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD3" to="BLK-TL-PCIE_2_1.TRNTD3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD4" to="BLK-TL-PCIE_2_1.TRNTD4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD5" to="BLK-TL-PCIE_2_1.TRNTD5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD6" to="BLK-TL-PCIE_2_1.TRNTD6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD7" to="BLK-TL-PCIE_2_1.TRNTD7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD8" to="BLK-TL-PCIE_2_1.TRNTD8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD9" to="BLK-TL-PCIE_2_1.TRNTD9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD10" to="BLK-TL-PCIE_2_1.TRNTD10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD11" to="BLK-TL-PCIE_2_1.TRNTD11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD12" to="BLK-TL-PCIE_2_1.TRNTD12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD13" to="BLK-TL-PCIE_2_1.TRNTD13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD14" to="BLK-TL-PCIE_2_1.TRNTD14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD15" to="BLK-TL-PCIE_2_1.TRNTD15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD16" to="BLK-TL-PCIE_2_1.TRNTD16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD17" to="BLK-TL-PCIE_2_1.TRNTD17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD18" to="BLK-TL-PCIE_2_1.TRNTD18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD19" to="BLK-TL-PCIE_2_1.TRNTD19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD20" to="BLK-TL-PCIE_2_1.TRNTD20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD21" to="BLK-TL-PCIE_2_1.TRNTD21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD22" to="BLK-TL-PCIE_2_1.TRNTD22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD23" to="BLK-TL-PCIE_2_1.TRNTD23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD24" to="BLK-TL-PCIE_2_1.TRNTD24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD25" to="BLK-TL-PCIE_2_1.TRNTD25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD26" to="BLK-TL-PCIE_2_1.TRNTD26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD27" to="BLK-TL-PCIE_2_1.TRNTD27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD28" to="BLK-TL-PCIE_2_1.TRNTD28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD29" to="BLK-TL-PCIE_2_1.TRNTD29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD30" to="BLK-TL-PCIE_2_1.TRNTD30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD31" to="BLK-TL-PCIE_2_1.TRNTD31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD32" to="BLK-TL-PCIE_2_1.TRNTD32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD33" to="BLK-TL-PCIE_2_1.TRNTD33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD34" to="BLK-TL-PCIE_2_1.TRNTD34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD35" to="BLK-TL-PCIE_2_1.TRNTD35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD36" to="BLK-TL-PCIE_2_1.TRNTD36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD37" to="BLK-TL-PCIE_2_1.TRNTD37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD38" to="BLK-TL-PCIE_2_1.TRNTD38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD39" to="BLK-TL-PCIE_2_1.TRNTD39"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD40" to="BLK-TL-PCIE_2_1.TRNTD40"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD41" to="BLK-TL-PCIE_2_1.TRNTD41"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD42" to="BLK-TL-PCIE_2_1.TRNTD42"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD43" to="BLK-TL-PCIE_2_1.TRNTD43"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD44" to="BLK-TL-PCIE_2_1.TRNTD44"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD45" to="BLK-TL-PCIE_2_1.TRNTD45"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD46" to="BLK-TL-PCIE_2_1.TRNTD46"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD47" to="BLK-TL-PCIE_2_1.TRNTD47"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD48" to="BLK-TL-PCIE_2_1.TRNTD48"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD49" to="BLK-TL-PCIE_2_1.TRNTD49"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD50" to="BLK-TL-PCIE_2_1.TRNTD50"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD51" to="BLK-TL-PCIE_2_1.TRNTD51"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD52" to="BLK-TL-PCIE_2_1.TRNTD52"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD53" to="BLK-TL-PCIE_2_1.TRNTD53"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD54" to="BLK-TL-PCIE_2_1.TRNTD54"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD55" to="BLK-TL-PCIE_2_1.TRNTD55"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD56" to="BLK-TL-PCIE_2_1.TRNTD56"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD57" to="BLK-TL-PCIE_2_1.TRNTD57"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD58" to="BLK-TL-PCIE_2_1.TRNTD58"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD59" to="BLK-TL-PCIE_2_1.TRNTD59"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD60" to="BLK-TL-PCIE_2_1.TRNTD60"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD61" to="BLK-TL-PCIE_2_1.TRNTD61"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD62" to="BLK-TL-PCIE_2_1.TRNTD62"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD63" to="BLK-TL-PCIE_2_1.TRNTD63"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD64" to="BLK-TL-PCIE_2_1.TRNTD64"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD65" to="BLK-TL-PCIE_2_1.TRNTD65"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD66" to="BLK-TL-PCIE_2_1.TRNTD66"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD67" to="BLK-TL-PCIE_2_1.TRNTD67"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD68" to="BLK-TL-PCIE_2_1.TRNTD68"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD69" to="BLK-TL-PCIE_2_1.TRNTD69"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD70" to="BLK-TL-PCIE_2_1.TRNTD70"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD71" to="BLK-TL-PCIE_2_1.TRNTD71"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD72" to="BLK-TL-PCIE_2_1.TRNTD72"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD73" to="BLK-TL-PCIE_2_1.TRNTD73"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD74" to="BLK-TL-PCIE_2_1.TRNTD74"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD75" to="BLK-TL-PCIE_2_1.TRNTD75"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD76" to="BLK-TL-PCIE_2_1.TRNTD76"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD77" to="BLK-TL-PCIE_2_1.TRNTD77"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD78" to="BLK-TL-PCIE_2_1.TRNTD78"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD79" to="BLK-TL-PCIE_2_1.TRNTD79"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD80" to="BLK-TL-PCIE_2_1.TRNTD80"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD81" to="BLK-TL-PCIE_2_1.TRNTD81"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD82" to="BLK-TL-PCIE_2_1.TRNTD82"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD83" to="BLK-TL-PCIE_2_1.TRNTD83"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD84" to="BLK-TL-PCIE_2_1.TRNTD84"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD85" to="BLK-TL-PCIE_2_1.TRNTD85"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD86" to="BLK-TL-PCIE_2_1.TRNTD86"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD87" to="BLK-TL-PCIE_2_1.TRNTD87"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD88" to="BLK-TL-PCIE_2_1.TRNTD88"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD89" to="BLK-TL-PCIE_2_1.TRNTD89"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD90" to="BLK-TL-PCIE_2_1.TRNTD90"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD91" to="BLK-TL-PCIE_2_1.TRNTD91"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD92" to="BLK-TL-PCIE_2_1.TRNTD92"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD93" to="BLK-TL-PCIE_2_1.TRNTD93"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD94" to="BLK-TL-PCIE_2_1.TRNTD94"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD95" to="BLK-TL-PCIE_2_1.TRNTD95"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD96" to="BLK-TL-PCIE_2_1.TRNTD96"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD97" to="BLK-TL-PCIE_2_1.TRNTD97"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD98" to="BLK-TL-PCIE_2_1.TRNTD98"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD99" to="BLK-TL-PCIE_2_1.TRNTD99"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD100" to="BLK-TL-PCIE_2_1.TRNTD100"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD101" to="BLK-TL-PCIE_2_1.TRNTD101"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD102" to="BLK-TL-PCIE_2_1.TRNTD102"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD103" to="BLK-TL-PCIE_2_1.TRNTD103"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD104" to="BLK-TL-PCIE_2_1.TRNTD104"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD105" to="BLK-TL-PCIE_2_1.TRNTD105"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD106" to="BLK-TL-PCIE_2_1.TRNTD106"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD107" to="BLK-TL-PCIE_2_1.TRNTD107"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD108" to="BLK-TL-PCIE_2_1.TRNTD108"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD109" to="BLK-TL-PCIE_2_1.TRNTD109"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD110" to="BLK-TL-PCIE_2_1.TRNTD110"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD111" to="BLK-TL-PCIE_2_1.TRNTD111"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD112" to="BLK-TL-PCIE_2_1.TRNTD112"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD113" to="BLK-TL-PCIE_2_1.TRNTD113"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD114" to="BLK-TL-PCIE_2_1.TRNTD114"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD115" to="BLK-TL-PCIE_2_1.TRNTD115"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD116" to="BLK-TL-PCIE_2_1.TRNTD116"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD117" to="BLK-TL-PCIE_2_1.TRNTD117"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD118" to="BLK-TL-PCIE_2_1.TRNTD118"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD119" to="BLK-TL-PCIE_2_1.TRNTD119"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD120" to="BLK-TL-PCIE_2_1.TRNTD120"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD121" to="BLK-TL-PCIE_2_1.TRNTD121"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD122" to="BLK-TL-PCIE_2_1.TRNTD122"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD123" to="BLK-TL-PCIE_2_1.TRNTD123"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD124" to="BLK-TL-PCIE_2_1.TRNTD124"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD125" to="BLK-TL-PCIE_2_1.TRNTD125"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD126" to="BLK-TL-PCIE_2_1.TRNTD126"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTD127" to="BLK-TL-PCIE_2_1.TRNTD127"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA0" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA1" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA2" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA3" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA4" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA5" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA6" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA7" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA8" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA9" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA10" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA11" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA12" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA13" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA14" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA15" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA16" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA17" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA18" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA19" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA20" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA21" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA22" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA23" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA24" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA25" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA26" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA27" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA28" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA29" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA30" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDATA31" to="BLK-TL-PCIE_2_1.TRNTDLLPDATA31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPDSTRDY" to="BLK-TL-PCIE_2_1.TRNTDLLPDSTRDY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDLLPSRCRDY" to="BLK-TL-PCIE_2_1.TRNTDLLPSRCRDY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDSTRDY0" to="BLK-TL-PCIE_2_1.TRNTDSTRDY0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDSTRDY1" to="BLK-TL-PCIE_2_1.TRNTDSTRDY1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDSTRDY2" to="BLK-TL-PCIE_2_1.TRNTDSTRDY2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTDSTRDY3" to="BLK-TL-PCIE_2_1.TRNTDSTRDY3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTECRCGEN" to="BLK-TL-PCIE_2_1.TRNTECRCGEN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTEOF" to="BLK-TL-PCIE_2_1.TRNTEOF"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTERRDROP" to="BLK-TL-PCIE_2_1.TRNTERRDROP"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTERRFWD" to="BLK-TL-PCIE_2_1.TRNTERRFWD"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTREM0" to="BLK-TL-PCIE_2_1.TRNTREM0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTREM1" to="BLK-TL-PCIE_2_1.TRNTREM1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTSOF" to="BLK-TL-PCIE_2_1.TRNTSOF"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTSRCDSC" to="BLK-TL-PCIE_2_1.TRNTSRCDSC"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTSRCRDY" to="BLK-TL-PCIE_2_1.TRNTSRCRDY"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_TRNTSTR" to="BLK-TL-PCIE_2_1.TRNTSTR"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_USERCLK" to="BLK-TL-PCIE_2_1.USERCLK"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_USERCLK2" to="BLK-TL-PCIE_2_1.USERCLK2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_USERRSTN" to="BLK-TL-PCIE_2_1.USERRSTN"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT0" to="BLK-TL-PCIE_2_1.XILUNCONNOUT0"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT1" to="BLK-TL-PCIE_2_1.XILUNCONNOUT1"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT2" to="BLK-TL-PCIE_2_1.XILUNCONNOUT2"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT3" to="BLK-TL-PCIE_2_1.XILUNCONNOUT3"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT4" to="BLK-TL-PCIE_2_1.XILUNCONNOUT4"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT5" to="BLK-TL-PCIE_2_1.XILUNCONNOUT5"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT6" to="BLK-TL-PCIE_2_1.XILUNCONNOUT6"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT7" to="BLK-TL-PCIE_2_1.XILUNCONNOUT7"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT8" to="BLK-TL-PCIE_2_1.XILUNCONNOUT8"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT9" to="BLK-TL-PCIE_2_1.XILUNCONNOUT9"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT10" to="BLK-TL-PCIE_2_1.XILUNCONNOUT10"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT11" to="BLK-TL-PCIE_2_1.XILUNCONNOUT11"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT12" to="BLK-TL-PCIE_2_1.XILUNCONNOUT12"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT13" to="BLK-TL-PCIE_2_1.XILUNCONNOUT13"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT14" to="BLK-TL-PCIE_2_1.XILUNCONNOUT14"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT15" to="BLK-TL-PCIE_2_1.XILUNCONNOUT15"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT16" to="BLK-TL-PCIE_2_1.XILUNCONNOUT16"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT17" to="BLK-TL-PCIE_2_1.XILUNCONNOUT17"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT18" to="BLK-TL-PCIE_2_1.XILUNCONNOUT18"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT19" to="BLK-TL-PCIE_2_1.XILUNCONNOUT19"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT20" to="BLK-TL-PCIE_2_1.XILUNCONNOUT20"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT21" to="BLK-TL-PCIE_2_1.XILUNCONNOUT21"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT22" to="BLK-TL-PCIE_2_1.XILUNCONNOUT22"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT23" to="BLK-TL-PCIE_2_1.XILUNCONNOUT23"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT24" to="BLK-TL-PCIE_2_1.XILUNCONNOUT24"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT25" to="BLK-TL-PCIE_2_1.XILUNCONNOUT25"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT26" to="BLK-TL-PCIE_2_1.XILUNCONNOUT26"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT27" to="BLK-TL-PCIE_2_1.XILUNCONNOUT27"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT28" to="BLK-TL-PCIE_2_1.XILUNCONNOUT28"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT29" to="BLK-TL-PCIE_2_1.XILUNCONNOUT29"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT30" to="BLK-TL-PCIE_2_1.XILUNCONNOUT30"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT31" to="BLK-TL-PCIE_2_1.XILUNCONNOUT31"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT32" to="BLK-TL-PCIE_2_1.XILUNCONNOUT32"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT33" to="BLK-TL-PCIE_2_1.XILUNCONNOUT33"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT34" to="BLK-TL-PCIE_2_1.XILUNCONNOUT34"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT35" to="BLK-TL-PCIE_2_1.XILUNCONNOUT35"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT36" to="BLK-TL-PCIE_2_1.XILUNCONNOUT36"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT37" to="BLK-TL-PCIE_2_1.XILUNCONNOUT37"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT38" to="BLK-TL-PCIE_2_1.XILUNCONNOUT38"/>
            <direct from="BLK-TL-PCIE_BOT_PCIE_2_1_0.PCIE_XILUNCONNOUT39" to="BLK-TL-PCIE_2_1.XILUNCONNOUT39"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="SYN-VCC">
      <sub_tile name="SYN-VCC">
        <equivalent_sites>
          <site pb_type="SYN-VCC">
            <direct from="SYN-VCC.VCC" to="SYN-VCC.VCC"/>
          </site>
        </equivalent_sites>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <output name="VCC" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-GND">
      <sub_tile name="SYN-GND">
        <equivalent_sites>
          <site pb_type="SYN-GND">
            <direct from="SYN-GND.GND" to="SYN-GND.GND"/>
          </site>
        </equivalent_sites>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <output name="GND" num_pins="1"/>
      </sub_tile>
    </tile>
  </tiles>
  <complexblocklist>
    <pb_type name="BLK-TL-SLICEL">
      <clock name="CLK" num_pins="1"/>
      <input name="A1" num_pins="1"/>
      <input name="A2" num_pins="1"/>
      <input name="A3" num_pins="1"/>
      <input name="A4" num_pins="1"/>
      <input name="A5" num_pins="1"/>
      <input name="A6" num_pins="1"/>
      <input name="AX" num_pins="1"/>
      <input name="B1" num_pins="1"/>
      <input name="B2" num_pins="1"/>
      <input name="B3" num_pins="1"/>
      <input name="B4" num_pins="1"/>
      <input name="B5" num_pins="1"/>
      <input name="B6" num_pins="1"/>
      <input name="BX" num_pins="1"/>
      <input name="C1" num_pins="1"/>
      <input name="C2" num_pins="1"/>
      <input name="C3" num_pins="1"/>
      <input name="C4" num_pins="1"/>
      <input name="C5" num_pins="1"/>
      <input name="C6" num_pins="1"/>
      <input name="CE" num_pins="1"/>
      <input name="CIN" num_pins="1"/>
      <input name="CX" num_pins="1"/>
      <input name="D1" num_pins="1"/>
      <input name="D2" num_pins="1"/>
      <input name="D3" num_pins="1"/>
      <input name="D4" num_pins="1"/>
      <input name="D5" num_pins="1"/>
      <input name="D6" num_pins="1"/>
      <input name="DX" num_pins="1"/>
      <input name="SR" num_pins="1"/>
      <output name="A" num_pins="1"/>
      <output name="AMUX" num_pins="1"/>
      <output name="AQ" num_pins="1"/>
      <output name="B" num_pins="1"/>
      <output name="BMUX" num_pins="1"/>
      <output name="BQ" num_pins="1"/>
      <output name="C" num_pins="1"/>
      <output name="CMUX" num_pins="1"/>
      <output name="COUT" num_pins="1"/>
      <output name="CQ" num_pins="1"/>
      <output name="D" num_pins="1"/>
      <output name="DMUX" num_pins="1"/>
      <output name="DQ" num_pins="1"/>
      <pb_type name="SLICEL0" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <input name="A1" num_pins="1"/>
        <input name="A2" num_pins="1"/>
        <input name="A3" num_pins="1"/>
        <input name="A4" num_pins="1"/>
        <input name="A5" num_pins="1"/>
        <input name="A6" num_pins="1"/>
        <input name="AX" num_pins="1"/>
        <input name="B1" num_pins="1"/>
        <input name="B2" num_pins="1"/>
        <input name="B3" num_pins="1"/>
        <input name="B4" num_pins="1"/>
        <input name="B5" num_pins="1"/>
        <input name="B6" num_pins="1"/>
        <input name="BX" num_pins="1"/>
        <input name="C1" num_pins="1"/>
        <input name="C2" num_pins="1"/>
        <input name="C3" num_pins="1"/>
        <input name="C4" num_pins="1"/>
        <input name="C5" num_pins="1"/>
        <input name="C6" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CIN" num_pins="1"/>
        <input name="CX" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="DX" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <output name="A" num_pins="1"/>
        <output name="AMUX" num_pins="1"/>
        <output name="AQ" num_pins="1"/>
        <output name="B" num_pins="1"/>
        <output name="BMUX" num_pins="1"/>
        <output name="BQ" num_pins="1"/>
        <output name="C" num_pins="1"/>
        <output name="CMUX" num_pins="1"/>
        <output name="COUT" num_pins="1"/>
        <output name="CQ" num_pins="1"/>
        <output name="D" num_pins="1"/>
        <output name="DMUX" num_pins="1"/>
        <output name="DQ" num_pins="1"/>
        <pb_type name="COMMON_LUT_AND_F78MUX" num_pb="1">
          <input name="A1" num_pins="1"/>
          <input name="A2" num_pins="1"/>
          <input name="A3" num_pins="1"/>
          <input name="A4" num_pins="1"/>
          <input name="A5" num_pins="1"/>
          <input name="A6" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="B1" num_pins="1"/>
          <input name="B2" num_pins="1"/>
          <input name="B3" num_pins="1"/>
          <input name="B4" num_pins="1"/>
          <input name="B5" num_pins="1"/>
          <input name="B6" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="C1" num_pins="1"/>
          <input name="C2" num_pins="1"/>
          <input name="C3" num_pins="1"/>
          <input name="C4" num_pins="1"/>
          <input name="C5" num_pins="1"/>
          <input name="C6" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="D1" num_pins="1"/>
          <input name="D2" num_pins="1"/>
          <input name="D3" num_pins="1"/>
          <input name="D4" num_pins="1"/>
          <input name="D5" num_pins="1"/>
          <input name="D6" num_pins="1"/>
          <output name="AO5" num_pins="1"/>
          <output name="AO6" num_pins="1"/>
          <output name="BO5" num_pins="1"/>
          <output name="BO6" num_pins="1"/>
          <output name="CO5" num_pins="1"/>
          <output name="CO6" num_pins="1"/>
          <output name="DO5" num_pins="1"/>
          <output name="DO6" num_pins="1"/>
          <output name="F7AMUX_O" num_pins="1"/>
          <output name="F7BMUX_O" num_pins="1"/>
          <output name="F8MUX_O" num_pins="1"/>
          <pb_type name="ALUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="ALUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="A5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="max">
      1.5200000000000002e-10
      1.5200000000000002e-10
      1.5e-10
      1.5e-10
      1.18e-10
     </delay_matrix>
                <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="min">
      4.4e-11
      4.4e-11
      4.2000000000000004e-11
      4.6e-11
      4.8e-11
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="ALUT.A1" name="ALUT_A1_0" output="A5LUT[0].in[0]"/>
                <direct input="ALUT.A2" name="ALUT_A2_0" output="A5LUT[0].in[1]"/>
                <direct input="ALUT.A3" name="ALUT_A3_0" output="A5LUT[0].in[2]"/>
                <direct input="ALUT.A4" name="ALUT_A4_0" output="A5LUT[0].in[3]"/>
                <direct input="ALUT.A5" name="ALUT_A5_0" output="A5LUT[0].in[4]"/>
                <direct input="ALUT.A1" name="ALUT_A1_1" output="A5LUT[1].in[0]"/>
                <direct input="ALUT.A2" name="ALUT_A2_1" output="A5LUT[1].in[1]"/>
                <direct input="ALUT.A3" name="ALUT_A3_1" output="A5LUT[1].in[2]"/>
                <direct input="ALUT.A4" name="ALUT_A4_1" output="A5LUT[1].in[3]"/>
                <direct input="ALUT.A5" name="ALUT_A5_1" output="A5LUT[1].in[4]"/>
                <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                  <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDSE" out_port="ALUT.O5"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDRE" out_port="ALUT.O5"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDCE" out_port="ALUT.O5"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDPE" out_port="ALUT.O5"/>
                </direct>
                <mux input="A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                  <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDSE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDRE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDPE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDCE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                </mux>
                <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="ALUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       ALUT.INIT[31:0] = A5LUT[0]
       ALUT.INIT[63:32] = A5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="BLUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="BLUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="B5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="max">
      1.5200000000000002e-10
      1.5200000000000002e-10
      1.5200000000000002e-10
      1.5e-10
      1.19e-10
     </delay_matrix>
                <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="min">
      4.5e-11
      4.3e-11
      4.3e-11
      4.5e-11
      4.9000000000000005e-11
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="BLUT.A1" name="BLUT_A1_0" output="B5LUT[0].in[0]"/>
                <direct input="BLUT.A2" name="BLUT_A2_0" output="B5LUT[0].in[1]"/>
                <direct input="BLUT.A3" name="BLUT_A3_0" output="B5LUT[0].in[2]"/>
                <direct input="BLUT.A4" name="BLUT_A4_0" output="B5LUT[0].in[3]"/>
                <direct input="BLUT.A5" name="BLUT_A5_0" output="B5LUT[0].in[4]"/>
                <direct input="BLUT.A1" name="BLUT_A1_1" output="B5LUT[1].in[0]"/>
                <direct input="BLUT.A2" name="BLUT_A2_1" output="B5LUT[1].in[1]"/>
                <direct input="BLUT.A3" name="BLUT_A3_1" output="B5LUT[1].in[2]"/>
                <direct input="BLUT.A4" name="BLUT_A4_1" output="B5LUT[1].in[3]"/>
                <direct input="BLUT.A5" name="BLUT_A5_1" output="B5LUT[1].in[4]"/>
                <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                  <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDSE" out_port="BLUT.O5"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDRE" out_port="BLUT.O5"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDCE" out_port="BLUT.O5"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDPE" out_port="BLUT.O5"/>
                </direct>
                <mux input="B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                  <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDSE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDRE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDPE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDCE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                </mux>
                <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="BLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       BLUT.INIT[31:0] = B5LUT[0]
       BLUT.INIT[63:32] = B5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="CLUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="CLUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="C5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="max">
      1.54e-10
      1.54e-10
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.2e-10
     </delay_matrix>
                <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="min">
      4.4e-11
      4.3e-11
      4.2000000000000004e-11
      4.5e-11
      5.1e-11
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="CLUT.A1" name="CLUT_A1_0" output="C5LUT[0].in[0]"/>
                <direct input="CLUT.A2" name="CLUT_A2_0" output="C5LUT[0].in[1]"/>
                <direct input="CLUT.A3" name="CLUT_A3_0" output="C5LUT[0].in[2]"/>
                <direct input="CLUT.A4" name="CLUT_A4_0" output="C5LUT[0].in[3]"/>
                <direct input="CLUT.A5" name="CLUT_A5_0" output="C5LUT[0].in[4]"/>
                <direct input="CLUT.A1" name="CLUT_A1_1" output="C5LUT[1].in[0]"/>
                <direct input="CLUT.A2" name="CLUT_A2_1" output="C5LUT[1].in[1]"/>
                <direct input="CLUT.A3" name="CLUT_A3_1" output="C5LUT[1].in[2]"/>
                <direct input="CLUT.A4" name="CLUT_A4_1" output="C5LUT[1].in[3]"/>
                <direct input="CLUT.A5" name="CLUT_A5_1" output="C5LUT[1].in[4]"/>
                <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                  <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDSE" out_port="CLUT.O5"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDRE" out_port="CLUT.O5"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDCE" out_port="CLUT.O5"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDPE" out_port="CLUT.O5"/>
                </direct>
                <mux input="C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                  <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDSE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDRE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDPE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDCE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                </mux>
                <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="CLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       CLUT.INIT[31:0] = C5LUT[0]
       CLUT.INIT[63:32] = C5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="DLUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="DLUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="D5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="max">
      1.49e-10
      1.5e-10
      1.49e-10
      1.49e-10
      1.17e-10
     </delay_matrix>
                <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="min">
      4.4e-11
      4.3e-11
      4.2000000000000004e-11
      4.4e-11
      4.9000000000000005e-11
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="DLUT.A1" name="DLUT_A1_0" output="D5LUT[0].in[0]"/>
                <direct input="DLUT.A2" name="DLUT_A2_0" output="D5LUT[0].in[1]"/>
                <direct input="DLUT.A3" name="DLUT_A3_0" output="D5LUT[0].in[2]"/>
                <direct input="DLUT.A4" name="DLUT_A4_0" output="D5LUT[0].in[3]"/>
                <direct input="DLUT.A5" name="DLUT_A5_0" output="D5LUT[0].in[4]"/>
                <direct input="DLUT.A1" name="DLUT_A1_1" output="D5LUT[1].in[0]"/>
                <direct input="DLUT.A2" name="DLUT_A2_1" output="D5LUT[1].in[1]"/>
                <direct input="DLUT.A3" name="DLUT_A3_1" output="D5LUT[1].in[2]"/>
                <direct input="DLUT.A4" name="DLUT_A4_1" output="D5LUT[1].in[3]"/>
                <direct input="DLUT.A5" name="DLUT_A5_1" output="D5LUT[1].in[4]"/>
                <direct input="D5LUT[0].out" name="O5" output="DLUT.O5">
                  <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDSE" out_port="DLUT.O5"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDRE" out_port="DLUT.O5"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDCE" out_port="DLUT.O5"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDPE" out_port="DLUT.O5"/>
                </direct>
                <mux input="D5LUT[1].out F6MUX.O" name="O6" output="DLUT.O6">
                  <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDSE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDRE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDPE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDCE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="DLUT.O6"/>
                </mux>
                <direct input="D5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="D5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="DLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       DLUT.INIT[31:0] = D5LUT[0]
       DLUT.INIT[63:32] = D5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
            <input name="I0" num_pins="1"/>
            <input name="I1" num_pins="1"/>
            <input name="S" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <delay_constant in_port="F7AMUX.I0" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
            <delay_constant in_port="F7AMUX.I1" max="1.93e-10" out_port="F7AMUX.O" min="5.5000000000000004e-11"/>
            <delay_constant in_port="F7AMUX.S" max="2.7600000000000003e-10" out_port="F7AMUX.O" min="8.500000000000002e-11"/>
            <metadata>
              <meta name="type">bel</meta>
              <meta name="subtype">mux</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
            <input name="I0" num_pins="1"/>
            <input name="I1" num_pins="1"/>
            <input name="S" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <delay_constant in_port="F7BMUX.I0" max="2.17e-10" out_port="F7BMUX.O" min="6.2e-11"/>
            <delay_constant in_port="F7BMUX.I1" max="2.23e-10" out_port="F7BMUX.O" min="6.500000000000001e-11"/>
            <delay_constant in_port="F7BMUX.S" max="2.96e-10" out_port="F7BMUX.O" min="9.3e-11"/>
            <metadata>
              <meta name="type">bel</meta>
              <meta name="subtype">mux</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
            <input name="I0" num_pins="1"/>
            <input name="I1" num_pins="1"/>
            <input name="S" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <delay_constant in_port="F8MUX.I0" max="1.04e-10" out_port="F8MUX.O" min="2.3e-11"/>
            <delay_constant in_port="F8MUX.I1" max="9.400000000000001e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
            <delay_constant in_port="F8MUX.S" max="2.7300000000000004e-10" out_port="F8MUX.O" min="8.000000000000001e-11"/>
            <metadata>
              <meta name="type">bel</meta>
              <meta name="subtype">mux</meta>
            </metadata>
          </pb_type>
          <interconnect>
            <!-- LUT input pins -->
            <!-- F7AMUX inputs -->
            <!-- F7BMUX inputs -->
            <!-- F8MUX inputs -->
            <direct input="COMMON_LUT_AND_F78MUX.A1" name="A1" output="ALUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.A2" name="A2" output="ALUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.A3" name="A3" output="ALUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.A4" name="A4" output="ALUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.A5" name="A5" output="ALUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.A6" name="A6" output="ALUT.A6"/>
            <direct input="COMMON_LUT_AND_F78MUX.B1" name="B1" output="BLUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.B2" name="B2" output="BLUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.B3" name="B3" output="BLUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.B4" name="B4" output="BLUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.B5" name="B5" output="BLUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.B6" name="B6" output="BLUT.A6"/>
            <direct input="COMMON_LUT_AND_F78MUX.C1" name="C1" output="CLUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.C2" name="C2" output="CLUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.C3" name="C3" output="CLUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.C4" name="C4" output="CLUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.C5" name="C5" output="CLUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.C6" name="C6" output="CLUT.A6"/>
            <direct input="ALUT.O5" name="AO5" output="COMMON_LUT_AND_F78MUX.AO5"/>
            <direct input="ALUT.O6" name="AO6" output="COMMON_LUT_AND_F78MUX.AO6"/>
            <direct input="BLUT.O5" name="BO5" output="COMMON_LUT_AND_F78MUX.BO5"/>
            <direct input="BLUT.O6" name="BO6" output="COMMON_LUT_AND_F78MUX.BO6"/>
            <direct input="CLUT.O5" name="CO5" output="COMMON_LUT_AND_F78MUX.CO5"/>
            <direct input="CLUT.O6" name="CO6" output="COMMON_LUT_AND_F78MUX.CO6"/>
            <direct input="DLUT.O5" name="DO5" output="COMMON_LUT_AND_F78MUX.DO5"/>
            <direct input="DLUT.O6" name="DO6" output="COMMON_LUT_AND_F78MUX.DO6"/>
            <direct input="F7AMUX.O" name="F7AMUX_O" output="COMMON_LUT_AND_F78MUX.F7AMUX_O"/>
            <direct input="F7BMUX.O" name="F7BMUX_O" output="COMMON_LUT_AND_F78MUX.F7BMUX_O"/>
            <direct input="F8MUX.O" name="F8MUX_O" output="COMMON_LUT_AND_F78MUX.F8MUX_O"/>
            <direct input="COMMON_LUT_AND_F78MUX.D1" name="D1" output="DLUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.D2" name="D2" output="DLUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.D3" name="D3" output="DLUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.D4" name="D4" output="DLUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.D5" name="D5" output="DLUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.D6" name="D6" output="DLUT.A6"/>
            <direct input="BLUT.O6" name="F7AMUX_I0" output="F7AMUX.I0">
              <pack_pattern in_port="BLUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I0"/>
              <pack_pattern in_port="BLUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I0"/>
            </direct>
            <direct input="ALUT.O6" name="F7AMUX_I1" output="F7AMUX.I1">
              <pack_pattern in_port="ALUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I1"/>
              <pack_pattern in_port="ALUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I1"/>
            </direct>
            <direct input="COMMON_LUT_AND_F78MUX.AX" name="F7AMUX_S" output="F7AMUX.S"/>
            <direct input="DLUT.O6" name="F7BMUX_I0" output="F7BMUX.I0">
              <pack_pattern in_port="DLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I0"/>
              <pack_pattern in_port="DLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I0"/>
            </direct>
            <direct input="CLUT.O6" name="F7BMUX_I1" output="F7BMUX.I1">
              <pack_pattern in_port="CLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I1"/>
              <pack_pattern in_port="CLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I1"/>
            </direct>
            <direct input="COMMON_LUT_AND_F78MUX.CX" name="F7BMUX_S" output="F7BMUX.S"/>
            <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
              <pack_pattern in_port="F7BMUX.O" name="LUT5toLUT8" out_port="F8MUX.I0"/>
            </direct>
            <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
              <pack_pattern in_port="F7AMUX.O" name="LUT5toLUT8" out_port="F8MUX.I1"/>
            </direct>
            <direct input="COMMON_LUT_AND_F78MUX.BX" name="F8MUX_S" output="F8MUX.S"/>
          </interconnect>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <pb_type name="COMMON_SLICE" num_pb="1">
          <clock name="CLK" num_pins="1"/>
          <input name="AMC31" num_pins="1"/>
          <input name="AO5" num_pins="1"/>
          <input name="AO6" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="BO5" num_pins="1"/>
          <input name="BO6" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="CE" num_pins="1"/>
          <input name="CIN" num_pins="1"/>
          <input name="CO5" num_pins="1"/>
          <input name="CO6" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="DO5" num_pins="1"/>
          <input name="DO6" num_pins="1"/>
          <input name="DX" num_pins="1"/>
          <input name="F7AMUX_O" num_pins="1"/>
          <input name="F7BMUX_O" num_pins="1"/>
          <input name="F8MUX_O" num_pins="1"/>
          <input name="SR" num_pins="1"/>
          <output name="A" num_pins="1"/>
          <output name="AMUX" num_pins="1"/>
          <output name="AQ" num_pins="1"/>
          <output name="B" num_pins="1"/>
          <output name="BMUX" num_pins="1"/>
          <output name="BQ" num_pins="1"/>
          <output name="C" num_pins="1"/>
          <output name="CMUX" num_pins="1"/>
          <output name="COUT" num_pins="1"/>
          <output name="CQ" num_pins="1"/>
          <output name="D" num_pins="1"/>
          <output name="DMUX" num_pins="1"/>
          <output name="DQ" num_pins="1"/>
          <pb_type blif_model=".subckt CARRY4_VPR" name="CARRY4_VPR" num_pb="1">
            <input name="CIN" num_pins="1"/>
            <input name="CYINIT" num_pins="1"/>
            <input name="DI0" num_pins="1"/>
            <input name="DI1" num_pins="1"/>
            <input name="DI2" num_pins="1"/>
            <input name="DI3" num_pins="1"/>
            <input name="S0" num_pins="1"/>
            <input name="S1" num_pins="1"/>
            <input name="S2" num_pins="1"/>
            <input name="S3" num_pins="1"/>
            <output name="CO0" num_pins="1"/>
            <output name="CO1" num_pins="1"/>
            <output name="CO2" num_pins="1"/>
            <output name="CO3" num_pins="1"/>
            <output name="O0" num_pins="1"/>
            <output name="O1" num_pins="1"/>
            <output name="O2" num_pins="1"/>
            <output name="O3" num_pins="1"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.7100000000000005e-10" out_port="CARRY4_VPR.CO0" min="7.600000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.360000000000001e-10" out_port="CARRY4_VPR.CO0" min="1.6500000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="3.2900000000000005e-10" out_port="CARRY4_VPR.CO0" min="8.500000000000002e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="3.4000000000000007e-10" out_port="CARRY4_VPR.CO0" min="8.9e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="1.57e-10" out_port="CARRY4_VPR.CO1" min="4.5e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.940000000000001e-10" out_port="CARRY4_VPR.CO1" min="1.44e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="3.9600000000000003e-10" out_port="CARRY4_VPR.CO1" min="1.03e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO1" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="4.33e-10" out_port="CARRY4_VPR.CO1" min="1.18e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="4.69e-10" out_port="CARRY4_VPR.CO1" min="1.26e-10"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.2800000000000001e-10" out_port="CARRY4_VPR.CO2" min="6.500000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.92e-10" out_port="CARRY4_VPR.CO2" min="1.69e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.74e-10" out_port="CARRY4_VPR.CO2" min="1.2900000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.5900000000000007e-10" out_port="CARRY4_VPR.CO2" min="1.18e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="2.89e-10" out_port="CARRY4_VPR.CO2" min="7.1e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.120000000000001e-10" out_port="CARRY4_VPR.CO2" min="1.44e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.480000000000001e-10" out_port="CARRY4_VPR.CO2" min="1.5300000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="2.92e-10" out_port="CARRY4_VPR.CO2" min="7.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="1.1400000000000001e-10" out_port="CARRY4_VPR.CO3" min="3.9e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.8e-10" out_port="CARRY4_VPR.CO3" min="1.73e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO3" min="1.2900000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO3" min="1.2900000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO3" min="1.2900000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI3" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO3" min="1.2900000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.08e-10" out_port="CARRY4_VPR.CO3" min="1.42e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.28e-10" out_port="CARRY4_VPR.CO3" min="1.46e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO3" min="1.0600000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO3" min="1.0600000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.22e-10" out_port="CARRY4_VPR.O0" min="5.4e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.82e-10" out_port="CARRY4_VPR.O0" min="1.47e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="2.23e-10" out_port="CARRY4_VPR.O0" min="6e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="3.3400000000000004e-10" out_port="CARRY4_VPR.O1" min="9.100000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.98e-10" out_port="CARRY4_VPR.O1" min="1.76e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="3.37e-10" out_port="CARRY4_VPR.O1" min="9.400000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="4.0000000000000007e-10" out_port="CARRY4_VPR.O1" min="9.6e-11"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="2.05e-10" out_port="CARRY4_VPR.O1" min="5.600000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.39e-10" out_port="CARRY4_VPR.O2" min="6.500000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.84e-10" out_port="CARRY4_VPR.O2" min="1.6700000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.86e-10" out_port="CARRY4_VPR.O2" min="1.22e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.71e-10" out_port="CARRY4_VPR.O2" min="1.1000000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.230000000000001e-10" out_port="CARRY4_VPR.O2" min="1.3600000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.58e-10" out_port="CARRY4_VPR.O2" min="1.43e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="2.2600000000000002e-10" out_port="CARRY4_VPR.O2" min="5.7000000000000003e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="3.13e-10" out_port="CARRY4_VPR.O3" min="9e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="3.13e-10" out_port="CARRY4_VPR.O3" min="9e-11"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="5.450000000000001e-10" out_port="CARRY4_VPR.O3" min="1.43e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="5.32e-10" out_port="CARRY4_VPR.O3" min="1.31e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="3.72e-10" out_port="CARRY4_VPR.O3" min="9.800000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.82e-10" out_port="CARRY4_VPR.O3" min="1.56e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="6.18e-10" out_port="CARRY4_VPR.O3" min="1.63e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="3.3000000000000005e-10" out_port="CARRY4_VPR.O3" min="9e-11"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="2.2700000000000002e-10" out_port="CARRY4_VPR.O3" min="5.4e-11"/>
            <metadata>
              <meta name="fasm_params">
      PRECYINIT.C0 = CYINIT_C0
      PRECYINIT.C1 = CYINIT_C1
    </meta>
              <meta name="type">bel</meta>
              <meta name="subtype">blackbox</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt CARRY_COUT_PLUG" name="CARRY_COUT_PLUG" num_pb="1">
            <input name="CIN" num_pins="1"/>
            <output name="COUT" num_pins="1"/>
            <delay_constant in_port="CARRY_COUT_PLUG.CIN" max="0" out_port="CARRY_COUT_PLUG.COUT"/>
          </pb_type>
          <pb_type name="CEUSEDMUX" num_pb="1">
            <input name="CE" num_pins="1"/>
            <output name="CE_OUT" num_pins="8"/>
            <mode name="CE_VCC">
              <pb_type blif_model=".subckt CE_VCC" name="CE_VCC" num_pb="8">
                <output name="VCC" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="CE_VCC[0].VCC" name="CE0" output="CEUSEDMUX.CE_OUT[0]">
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                </direct>
                <direct input="CE_VCC[1].VCC" name="CE1" output="CEUSEDMUX.CE_OUT[1]">
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                </direct>
                <direct input="CE_VCC[2].VCC" name="CE2" output="CEUSEDMUX.CE_OUT[2]">
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                </direct>
                <direct input="CE_VCC[3].VCC" name="CE3" output="CEUSEDMUX.CE_OUT[3]">
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                </direct>
                <direct input="CE_VCC[4].VCC" name="CE4" output="CEUSEDMUX.CE_OUT[4]">
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                </direct>
                <direct input="CE_VCC[5].VCC" name="CE5" output="CEUSEDMUX.CE_OUT[5]">
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                </direct>
                <direct input="CE_VCC[6].VCC" name="CE6" output="CEUSEDMUX.CE_OUT[6]">
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                </direct>
                <direct input="CE_VCC[7].VCC" name="CE7" output="CEUSEDMUX.CE_OUT[7]">
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="CEUSEDMUX">
              <interconnect>
                <complete input="CEUSEDMUX.CE" name="CE" output="CEUSEDMUX.CE_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <pb_type name="SLICE_FF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <input name="CE" num_pins="8"/>
            <input name="D" num_pins="4"/>
            <input name="D5" num_pins="4"/>
            <input name="SR" num_pins="8"/>
            <output name="Q" num_pins="4"/>
            <output name="Q5" num_pins="4"/>
            <mode name="NO_FF">
              <pb_type blif_model=".subckt NO_FF" name="NO_FF" num_pb="4">
                <input name="D" num_pins="1"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">flipflop</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.D" name="D" output="NO_FF.D"/>
              </interconnect>
            </mode>
            <mode name="FDSE_or_FDRE">
              <pb_type name="FF_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="-4.6e-11"/>
                    <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDSE.S" value="3.58e-10"/>
                    <T_hold clock="C" port="FDSE.D" value="1.81e-10"/>
                    <T_hold clock="C" port="FDSE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDSE.S" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.03e-10" port="FDSE.Q" min="9.900000000000001e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDSE.D">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.D" name="LUT_to_FF_FDSE" out_port="FDSE.D"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="-4.6e-11"/>
                    <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDRE.R" value="4.0400000000000005e-10"/>
                    <T_hold clock="C" port="FDRE.D" value="1.81e-10"/>
                    <T_hold clock="C" port="FDRE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDRE.R" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.03e-10" port="FDRE.Q" min="9.900000000000001e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDRE.D">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.D" name="LUT_to_FF_FDRE" out_port="FDRE.D"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="-4.5e-11"/>
                    <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDSE.S" value="3.58e-10"/>
                    <T_hold clock="C" port="FDSE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDSE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDSE.S" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDSE.Q" min="1.1200000000000001e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDSE.D">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="LUT_to_FF_FDSE" out_port="FDSE.D"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="F6MUX_to_FF_FDSE" out_port="FDSE.D"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="-4.5e-11"/>
                    <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDRE.R" value="4.0400000000000005e-10"/>
                    <T_hold clock="C" port="FDRE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDRE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDRE.R" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDRE.Q" min="1.1200000000000001e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDRE.D">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="LUT_to_FF_FDRE" out_port="FDRE.D"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="F6MUX_to_FF_FDRE" out_port="FDRE.D"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D5" name="D5" output="FF_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDSE_or_FDRE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D" name="D" output="REG_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDSE_or_FDRE.SR"/>
                <direct input="FF_FDSE_or_FDRE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDSE_or_FDRE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">FFSYNC</meta>
              </metadata>
            </mode>
            <mode name="FDPE_or_FDCE">
              <pb_type name="FF_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="-4.6e-11"/>
                    <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDPE.PRE" value="3.58e-10"/>
                    <T_hold clock="C" port="FDPE.D" value="1.81e-10"/>
                    <T_hold clock="C" port="FDPE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDPE.PRE" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.03e-10" port="FDPE.Q" min="9.900000000000001e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDPE.D">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.D" name="LUT_to_FF_FDPE" out_port="FDPE.D"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="-4.6e-11"/>
                    <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDCE.CLR" value="4.0400000000000005e-10"/>
                    <T_hold clock="C" port="FDCE.D" value="1.81e-10"/>
                    <T_hold clock="C" port="FDCE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDCE.CLR" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.03e-10" port="FDCE.Q" min="9.900000000000001e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDCE.D">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.D" name="LUT_to_FF_FDCE" out_port="FDCE.D"/>
                    </direct>
                    <direct input="FDCE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="-4.5e-11"/>
                    <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDPE.PRE" value="3.58e-10"/>
                    <T_hold clock="C" port="FDPE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDPE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDPE.PRE" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDPE.Q" min="1.1200000000000001e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDPE.D">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="LUT_to_FF_FDPE" out_port="FDPE.D"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="F6MUX_to_FF_FDPE" out_port="FDPE.D"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="-4.5e-11"/>
                    <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDCE.CLR" value="4.0400000000000005e-10"/>
                    <T_hold clock="C" port="FDCE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDCE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDCE.CLR" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDCE.Q" min="1.1200000000000001e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDCE.D">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="LUT_to_FF_FDCE" out_port="FDCE.D"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="F6MUX_to_FF_FDCE" out_port="FDCE.D"/>
                    </direct>
                    <direct input="FDCE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D5[3:0]" name="D5" output="FF_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDPE_or_FDCE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D[3:0]" name="D" output="REG_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDPE_or_FDCE.SR"/>
                <direct input="FF_FDPE_or_FDCE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDPE_or_FDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
            </mode>
            <mode name="LDPE_or_LDCE">
              <pb_type name="LDPE_or_LDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="LDPE">
                  <pb_type blif_model=".subckt LDPE_ZINI" name="LDPE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDPE.G" max="4.43e-10" out_port="LDPE.Q" min="1.2900000000000002e-10"/>
                    <delay_constant in_port="LDPE.GE" max="5.07e-10" out_port="LDPE.Q" min="1.3000000000000002e-10"/>
                    <delay_constant in_port="LDPE.PRE" max="7.910000000000001e-10" out_port="LDPE.Q" min="1.6400000000000003e-10"/>
                    <T_setup clock="G" port="LDPE.D" value="-5.600000000000001e-11"/>
                    <T_clock_to_Q clock="G" max="2.64e-10" port="LDPE.D" min="7.3e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDPE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDPE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDPE.G"/>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDPE.PRE"/>
                    <direct input="LDPE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="LDCE">
                  <pb_type blif_model=".subckt LDCE_ZINI" name="LDCE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDCE.CLR" max="7.910000000000001e-10" out_port="LDCE.Q" min="1.6400000000000003e-10"/>
                    <delay_constant in_port="LDCE.G" max="4.43e-10" out_port="LDCE.Q" min="1.2900000000000002e-10"/>
                    <delay_constant in_port="LDCE.GE" max="5.07e-10" out_port="LDCE.Q" min="1.3000000000000002e-10"/>
                    <T_setup clock="G" port="LDCE.D" value="-5.600000000000001e-11"/>
                    <T_clock_to_Q clock="G" max="2.64e-10" port="LDCE.D" min="7.3e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDCE.CLR"/>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDCE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDCE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDCE.G"/>
                    <direct input="LDCE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[0:3]" name="CE_TO_LD" output="LDPE_or_LDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_TO_LD" output="LDPE_or_LDCE.C"/>
                <direct input="SLICE_FF.D" name="D" output="LDPE_or_LDCE.D"/>
                <direct input="SLICE_FF.SR[0:3]" name="SR_TO_LD" output="LDPE_or_LDCE.SR"/>
                <direct input="LDPE_or_LDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">LATCH</meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="SRUSEDMUX" num_pb="1">
            <input name="SR" num_pins="1"/>
            <output name="SR_OUT" num_pins="8"/>
            <mode name="SR_GND">
              <pb_type blif_model=".subckt SR_GND" name="SR_GND" num_pb="8">
                <output name="GND" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="SR_GND[0].GND" name="SR0" output="SRUSEDMUX.SR_OUT[0]">
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                </direct>
                <direct input="SR_GND[1].GND" name="SR1" output="SRUSEDMUX.SR_OUT[1]">
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                </direct>
                <direct input="SR_GND[2].GND" name="SR2" output="SRUSEDMUX.SR_OUT[2]">
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                </direct>
                <direct input="SR_GND[3].GND" name="SR3" output="SRUSEDMUX.SR_OUT[3]">
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                </direct>
                <direct input="SR_GND[4].GND" name="SR4" output="SRUSEDMUX.SR_OUT[4]">
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                </direct>
                <direct input="SR_GND[5].GND" name="SR5" output="SRUSEDMUX.SR_OUT[5]">
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                </direct>
                <direct input="SR_GND[6].GND" name="SR6" output="SRUSEDMUX.SR_OUT[6]">
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                </direct>
                <direct input="SR_GND[7].GND" name="SR7" output="SRUSEDMUX.SR_OUT[7]">
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="SRUSEDMUX">
              <interconnect>
                <complete input="SRUSEDMUX.SR" name="SR" output="SRUSEDMUX.SR_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <!-- 5FF MUXs -->
            <!-- [A-D]MUX -->
            <!-- [A-D]FFMUX -->
            <!-- [A-F]Q outputs -->
            <!-- LUT O6 output -->
            <!-- Carry -->
            <!-- Carry initialization -->
            <!-- Carry selects -->
            <!-- Carry MUXCY.DI -->
            <!-- Clock, Clock Enable and Reset -->
            <direct input="COMMON_SLICE.CIN" name="CIN_TO_CARRY0" output="CARRY4_VPR.CIN">
              <pack_pattern in_port="COMMON_SLICE.CIN" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="CARRY4_VPR.CIN"/>
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CIN = PRECYINIT.CIN
        </meta>
              </metadata>
            </direct>
            <direct input="COMMON_SLICE.AX" name="PRECYINIT_MUX" output="CARRY4_VPR.CYINIT">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = PRECYINIT.AX
        </meta>
              </metadata>
            </direct>
            <mux input="COMMON_SLICE.AO5 COMMON_SLICE.AX" name="CARRY_DI0" output="CARRY4_VPR.DI0">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = CARRY4.ACY0
          COMMON_SLICE.AX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.AX" max=".105e-9" out_port="CARRY4_VPR.DI0"/>
            </mux>
            <mux input="COMMON_SLICE.BO5 COMMON_SLICE.BX" name="CARRY_DI1" output="CARRY4_VPR.DI1">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = CARRY4.BCY0
          COMMON_SLICE.BX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.BX" max=".085e-9" out_port="CARRY4_VPR.DI1"/>
            </mux>
            <mux input="COMMON_SLICE.CO5 COMMON_SLICE.CX" name="CARRY_DI2" output="CARRY4_VPR.DI2">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = CARRY4.CCY0
          COMMON_SLICE.CX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.CX" max=".094e-9" out_port="CARRY4_VPR.DI2"/>
            </mux>
            <mux input="COMMON_SLICE.DO5 COMMON_SLICE.DX" name="CARRY_DI3" output="CARRY4_VPR.DI3">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = CARRY4.DCY0
          COMMON_SLICE.DX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.DX" max=".058e-9" out_port="CARRY4_VPR.DI3"/>
            </mux>
            <direct input="COMMON_SLICE.AO6" name="CARRY_S0" output="CARRY4_VPR.S0"/>
            <direct input="COMMON_SLICE.BO6" name="CARRY_S1" output="CARRY4_VPR.S1"/>
            <direct input="COMMON_SLICE.CO6" name="CARRY_S2" output="CARRY4_VPR.S2"/>
            <direct input="COMMON_SLICE.DO6" name="CARRY_S3" output="CARRY4_VPR.S3"/>
            <direct input="CARRY4_VPR.CO3" name="COUT_TO_PLUG" output="CARRY_COUT_PLUG.CIN">
              <pack_pattern in_port="CARRY4_VPR.CO3" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="CARRY_COUT_PLUG.CIN"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="0.0" out_port="CARRY_COUT_PLUG.CIN"/>
            </direct>
            <direct input="COMMON_SLICE.CE" name="CE" output="CEUSEDMUX.CE">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CE = CEUSEDMUX
        </meta>
              </metadata>
            </direct>
            <mux input="SLICE_FF.Q5[0] CARRY4_VPR.O0 CARRY4_VPR.CO0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.F7AMUX_O" name="AOUTMUX" output="COMMON_SLICE.AMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[0] = AOUTMUX.A5Q
          COMMON_SLICE.F7AMUX_O = AOUTMUX.F7
          COMMON_SLICE.AO5 = AOUTMUX.O5
          COMMON_SLICE.AO6 = AOUTMUX.O6
          CARRY4_VPR.CO0 = AOUTMUX.CY
          CARRY4_VPR.O0 = AOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[0]" max="1.75e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="2.49e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO0" max="1.75e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="2.09e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="2.0200000000000003e-10" out_port="COMMON_SLICE.AMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[0]" name="AFF" output="COMMON_SLICE.AQ"/>
            <direct input="COMMON_SLICE.AO6" name="COMMON_SLICE_AOUT" output="COMMON_SLICE.A">
              <delay_constant in_port="COMMON_SLICE.AO6" max="0.0" out_port="COMMON_SLICE.A"/>
            </direct>
            <mux input="SLICE_FF.Q5[1] CARRY4_VPR.O1 CARRY4_VPR.CO1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.F8MUX_O" name="BOUTMUX" output="COMMON_SLICE.BMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[1] = BOUTMUX.B5Q
          COMMON_SLICE.F8MUX_O = BOUTMUX.F8
          COMMON_SLICE.BO5 = BOUTMUX.O5
          COMMON_SLICE.BO6 = BOUTMUX.O6
          CARRY4_VPR.CO1 = BOUTMUX.CY
          CARRY4_VPR.O1 = BOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[1]" max="1.72e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="2.05e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO1" max="1.79e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[1]" name="BFF" output="COMMON_SLICE.BQ"/>
            <direct input="COMMON_SLICE.BO6" name="COMMON_SLICE_BOUT" output="COMMON_SLICE.B">
              <delay_constant in_port="COMMON_SLICE.BO6" max="0.0" out_port="COMMON_SLICE.B"/>
            </direct>
            <mux input="SLICE_FF.Q5[2] CARRY4_VPR.O2 CARRY4_VPR.CO2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.F7BMUX_O" name="COUTMUX" output="COMMON_SLICE.CMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[2] = COUTMUX.C5Q
          COMMON_SLICE.F7BMUX_O = COUTMUX.F7
          COMMON_SLICE.CO5 = COUTMUX.O5
          COMMON_SLICE.CO6 = COUTMUX.O6
          CARRY4_VPR.CO2 = COUTMUX.CY
          CARRY4_VPR.O2 = COUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[2]" max="1.73e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="1.8900000000000002e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO2" max="1.78e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="2.05e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="2.0300000000000002e-10" out_port="COMMON_SLICE.CMUX"/>
            </mux>
            <direct input="CARRY_COUT_PLUG.COUT" name="COUT" output="COMMON_SLICE.COUT">
              <pack_pattern in_port="CARRY_COUT_PLUG.COUT" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="COMMON_SLICE.COUT"/>
            </direct>
            <direct input="SLICE_FF.Q[2]" name="CFF" output="COMMON_SLICE.CQ"/>
            <direct input="COMMON_SLICE.CO6" name="COMMON_SLICE_COUT" output="COMMON_SLICE.C">
              <delay_constant in_port="COMMON_SLICE.CO6" max="0.0" out_port="COMMON_SLICE.C"/>
            </direct>
            <mux input="COMMON_SLICE.AMC31 SLICE_FF.Q5[3] CARRY4_VPR.O3 CARRY4_VPR.CO3 COMMON_SLICE.DO6 COMMON_SLICE.DO5" name="DOUTMUX" output="COMMON_SLICE.DMUX">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DOUTMUX.MC31
          SLICE_FF.Q5[3] = DOUTMUX.D5Q
          COMMON_SLICE.DO5 = DOUTMUX.O5
          COMMON_SLICE.DO6 = DOUTMUX.O6
          CARRY4_VPR.CO3 = DOUTMUX.CY
          CARRY4_VPR.O3 = DOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[3]" max="1.75e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="3.0500000000000003e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="1.8200000000000002e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="2.11e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="2.08e-10" out_port="COMMON_SLICE.DMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[3]" name="DFF" output="COMMON_SLICE.DQ"/>
            <direct input="COMMON_SLICE.DO6" name="COMMON_SLICE_DOUT" output="COMMON_SLICE.D">
              <delay_constant in_port="COMMON_SLICE.DO6" max="0.0" out_port="COMMON_SLICE.D"/>
            </direct>
            <direct input="CEUSEDMUX.CE_OUT" name="CE_OUT" output="SLICE_FF.CE"/>
            <direct input="COMMON_SLICE.CLK" name="CK" output="SLICE_FF.CK"/>
            <mux input="COMMON_SLICE.AX COMMON_SLICE.AO5" name="A5FFMUX" output="SLICE_FF.D5[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = A5FFMUX.IN_A
          COMMON_SLICE.AX = A5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[0]"/>
              <delay_constant in_port="COMMON_SLICE.AX" max="2.0200000000000003e-10" out_port="SLICE_FF.D5[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="1.07e-10" out_port="SLICE_FF.D5[0]"/>
            </mux>
            <mux input="COMMON_SLICE.BX COMMON_SLICE.BO5" name="B5FFMUX" output="SLICE_FF.D5[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = B5FFMUX.IN_A
          COMMON_SLICE.BX = B5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[1]"/>
              <delay_constant in_port="COMMON_SLICE.BX" max="2.16e-10" out_port="SLICE_FF.D5[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="1.07e-10" out_port="SLICE_FF.D5[1]"/>
            </mux>
            <mux input="COMMON_SLICE.CX COMMON_SLICE.CO5" name="C5FFMUX" output="SLICE_FF.D5[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = C5FFMUX.IN_A
          COMMON_SLICE.CX = C5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[2]"/>
              <delay_constant in_port="COMMON_SLICE.CX" max="1.9600000000000002e-10" out_port="SLICE_FF.D5[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="1.0900000000000001e-10" out_port="SLICE_FF.D5[2]"/>
            </mux>
            <mux input="COMMON_SLICE.DX COMMON_SLICE.DO5" name="D5FFMUX" output="SLICE_FF.D5[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = D5FFMUX.IN_A
          COMMON_SLICE.DX = D5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[3]"/>
              <delay_constant in_port="COMMON_SLICE.DX" max="1.93e-10" out_port="SLICE_FF.D5[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="1.0600000000000001e-10" out_port="SLICE_FF.D5[3]"/>
            </mux>
            <mux input="CARRY4_VPR.O0 CARRY4_VPR.CO0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.AX COMMON_SLICE.F7AMUX_O" name="AFFMUX" output="SLICE_FF.D[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = AFFMUX.AX
          COMMON_SLICE.F7AMUX_O = AFFMUX.F7
          COMMON_SLICE.AO5 = AFFMUX.O5
          COMMON_SLICE.AO6 = AFFMUX.O6
          CARRY4_VPR.CO0 = AFFMUX.CY
          CARRY4_VPR.O0 = AFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AX" max="2.05e-10" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.F7AMUX_O" max="7.4e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="9.100000000000001e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="1.0900000000000001e-10" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.CO0" max="9.2e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="7.600000000000001e-11" out_port="SLICE_FF.D[0]"/>
            </mux>
            <mux input="CARRY4_VPR.O1 CARRY4_VPR.CO1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.BX COMMON_SLICE.F8MUX_O" name="BFFMUX" output="SLICE_FF.D[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BX = BFFMUX.BX
          COMMON_SLICE.F8MUX_O = BFFMUX.F8
          COMMON_SLICE.BO5 = BFFMUX.O5
          COMMON_SLICE.BO6 = BFFMUX.O6
          CARRY4_VPR.CO1 = BFFMUX.CY
          CARRY4_VPR.O1 = BFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BX" max="2.1900000000000002e-10" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.F8MUX_O" max="7.4e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="9.100000000000001e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="1.07e-10" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.CO1" max="9.2e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="7.600000000000001e-11" out_port="SLICE_FF.D[1]"/>
            </mux>
            <mux input="CARRY4_VPR.O2 CARRY4_VPR.CO2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.CX COMMON_SLICE.F7BMUX_O" name="CFFMUX" output="SLICE_FF.D[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CX = CFFMUX.CX
          COMMON_SLICE.F7BMUX_O = CFFMUX.F7
          COMMON_SLICE.CO5 = CFFMUX.O5
          COMMON_SLICE.CO6 = CFFMUX.O6
          CARRY4_VPR.CO2 = CFFMUX.CY
          CARRY4_VPR.O2 = CFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CX" max="1.99e-10" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.F7BMUX_O" max="7.4e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="9.3e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="1.07e-10" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.CO2" max="9.2e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="7.600000000000001e-11" out_port="SLICE_FF.D[2]"/>
            </mux>
            <mux input="COMMON_SLICE.AMC31 CARRY4_VPR.O3 CARRY4_VPR.CO3 COMMON_SLICE.DO6 COMMON_SLICE.DO5 COMMON_SLICE.DX" name="DFFMUX" output="SLICE_FF.D[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DFFMUX.MC31
          COMMON_SLICE.DX = DFFMUX.DX
          COMMON_SLICE.DO5 = DFFMUX.O5
          COMMON_SLICE.DO6 = DFFMUX.O6
          CARRY4_VPR.CO3 = DFFMUX.CY
          CARRY4_VPR.O3 = DFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DX" max="1.9600000000000002e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="9e-11" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="1.0600000000000001e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="3.3600000000000003e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="7.600000000000001e-11" out_port="SLICE_FF.D[3]"/>
            </mux>
            <direct input="SRUSEDMUX.SR_OUT" name="SR_OUT" output="SLICE_FF.SR"/>
            <direct input="COMMON_SLICE.SR" name="SR" output="SRUSEDMUX.SR">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.SR = SRUSEDMUX
        </meta>
              </metadata>
            </direct>
          </interconnect>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <interconnect>
          <!-- LUT input pins -->
          <!-- COMMON_SLICE inputs -->
          <!-- [A-F]Q outputs -->
          <!-- A-D output -->
          <!-- AMUX-DMUX output -->
          <!-- Carry -->
          <!-- Clock, Clock Enable and Reset -->
          <direct input="SLICEL0.A1" name="A1" output="COMMON_LUT_AND_F78MUX.A1"/>
          <direct input="SLICEL0.A2" name="A2" output="COMMON_LUT_AND_F78MUX.A2"/>
          <direct input="SLICEL0.A3" name="A3" output="COMMON_LUT_AND_F78MUX.A3"/>
          <direct input="SLICEL0.A4" name="A4" output="COMMON_LUT_AND_F78MUX.A4"/>
          <direct input="SLICEL0.A5" name="A5" output="COMMON_LUT_AND_F78MUX.A5"/>
          <direct input="SLICEL0.A6" name="A6" output="COMMON_LUT_AND_F78MUX.A6"/>
          <direct input="SLICEL0.AX" name="AX" output="COMMON_LUT_AND_F78MUX.AX"/>
          <direct input="SLICEL0.B1" name="B1" output="COMMON_LUT_AND_F78MUX.B1"/>
          <direct input="SLICEL0.B2" name="B2" output="COMMON_LUT_AND_F78MUX.B2"/>
          <direct input="SLICEL0.B3" name="B3" output="COMMON_LUT_AND_F78MUX.B3"/>
          <direct input="SLICEL0.B4" name="B4" output="COMMON_LUT_AND_F78MUX.B4"/>
          <direct input="SLICEL0.B5" name="B5" output="COMMON_LUT_AND_F78MUX.B5"/>
          <direct input="SLICEL0.B6" name="B6" output="COMMON_LUT_AND_F78MUX.B6"/>
          <direct input="SLICEL0.BX" name="BX" output="COMMON_LUT_AND_F78MUX.BX"/>
          <direct input="SLICEL0.C1" name="C1" output="COMMON_LUT_AND_F78MUX.C1"/>
          <direct input="SLICEL0.C2" name="C2" output="COMMON_LUT_AND_F78MUX.C2"/>
          <direct input="SLICEL0.C3" name="C3" output="COMMON_LUT_AND_F78MUX.C3"/>
          <direct input="SLICEL0.C4" name="C4" output="COMMON_LUT_AND_F78MUX.C4"/>
          <direct input="SLICEL0.C5" name="C5" output="COMMON_LUT_AND_F78MUX.C5"/>
          <direct input="SLICEL0.C6" name="C6" output="COMMON_LUT_AND_F78MUX.C6"/>
          <direct input="SLICEL0.CX" name="CX" output="COMMON_LUT_AND_F78MUX.CX"/>
          <direct input="SLICEL0.D1" name="D1" output="COMMON_LUT_AND_F78MUX.D1"/>
          <direct input="SLICEL0.D2" name="D2" output="COMMON_LUT_AND_F78MUX.D2"/>
          <direct input="SLICEL0.D3" name="D3" output="COMMON_LUT_AND_F78MUX.D3"/>
          <direct input="SLICEL0.D4" name="D4" output="COMMON_LUT_AND_F78MUX.D4"/>
          <direct input="SLICEL0.D5" name="D5" output="COMMON_LUT_AND_F78MUX.D5"/>
          <direct input="SLICEL0.D6" name="D6" output="COMMON_LUT_AND_F78MUX.D6"/>
          <direct input="COMMON_LUT_AND_F78MUX.AO5" name="AO5" output="COMMON_SLICE.AO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.AO6" name="AO6" output="COMMON_SLICE.AO6"/>
          <direct input="SLICEL0.AX" name="AX2" output="COMMON_SLICE.AX"/>
          <direct input="COMMON_LUT_AND_F78MUX.BO5" name="BO5" output="COMMON_SLICE.BO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.BO6" name="BO6" output="COMMON_SLICE.BO6"/>
          <direct input="SLICEL0.BX" name="BX2" output="COMMON_SLICE.BX"/>
          <direct input="SLICEL0.CE" name="CE" output="COMMON_SLICE.CE"/>
          <direct input="SLICEL0.CIN" name="CIN" output="COMMON_SLICE.CIN"/>
          <direct input="SLICEL0.CLK" name="CK" output="COMMON_SLICE.CLK"/>
          <direct input="COMMON_LUT_AND_F78MUX.CO5" name="CO5" output="COMMON_SLICE.CO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.CO6" name="CO6" output="COMMON_SLICE.CO6"/>
          <direct input="SLICEL0.CX" name="CX2" output="COMMON_SLICE.CX"/>
          <direct input="COMMON_LUT_AND_F78MUX.DO5" name="DO5" output="COMMON_SLICE.DO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.DO6" name="DO6" output="COMMON_SLICE.DO6"/>
          <direct input="SLICEL0.DX" name="DX2" output="COMMON_SLICE.DX"/>
          <direct input="COMMON_LUT_AND_F78MUX.F7AMUX_O" name="F7AMUX_O" output="COMMON_SLICE.F7AMUX_O"/>
          <direct input="COMMON_LUT_AND_F78MUX.F7BMUX_O" name="F7BMUX_O" output="COMMON_SLICE.F7BMUX_O"/>
          <direct input="COMMON_LUT_AND_F78MUX.F8MUX_O" name="F8MUX_O" output="COMMON_SLICE.F8MUX_O"/>
          <direct input="SLICEL0.SR" name="SR" output="COMMON_SLICE.SR"/>
          <direct input="COMMON_SLICE.AMUX" name="SLICEL_AMUX" output="SLICEL0.AMUX"/>
          <direct input="COMMON_SLICE.AQ" name="AQ" output="SLICEL0.AQ"/>
          <direct input="COMMON_SLICE.A" name="SLICEL_AOUT" output="SLICEL0.A"/>
          <direct input="COMMON_SLICE.BMUX" name="SLICEL_BMUX" output="SLICEL0.BMUX"/>
          <direct input="COMMON_SLICE.BQ" name="BQ" output="SLICEL0.BQ"/>
          <direct input="COMMON_SLICE.B" name="SLICEL_BOUT" output="SLICEL0.B"/>
          <direct input="COMMON_SLICE.CMUX" name="SLICEL_CMUX" output="SLICEL0.CMUX"/>
          <direct input="COMMON_SLICE.COUT" name="COUT" output="SLICEL0.COUT"/>
          <direct input="COMMON_SLICE.CQ" name="CQ" output="SLICEL0.CQ"/>
          <direct input="COMMON_SLICE.C" name="SLICEL_COUT" output="SLICEL0.C"/>
          <direct input="COMMON_SLICE.DMUX" name="SLICEL_DMUX" output="SLICEL0.DMUX"/>
          <direct input="COMMON_SLICE.DQ" name="DQ" output="SLICEL0.DQ"/>
          <direct input="COMMON_SLICE.D" name="SLICEL_DOUT" output="SLICEL0.D"/>
        </interconnect>
        <metadata>
          <meta name="type">block</meta>
          <meta name="subtype">ignore</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="SLICEL0.AMUX" name="SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX" output="BLK-TL-SLICEL.AMUX"/>
        <direct input="SLICEL0.AQ" name="SLICEL0.AQ_to_BLK-TL-SLICEL.AQ" output="BLK-TL-SLICEL.AQ"/>
        <direct input="SLICEL0.A" name="SLICEL0.A_to_BLK-TL-SLICEL.A" output="BLK-TL-SLICEL.A"/>
        <direct input="SLICEL0.BMUX" name="SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX" output="BLK-TL-SLICEL.BMUX"/>
        <direct input="SLICEL0.BQ" name="SLICEL0.BQ_to_BLK-TL-SLICEL.BQ" output="BLK-TL-SLICEL.BQ"/>
        <direct input="SLICEL0.B" name="SLICEL0.B_to_BLK-TL-SLICEL.B" output="BLK-TL-SLICEL.B"/>
        <direct input="SLICEL0.CMUX" name="SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX" output="BLK-TL-SLICEL.CMUX"/>
        <direct input="SLICEL0.COUT" name="SLICEL0.COUT_to_BLK-TL-SLICEL.COUT" output="BLK-TL-SLICEL.COUT"/>
        <direct input="SLICEL0.CQ" name="SLICEL0.CQ_to_BLK-TL-SLICEL.CQ" output="BLK-TL-SLICEL.CQ"/>
        <direct input="SLICEL0.C" name="SLICEL0.C_to_BLK-TL-SLICEL.C" output="BLK-TL-SLICEL.C"/>
        <direct input="SLICEL0.DMUX" name="SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX" output="BLK-TL-SLICEL.DMUX"/>
        <direct input="SLICEL0.DQ" name="SLICEL0.DQ_to_BLK-TL-SLICEL.DQ" output="BLK-TL-SLICEL.DQ"/>
        <direct input="SLICEL0.D" name="SLICEL0.D_to_BLK-TL-SLICEL.D" output="BLK-TL-SLICEL.D"/>
        <direct input="BLK-TL-SLICEL.A1" name="BLK-TL-SLICEL.A1_to_SLICEL0.A1" output="SLICEL0.A1"/>
        <direct input="BLK-TL-SLICEL.A2" name="BLK-TL-SLICEL.A2_to_SLICEL0.A2" output="SLICEL0.A2"/>
        <direct input="BLK-TL-SLICEL.A3" name="BLK-TL-SLICEL.A3_to_SLICEL0.A3" output="SLICEL0.A3"/>
        <direct input="BLK-TL-SLICEL.A4" name="BLK-TL-SLICEL.A4_to_SLICEL0.A4" output="SLICEL0.A4"/>
        <direct input="BLK-TL-SLICEL.A5" name="BLK-TL-SLICEL.A5_to_SLICEL0.A5" output="SLICEL0.A5"/>
        <direct input="BLK-TL-SLICEL.A6" name="BLK-TL-SLICEL.A6_to_SLICEL0.A6" output="SLICEL0.A6"/>
        <direct input="BLK-TL-SLICEL.AX" name="BLK-TL-SLICEL.AX_to_SLICEL0.AX" output="SLICEL0.AX"/>
        <direct input="BLK-TL-SLICEL.B1" name="BLK-TL-SLICEL.B1_to_SLICEL0.B1" output="SLICEL0.B1"/>
        <direct input="BLK-TL-SLICEL.B2" name="BLK-TL-SLICEL.B2_to_SLICEL0.B2" output="SLICEL0.B2"/>
        <direct input="BLK-TL-SLICEL.B3" name="BLK-TL-SLICEL.B3_to_SLICEL0.B3" output="SLICEL0.B3"/>
        <direct input="BLK-TL-SLICEL.B4" name="BLK-TL-SLICEL.B4_to_SLICEL0.B4" output="SLICEL0.B4"/>
        <direct input="BLK-TL-SLICEL.B5" name="BLK-TL-SLICEL.B5_to_SLICEL0.B5" output="SLICEL0.B5"/>
        <direct input="BLK-TL-SLICEL.B6" name="BLK-TL-SLICEL.B6_to_SLICEL0.B6" output="SLICEL0.B6"/>
        <direct input="BLK-TL-SLICEL.BX" name="BLK-TL-SLICEL.BX_to_SLICEL0.BX" output="SLICEL0.BX"/>
        <direct input="BLK-TL-SLICEL.C1" name="BLK-TL-SLICEL.C1_to_SLICEL0.C1" output="SLICEL0.C1"/>
        <direct input="BLK-TL-SLICEL.C2" name="BLK-TL-SLICEL.C2_to_SLICEL0.C2" output="SLICEL0.C2"/>
        <direct input="BLK-TL-SLICEL.C3" name="BLK-TL-SLICEL.C3_to_SLICEL0.C3" output="SLICEL0.C3"/>
        <direct input="BLK-TL-SLICEL.C4" name="BLK-TL-SLICEL.C4_to_SLICEL0.C4" output="SLICEL0.C4"/>
        <direct input="BLK-TL-SLICEL.C5" name="BLK-TL-SLICEL.C5_to_SLICEL0.C5" output="SLICEL0.C5"/>
        <direct input="BLK-TL-SLICEL.C6" name="BLK-TL-SLICEL.C6_to_SLICEL0.C6" output="SLICEL0.C6"/>
        <direct input="BLK-TL-SLICEL.CE" name="BLK-TL-SLICEL.CE_to_SLICEL0.CE" output="SLICEL0.CE"/>
        <direct input="BLK-TL-SLICEL.CIN" name="BLK-TL-SLICEL.CIN_to_SLICEL0.CIN" output="SLICEL0.CIN"/>
        <direct input="BLK-TL-SLICEL.CLK" name="BLK-TL-SLICEL.CLK_to_SLICEL0.CLK" output="SLICEL0.CLK"/>
        <direct input="BLK-TL-SLICEL.CX" name="BLK-TL-SLICEL.CX_to_SLICEL0.CX" output="SLICEL0.CX"/>
        <direct input="BLK-TL-SLICEL.D1" name="BLK-TL-SLICEL.D1_to_SLICEL0.D1" output="SLICEL0.D1"/>
        <direct input="BLK-TL-SLICEL.D2" name="BLK-TL-SLICEL.D2_to_SLICEL0.D2" output="SLICEL0.D2"/>
        <direct input="BLK-TL-SLICEL.D3" name="BLK-TL-SLICEL.D3_to_SLICEL0.D3" output="SLICEL0.D3"/>
        <direct input="BLK-TL-SLICEL.D4" name="BLK-TL-SLICEL.D4_to_SLICEL0.D4" output="SLICEL0.D4"/>
        <direct input="BLK-TL-SLICEL.D5" name="BLK-TL-SLICEL.D5_to_SLICEL0.D5" output="SLICEL0.D5"/>
        <direct input="BLK-TL-SLICEL.D6" name="BLK-TL-SLICEL.D6_to_SLICEL0.D6" output="SLICEL0.D6"/>
        <direct input="BLK-TL-SLICEL.DX" name="BLK-TL-SLICEL.DX_to_SLICEL0.DX" output="SLICEL0.DX"/>
        <direct input="BLK-TL-SLICEL.SR" name="BLK-TL-SLICEL.SR_to_SLICEL0.SR" output="SLICEL0.SR"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-SLICEM">
      <clock name="CLK" num_pins="1"/>
      <input name="A1" num_pins="1"/>
      <input name="A2" num_pins="1"/>
      <input name="A3" num_pins="1"/>
      <input name="A4" num_pins="1"/>
      <input name="A5" num_pins="1"/>
      <input name="A6" num_pins="1"/>
      <input name="AI" num_pins="1"/>
      <input name="AX" num_pins="1"/>
      <input name="B1" num_pins="1"/>
      <input name="B2" num_pins="1"/>
      <input name="B3" num_pins="1"/>
      <input name="B4" num_pins="1"/>
      <input name="B5" num_pins="1"/>
      <input name="B6" num_pins="1"/>
      <input name="BI" num_pins="1"/>
      <input name="BX" num_pins="1"/>
      <input name="C1" num_pins="1"/>
      <input name="C2" num_pins="1"/>
      <input name="C3" num_pins="1"/>
      <input name="C4" num_pins="1"/>
      <input name="C5" num_pins="1"/>
      <input name="C6" num_pins="1"/>
      <input name="CE" num_pins="1"/>
      <input name="CI" num_pins="1"/>
      <input name="CIN" num_pins="1"/>
      <input name="CX" num_pins="1"/>
      <input name="D1" num_pins="1"/>
      <input name="D2" num_pins="1"/>
      <input name="D3" num_pins="1"/>
      <input name="D4" num_pins="1"/>
      <input name="D5" num_pins="1"/>
      <input name="D6" num_pins="1"/>
      <input name="DI" num_pins="1"/>
      <input name="DX" num_pins="1"/>
      <input name="SR" num_pins="1"/>
      <input name="WE" num_pins="1"/>
      <output name="A" num_pins="1"/>
      <output name="AMUX" num_pins="1"/>
      <output name="AQ" num_pins="1"/>
      <output name="B" num_pins="1"/>
      <output name="BMUX" num_pins="1"/>
      <output name="BQ" num_pins="1"/>
      <output name="C" num_pins="1"/>
      <output name="CMUX" num_pins="1"/>
      <output name="COUT" num_pins="1"/>
      <output name="CQ" num_pins="1"/>
      <output name="D" num_pins="1"/>
      <output name="DMUX" num_pins="1"/>
      <output name="DQ" num_pins="1"/>
      <pb_type name="SLICEM" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <input name="A1" num_pins="1"/>
        <input name="A2" num_pins="1"/>
        <input name="A3" num_pins="1"/>
        <input name="A4" num_pins="1"/>
        <input name="A5" num_pins="1"/>
        <input name="A6" num_pins="1"/>
        <input name="AI" num_pins="1"/>
        <input name="AX" num_pins="1"/>
        <input name="B1" num_pins="1"/>
        <input name="B2" num_pins="1"/>
        <input name="B3" num_pins="1"/>
        <input name="B4" num_pins="1"/>
        <input name="B5" num_pins="1"/>
        <input name="B6" num_pins="1"/>
        <input name="BI" num_pins="1"/>
        <input name="BX" num_pins="1"/>
        <input name="C1" num_pins="1"/>
        <input name="C2" num_pins="1"/>
        <input name="C3" num_pins="1"/>
        <input name="C4" num_pins="1"/>
        <input name="C5" num_pins="1"/>
        <input name="C6" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CI" num_pins="1"/>
        <input name="CIN" num_pins="1"/>
        <input name="CX" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="DI" num_pins="1"/>
        <input name="DX" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="WE" num_pins="1"/>
        <output name="A" num_pins="1"/>
        <output name="AMUX" num_pins="1"/>
        <output name="AQ" num_pins="1"/>
        <output name="B" num_pins="1"/>
        <output name="BMUX" num_pins="1"/>
        <output name="BQ" num_pins="1"/>
        <output name="C" num_pins="1"/>
        <output name="CMUX" num_pins="1"/>
        <output name="COUT" num_pins="1"/>
        <output name="CQ" num_pins="1"/>
        <output name="D" num_pins="1"/>
        <output name="DMUX" num_pins="1"/>
        <output name="DQ" num_pins="1"/>
        <pb_type name="COMMON_SLICE" num_pb="1">
          <clock name="CLK" num_pins="1"/>
          <input name="AMC31" num_pins="1"/>
          <input name="AO5" num_pins="1"/>
          <input name="AO6" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="BO5" num_pins="1"/>
          <input name="BO6" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="CE" num_pins="1"/>
          <input name="CIN" num_pins="1"/>
          <input name="CO5" num_pins="1"/>
          <input name="CO6" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="DO5" num_pins="1"/>
          <input name="DO6" num_pins="1"/>
          <input name="DX" num_pins="1"/>
          <input name="F7AMUX_O" num_pins="1"/>
          <input name="F7BMUX_O" num_pins="1"/>
          <input name="F8MUX_O" num_pins="1"/>
          <input name="SR" num_pins="1"/>
          <output name="A" num_pins="1"/>
          <output name="AMUX" num_pins="1"/>
          <output name="AQ" num_pins="1"/>
          <output name="B" num_pins="1"/>
          <output name="BMUX" num_pins="1"/>
          <output name="BQ" num_pins="1"/>
          <output name="C" num_pins="1"/>
          <output name="CMUX" num_pins="1"/>
          <output name="COUT" num_pins="1"/>
          <output name="CQ" num_pins="1"/>
          <output name="D" num_pins="1"/>
          <output name="DMUX" num_pins="1"/>
          <output name="DQ" num_pins="1"/>
          <pb_type blif_model=".subckt CARRY4_VPR" name="CARRY4_VPR" num_pb="1">
            <input name="CIN" num_pins="1"/>
            <input name="CYINIT" num_pins="1"/>
            <input name="DI0" num_pins="1"/>
            <input name="DI1" num_pins="1"/>
            <input name="DI2" num_pins="1"/>
            <input name="DI3" num_pins="1"/>
            <input name="S0" num_pins="1"/>
            <input name="S1" num_pins="1"/>
            <input name="S2" num_pins="1"/>
            <input name="S3" num_pins="1"/>
            <output name="CO0" num_pins="1"/>
            <output name="CO1" num_pins="1"/>
            <output name="CO2" num_pins="1"/>
            <output name="CO3" num_pins="1"/>
            <output name="O0" num_pins="1"/>
            <output name="O1" num_pins="1"/>
            <output name="O2" num_pins="1"/>
            <output name="O3" num_pins="1"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.54e-10" out_port="CARRY4_VPR.CO0" min="7.3e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.610000000000001e-10" out_port="CARRY4_VPR.CO0" min="1.72e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="3.27e-10" out_port="CARRY4_VPR.CO0" min="8.400000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="3.4000000000000007e-10" out_port="CARRY4_VPR.CO0" min="8.7e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="1.57e-10" out_port="CARRY4_VPR.CO1" min="4.5e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.11e-10" out_port="CARRY4_VPR.CO1" min="1.5e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.0300000000000006e-10" out_port="CARRY4_VPR.CO1" min="1.05e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="3.82e-10" out_port="CARRY4_VPR.CO1" min="9.100000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="4.34e-10" out_port="CARRY4_VPR.CO1" min="1.18e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="4.72e-10" out_port="CARRY4_VPR.CO1" min="1.26e-10"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.29e-10" out_port="CARRY4_VPR.CO2" min="6.6e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="6.080000000000001e-10" out_port="CARRY4_VPR.CO2" min="1.75e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.82e-10" out_port="CARRY4_VPR.CO2" min="1.31e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.6300000000000006e-10" out_port="CARRY4_VPR.CO2" min="1.18e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="2.92e-10" out_port="CARRY4_VPR.CO2" min="6.900000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.140000000000001e-10" out_port="CARRY4_VPR.CO2" min="1.44e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.54e-10" out_port="CARRY4_VPR.CO2" min="1.5300000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="2.96e-10" out_port="CARRY4_VPR.CO2" min="7.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="1.17e-10" out_port="CARRY4_VPR.CO3" min="4.0000000000000004e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.95e-10" out_port="CARRY4_VPR.CO3" min="1.79e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.45e-10" out_port="CARRY4_VPR.CO3" min="1.24e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.45e-10" out_port="CARRY4_VPR.CO3" min="1.24e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="4.45e-10" out_port="CARRY4_VPR.CO3" min="1.24e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI3" max="4.45e-10" out_port="CARRY4_VPR.CO3" min="1.24e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="4.890000000000001e-10" out_port="CARRY4_VPR.CO3" min="1.3500000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.130000000000001e-10" out_port="CARRY4_VPR.CO3" min="1.43e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="3.58e-10" out_port="CARRY4_VPR.CO3" min="1.02e-10"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="3.54e-10" out_port="CARRY4_VPR.CO3" min="1.0000000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.1900000000000002e-10" out_port="CARRY4_VPR.O0" min="5.3000000000000004e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.1e-10" out_port="CARRY4_VPR.O0" min="1.5800000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="2.2800000000000001e-10" out_port="CARRY4_VPR.O0" min="6e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="3.23e-10" out_port="CARRY4_VPR.O1" min="9e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="6.3e-10" out_port="CARRY4_VPR.O1" min="1.85e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="3.25e-10" out_port="CARRY4_VPR.O1" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="4.0300000000000006e-10" out_port="CARRY4_VPR.O1" min="9.500000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="2.1e-10" out_port="CARRY4_VPR.O1" min="5.7000000000000003e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.39e-10" out_port="CARRY4_VPR.O2" min="6.6e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="6.02e-10" out_port="CARRY4_VPR.O2" min="1.73e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.88e-10" out_port="CARRY4_VPR.O2" min="1.2300000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.7e-10" out_port="CARRY4_VPR.O2" min="1.08e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.200000000000001e-10" out_port="CARRY4_VPR.O2" min="1.3500000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.58e-10" out_port="CARRY4_VPR.O2" min="1.42e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="2.2800000000000001e-10" out_port="CARRY4_VPR.O2" min="5.600000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="3.15e-10" out_port="CARRY4_VPR.O3" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="3.15e-10" out_port="CARRY4_VPR.O3" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="5.500000000000001e-10" out_port="CARRY4_VPR.O3" min="1.45e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="5.32e-10" out_port="CARRY4_VPR.O3" min="1.3000000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="3.67e-10" out_port="CARRY4_VPR.O3" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.84e-10" out_port="CARRY4_VPR.O3" min="1.55e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="6.23e-10" out_port="CARRY4_VPR.O3" min="1.63e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="3.3000000000000005e-10" out_port="CARRY4_VPR.O3" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="2.33e-10" out_port="CARRY4_VPR.O3" min="5.5000000000000004e-11"/>
            <metadata>
              <meta name="fasm_params">
      PRECYINIT.C0 = CYINIT_C0
      PRECYINIT.C1 = CYINIT_C1
    </meta>
              <meta name="type">bel</meta>
              <meta name="subtype">blackbox</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt CARRY_COUT_PLUG" name="CARRY_COUT_PLUG" num_pb="1">
            <input name="CIN" num_pins="1"/>
            <output name="COUT" num_pins="1"/>
            <delay_constant in_port="CARRY_COUT_PLUG.CIN" max="0" out_port="CARRY_COUT_PLUG.COUT"/>
          </pb_type>
          <pb_type name="CEUSEDMUX" num_pb="1">
            <input name="CE" num_pins="1"/>
            <output name="CE_OUT" num_pins="8"/>
            <mode name="CE_VCC">
              <pb_type blif_model=".subckt CE_VCC" name="CE_VCC" num_pb="8">
                <output name="VCC" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="CE_VCC[0].VCC" name="CE0" output="CEUSEDMUX.CE_OUT[0]">
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                </direct>
                <direct input="CE_VCC[1].VCC" name="CE1" output="CEUSEDMUX.CE_OUT[1]">
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                </direct>
                <direct input="CE_VCC[2].VCC" name="CE2" output="CEUSEDMUX.CE_OUT[2]">
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                </direct>
                <direct input="CE_VCC[3].VCC" name="CE3" output="CEUSEDMUX.CE_OUT[3]">
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                </direct>
                <direct input="CE_VCC[4].VCC" name="CE4" output="CEUSEDMUX.CE_OUT[4]">
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                </direct>
                <direct input="CE_VCC[5].VCC" name="CE5" output="CEUSEDMUX.CE_OUT[5]">
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                </direct>
                <direct input="CE_VCC[6].VCC" name="CE6" output="CEUSEDMUX.CE_OUT[6]">
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                </direct>
                <direct input="CE_VCC[7].VCC" name="CE7" output="CEUSEDMUX.CE_OUT[7]">
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="CEUSEDMUX">
              <interconnect>
                <complete input="CEUSEDMUX.CE" name="CE" output="CEUSEDMUX.CE_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <pb_type name="SLICE_FF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <input name="CE" num_pins="8"/>
            <input name="D" num_pins="4"/>
            <input name="D5" num_pins="4"/>
            <input name="SR" num_pins="8"/>
            <output name="Q" num_pins="4"/>
            <output name="Q5" num_pins="4"/>
            <mode name="NO_FF">
              <pb_type blif_model=".subckt NO_FF" name="NO_FF" num_pb="4">
                <input name="D" num_pins="1"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">flipflop</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.D" name="D" output="NO_FF.D"/>
              </interconnect>
            </mode>
            <mode name="FDSE_or_FDRE">
              <pb_type name="FF_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDSE.S" value="3.47e-10"/>
                    <T_hold clock="C" port="FDSE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDSE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDSE.S" value="-2.92e-10"/>
                    <T_clock_to_Q clock="C" max="3.22e-10" port="FDSE.Q" min="1.02e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDSE.D">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.D" name="LUT_to_FF_FDSE" out_port="FDSE.D"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDRE.R" value="3.8900000000000005e-10"/>
                    <T_hold clock="C" port="FDRE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDRE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDRE.R" value="-2.85e-10"/>
                    <T_clock_to_Q clock="C" max="3.22e-10" port="FDRE.Q" min="1.02e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDRE.D">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.D" name="LUT_to_FF_FDRE" out_port="FDRE.D"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDSE.S" value="3.8900000000000005e-10"/>
                    <T_hold clock="C" port="FDSE.D" value="2.11e-10"/>
                    <T_hold clock="C" port="FDSE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDSE.S" value="-2.92e-10"/>
                    <T_clock_to_Q clock="C" max="3.62e-10" port="FDSE.Q" min="1.18e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDSE.D">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="LUT_to_FF_FDSE" out_port="FDSE.D"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="F6MUX_to_FF_FDSE" out_port="FDSE.D"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDRE.R" value="3.47e-10"/>
                    <T_hold clock="C" port="FDRE.D" value="2.11e-10"/>
                    <T_hold clock="C" port="FDRE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDRE.R" value="-2.85e-10"/>
                    <T_clock_to_Q clock="C" max="3.62e-10" port="FDRE.Q" min="1.18e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDRE.D">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="LUT_to_FF_FDRE" out_port="FDRE.D"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="F6MUX_to_FF_FDRE" out_port="FDRE.D"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D5" name="D5" output="FF_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDSE_or_FDRE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D" name="D" output="REG_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDSE_or_FDRE.SR"/>
                <direct input="FF_FDSE_or_FDRE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDSE_or_FDRE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">FFSYNC</meta>
              </metadata>
            </mode>
            <mode name="FDPE_or_FDCE">
              <pb_type name="FF_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDPE.PRE" value="3.47e-10"/>
                    <T_hold clock="C" port="FDPE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDPE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDPE.PRE" value="-2.92e-10"/>
                    <T_clock_to_Q clock="C" max="3.22e-10" port="FDPE.Q" min="1.02e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDPE.D">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.D" name="LUT_to_FF_FDPE" out_port="FDPE.D"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDCE.CLR" value="3.8900000000000005e-10"/>
                    <T_hold clock="C" port="FDCE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDCE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDCE.CLR" value="-2.85e-10"/>
                    <T_clock_to_Q clock="C" max="3.22e-10" port="FDCE.Q" min="1.02e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDCE.D">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.D" name="LUT_to_FF_FDCE" out_port="FDCE.D"/>
                    </direct>
                    <direct input="FDCE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDPE.PRE" value="3.8900000000000005e-10"/>
                    <T_hold clock="C" port="FDPE.D" value="2.11e-10"/>
                    <T_hold clock="C" port="FDPE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDPE.PRE" value="-2.92e-10"/>
                    <T_clock_to_Q clock="C" max="3.62e-10" port="FDPE.Q" min="1.18e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDPE.D">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="LUT_to_FF_FDPE" out_port="FDPE.D"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="F6MUX_to_FF_FDPE" out_port="FDPE.D"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDCE.CLR" value="3.47e-10"/>
                    <T_hold clock="C" port="FDCE.D" value="2.11e-10"/>
                    <T_hold clock="C" port="FDCE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDCE.CLR" value="-2.85e-10"/>
                    <T_clock_to_Q clock="C" max="3.62e-10" port="FDCE.Q" min="1.18e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDCE.D">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="LUT_to_FF_FDCE" out_port="FDCE.D"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="F6MUX_to_FF_FDCE" out_port="FDCE.D"/>
                    </direct>
                    <direct input="FDCE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D5[3:0]" name="D5" output="FF_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDPE_or_FDCE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D[3:0]" name="D" output="REG_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDPE_or_FDCE.SR"/>
                <direct input="FF_FDPE_or_FDCE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDPE_or_FDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
            </mode>
            <mode name="LDPE_or_LDCE">
              <pb_type name="LDPE_or_LDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="LDPE">
                  <pb_type blif_model=".subckt LDPE_ZINI" name="LDPE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDPE.G" max="4.69e-10" out_port="LDPE.Q" min="1.32e-10"/>
                    <delay_constant in_port="LDPE.GE" max="5.140000000000001e-10" out_port="LDPE.Q" min="1.2900000000000002e-10"/>
                    <delay_constant in_port="LDPE.PRE" max="8.000000000000001e-10" out_port="LDPE.Q" min="1.61e-10"/>
                    <T_setup clock="G" port="LDPE.D" value="-6.400000000000001e-11"/>
                    <T_clock_to_Q clock="G" max="3.5e-10" port="LDPE.D" min="1.04e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDPE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDPE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDPE.G"/>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDPE.PRE"/>
                    <direct input="LDPE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="LDCE">
                  <pb_type blif_model=".subckt LDCE_ZINI" name="LDCE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDCE.CLR" max="8.000000000000001e-10" out_port="LDCE.Q" min="1.61e-10"/>
                    <delay_constant in_port="LDCE.G" max="4.69e-10" out_port="LDCE.Q" min="1.32e-10"/>
                    <delay_constant in_port="LDCE.GE" max="5.140000000000001e-10" out_port="LDCE.Q" min="1.2900000000000002e-10"/>
                    <T_setup clock="G" port="LDCE.D" value="-6.400000000000001e-11"/>
                    <T_clock_to_Q clock="G" max="3.5e-10" port="LDCE.D" min="1.04e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDCE.CLR"/>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDCE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDCE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDCE.G"/>
                    <direct input="LDCE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[0:3]" name="CE_TO_LD" output="LDPE_or_LDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_TO_LD" output="LDPE_or_LDCE.C"/>
                <direct input="SLICE_FF.D" name="D" output="LDPE_or_LDCE.D"/>
                <direct input="SLICE_FF.SR[0:3]" name="SR_TO_LD" output="LDPE_or_LDCE.SR"/>
                <direct input="LDPE_or_LDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">LATCH</meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="SRUSEDMUX" num_pb="1">
            <input name="SR" num_pins="1"/>
            <output name="SR_OUT" num_pins="8"/>
            <mode name="SR_GND">
              <pb_type blif_model=".subckt SR_GND" name="SR_GND" num_pb="8">
                <output name="GND" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="SR_GND[0].GND" name="SR0" output="SRUSEDMUX.SR_OUT[0]">
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                </direct>
                <direct input="SR_GND[1].GND" name="SR1" output="SRUSEDMUX.SR_OUT[1]">
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                </direct>
                <direct input="SR_GND[2].GND" name="SR2" output="SRUSEDMUX.SR_OUT[2]">
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                </direct>
                <direct input="SR_GND[3].GND" name="SR3" output="SRUSEDMUX.SR_OUT[3]">
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                </direct>
                <direct input="SR_GND[4].GND" name="SR4" output="SRUSEDMUX.SR_OUT[4]">
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                </direct>
                <direct input="SR_GND[5].GND" name="SR5" output="SRUSEDMUX.SR_OUT[5]">
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                </direct>
                <direct input="SR_GND[6].GND" name="SR6" output="SRUSEDMUX.SR_OUT[6]">
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                </direct>
                <direct input="SR_GND[7].GND" name="SR7" output="SRUSEDMUX.SR_OUT[7]">
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="SRUSEDMUX">
              <interconnect>
                <complete input="SRUSEDMUX.SR" name="SR" output="SRUSEDMUX.SR_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <!-- 5FF MUXs -->
            <!-- [A-D]MUX -->
            <!-- [A-D]FFMUX -->
            <!-- [A-F]Q outputs -->
            <!-- LUT O6 output -->
            <!-- Carry -->
            <!-- Carry initialization -->
            <!-- Carry selects -->
            <!-- Carry MUXCY.DI -->
            <!-- Clock, Clock Enable and Reset -->
            <direct input="COMMON_SLICE.CIN" name="CIN_TO_CARRY0" output="CARRY4_VPR.CIN">
              <pack_pattern in_port="COMMON_SLICE.CIN" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="CARRY4_VPR.CIN"/>
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CIN = PRECYINIT.CIN
        </meta>
              </metadata>
            </direct>
            <direct input="COMMON_SLICE.AX" name="PRECYINIT_MUX" output="CARRY4_VPR.CYINIT">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = PRECYINIT.AX
        </meta>
              </metadata>
            </direct>
            <mux input="COMMON_SLICE.AO5 COMMON_SLICE.AX" name="CARRY_DI0" output="CARRY4_VPR.DI0">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = CARRY4.ACY0
          COMMON_SLICE.AX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.AX" max=".105e-9" out_port="CARRY4_VPR.DI0"/>
            </mux>
            <mux input="COMMON_SLICE.BO5 COMMON_SLICE.BX" name="CARRY_DI1" output="CARRY4_VPR.DI1">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = CARRY4.BCY0
          COMMON_SLICE.BX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.BX" max=".085e-9" out_port="CARRY4_VPR.DI1"/>
            </mux>
            <mux input="COMMON_SLICE.CO5 COMMON_SLICE.CX" name="CARRY_DI2" output="CARRY4_VPR.DI2">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = CARRY4.CCY0
          COMMON_SLICE.CX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.CX" max=".094e-9" out_port="CARRY4_VPR.DI2"/>
            </mux>
            <mux input="COMMON_SLICE.DO5 COMMON_SLICE.DX" name="CARRY_DI3" output="CARRY4_VPR.DI3">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = CARRY4.DCY0
          COMMON_SLICE.DX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.DX" max=".058e-9" out_port="CARRY4_VPR.DI3"/>
            </mux>
            <direct input="COMMON_SLICE.AO6" name="CARRY_S0" output="CARRY4_VPR.S0"/>
            <direct input="COMMON_SLICE.BO6" name="CARRY_S1" output="CARRY4_VPR.S1"/>
            <direct input="COMMON_SLICE.CO6" name="CARRY_S2" output="CARRY4_VPR.S2"/>
            <direct input="COMMON_SLICE.DO6" name="CARRY_S3" output="CARRY4_VPR.S3"/>
            <direct input="CARRY4_VPR.CO3" name="COUT_TO_PLUG" output="CARRY_COUT_PLUG.CIN">
              <pack_pattern in_port="CARRY4_VPR.CO3" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="CARRY_COUT_PLUG.CIN"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="0.0" out_port="CARRY_COUT_PLUG.CIN"/>
            </direct>
            <direct input="COMMON_SLICE.CE" name="CE" output="CEUSEDMUX.CE">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CE = CEUSEDMUX
        </meta>
              </metadata>
            </direct>
            <mux input="SLICE_FF.Q5[0] CARRY4_VPR.O0 CARRY4_VPR.CO0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.F7AMUX_O" name="AOUTMUX" output="COMMON_SLICE.AMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[0] = AOUTMUX.A5Q
          COMMON_SLICE.F7AMUX_O = AOUTMUX.F7
          COMMON_SLICE.AO5 = AOUTMUX.O5
          COMMON_SLICE.AO6 = AOUTMUX.O6
          CARRY4_VPR.CO0 = AOUTMUX.CY
          CARRY4_VPR.O0 = AOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[0]" max="1.7100000000000003e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="2.43e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO0" max="1.7100000000000003e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="2.06e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="2.04e-10" out_port="COMMON_SLICE.AMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[0]" name="AFF" output="COMMON_SLICE.AQ"/>
            <direct input="COMMON_SLICE.AO6" name="COMMON_SLICE_AOUT" output="COMMON_SLICE.A">
              <delay_constant in_port="COMMON_SLICE.AO6" max="0.0" out_port="COMMON_SLICE.A"/>
            </direct>
            <mux input="SLICE_FF.Q5[1] CARRY4_VPR.O1 CARRY4_VPR.CO1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.F8MUX_O" name="BOUTMUX" output="COMMON_SLICE.BMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[1] = BOUTMUX.B5Q
          COMMON_SLICE.F8MUX_O = BOUTMUX.F8
          COMMON_SLICE.BO5 = BOUTMUX.O5
          COMMON_SLICE.BO6 = BOUTMUX.O6
          CARRY4_VPR.CO1 = BOUTMUX.CY
          CARRY4_VPR.O1 = BOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[1]" max="1.77e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO1" max="1.8200000000000002e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="2.1300000000000001e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="2.2400000000000003e-10" out_port="COMMON_SLICE.BMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[1]" name="BFF" output="COMMON_SLICE.BQ"/>
            <direct input="COMMON_SLICE.BO6" name="COMMON_SLICE_BOUT" output="COMMON_SLICE.B">
              <delay_constant in_port="COMMON_SLICE.BO6" max="0.0" out_port="COMMON_SLICE.B"/>
            </direct>
            <mux input="SLICE_FF.Q5[2] CARRY4_VPR.O2 CARRY4_VPR.CO2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.F7BMUX_O" name="COUTMUX" output="COMMON_SLICE.CMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[2] = COUTMUX.C5Q
          COMMON_SLICE.F7BMUX_O = COUTMUX.F7
          COMMON_SLICE.CO5 = COUTMUX.O5
          COMMON_SLICE.CO6 = COUTMUX.O6
          CARRY4_VPR.CO2 = COUTMUX.CY
          CARRY4_VPR.O2 = COUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[2]" max="1.72e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="1.86e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO2" max="1.77e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="2.05e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="2.07e-10" out_port="COMMON_SLICE.CMUX"/>
            </mux>
            <direct input="CARRY_COUT_PLUG.COUT" name="COUT" output="COMMON_SLICE.COUT">
              <pack_pattern in_port="CARRY_COUT_PLUG.COUT" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="COMMON_SLICE.COUT"/>
            </direct>
            <direct input="SLICE_FF.Q[2]" name="CFF" output="COMMON_SLICE.CQ"/>
            <direct input="COMMON_SLICE.CO6" name="COMMON_SLICE_COUT" output="COMMON_SLICE.C">
              <delay_constant in_port="COMMON_SLICE.CO6" max="0.0" out_port="COMMON_SLICE.C"/>
            </direct>
            <mux input="COMMON_SLICE.AMC31 SLICE_FF.Q5[3] CARRY4_VPR.O3 CARRY4_VPR.CO3 COMMON_SLICE.DO6 COMMON_SLICE.DO5" name="DOUTMUX" output="COMMON_SLICE.DMUX">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DOUTMUX.MC31
          SLICE_FF.Q5[3] = DOUTMUX.D5Q
          COMMON_SLICE.DO5 = DOUTMUX.O5
          COMMON_SLICE.DO6 = DOUTMUX.O6
          CARRY4_VPR.CO3 = DOUTMUX.CY
          CARRY4_VPR.O3 = DOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[3]" max="1.74e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="3e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="1.8300000000000001e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="2.14e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="2.3100000000000003e-10" out_port="COMMON_SLICE.DMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[3]" name="DFF" output="COMMON_SLICE.DQ"/>
            <direct input="COMMON_SLICE.DO6" name="COMMON_SLICE_DOUT" output="COMMON_SLICE.D">
              <delay_constant in_port="COMMON_SLICE.DO6" max="0.0" out_port="COMMON_SLICE.D"/>
            </direct>
            <direct input="CEUSEDMUX.CE_OUT" name="CE_OUT" output="SLICE_FF.CE"/>
            <direct input="COMMON_SLICE.CLK" name="CK" output="SLICE_FF.CK"/>
            <mux input="COMMON_SLICE.AX COMMON_SLICE.AO5" name="A5FFMUX" output="SLICE_FF.D5[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = A5FFMUX.IN_A
          COMMON_SLICE.AX = A5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[0]"/>
              <delay_constant in_port="COMMON_SLICE.AX" max="2.0200000000000003e-10" out_port="SLICE_FF.D5[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="1.07e-10" out_port="SLICE_FF.D5[0]"/>
            </mux>
            <mux input="COMMON_SLICE.BX COMMON_SLICE.BO5" name="B5FFMUX" output="SLICE_FF.D5[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = B5FFMUX.IN_A
          COMMON_SLICE.BX = B5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[1]"/>
              <delay_constant in_port="COMMON_SLICE.BX" max="2.16e-10" out_port="SLICE_FF.D5[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="1.08e-10" out_port="SLICE_FF.D5[1]"/>
            </mux>
            <mux input="COMMON_SLICE.CX COMMON_SLICE.CO5" name="C5FFMUX" output="SLICE_FF.D5[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = C5FFMUX.IN_A
          COMMON_SLICE.CX = C5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[2]"/>
              <delay_constant in_port="COMMON_SLICE.CX" max="1.99e-10" out_port="SLICE_FF.D5[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="1.0900000000000001e-10" out_port="SLICE_FF.D5[2]"/>
            </mux>
            <mux input="COMMON_SLICE.DX COMMON_SLICE.DO5" name="D5FFMUX" output="SLICE_FF.D5[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = D5FFMUX.IN_A
          COMMON_SLICE.DX = D5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[3]"/>
              <delay_constant in_port="COMMON_SLICE.DX" max="1.99e-10" out_port="SLICE_FF.D5[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="1.1300000000000001e-10" out_port="SLICE_FF.D5[3]"/>
            </mux>
            <mux input="CARRY4_VPR.O0 CARRY4_VPR.CO0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.AX COMMON_SLICE.F7AMUX_O" name="AFFMUX" output="SLICE_FF.D[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = AFFMUX.AX
          COMMON_SLICE.F7AMUX_O = AFFMUX.F7
          COMMON_SLICE.AO5 = AFFMUX.O5
          COMMON_SLICE.AO6 = AFFMUX.O6
          CARRY4_VPR.CO0 = AFFMUX.CY
          CARRY4_VPR.O0 = AFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AX" max="2.17e-10" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.F7AMUX_O" max="7.3e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="9.400000000000001e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="1.0900000000000001e-10" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.CO0" max="9.2e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="7.7e-11" out_port="SLICE_FF.D[0]"/>
            </mux>
            <mux input="CARRY4_VPR.O1 CARRY4_VPR.CO1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.BX COMMON_SLICE.F8MUX_O" name="BFFMUX" output="SLICE_FF.D[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BX = BFFMUX.BX
          COMMON_SLICE.F8MUX_O = BFFMUX.F8
          COMMON_SLICE.BO5 = BFFMUX.O5
          COMMON_SLICE.BO6 = BFFMUX.O6
          CARRY4_VPR.CO1 = BFFMUX.CY
          CARRY4_VPR.O1 = BFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BX" max="2.3100000000000003e-10" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.F8MUX_O" max="7.3e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="9.500000000000001e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="1.05e-10" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.CO1" max="9.2e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="7.7e-11" out_port="SLICE_FF.D[1]"/>
            </mux>
            <mux input="CARRY4_VPR.O2 CARRY4_VPR.CO2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.CX COMMON_SLICE.F7BMUX_O" name="CFFMUX" output="SLICE_FF.D[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CX = CFFMUX.CX
          COMMON_SLICE.F7BMUX_O = CFFMUX.F7
          COMMON_SLICE.CO5 = CFFMUX.O5
          COMMON_SLICE.CO6 = CFFMUX.O6
          CARRY4_VPR.CO2 = CFFMUX.CY
          CARRY4_VPR.O2 = CFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CX" max="2.14e-10" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.F7BMUX_O" max="7.3e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="9.6e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="1.07e-10" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.CO2" max="9.2e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="7.7e-11" out_port="SLICE_FF.D[2]"/>
            </mux>
            <mux input="COMMON_SLICE.AMC31 CARRY4_VPR.O3 CARRY4_VPR.CO3 COMMON_SLICE.DO6 COMMON_SLICE.DO5 COMMON_SLICE.DX" name="DFFMUX" output="SLICE_FF.D[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DFFMUX.MC31
          COMMON_SLICE.DX = DFFMUX.DX
          COMMON_SLICE.DO5 = DFFMUX.O5
          COMMON_SLICE.DO6 = DFFMUX.O6
          CARRY4_VPR.CO3 = DFFMUX.CY
          CARRY4_VPR.O3 = DFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DX" max="2.14e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="1.0100000000000001e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="1.07e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="3.3600000000000003e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="7.7e-11" out_port="SLICE_FF.D[3]"/>
            </mux>
            <direct input="SRUSEDMUX.SR_OUT" name="SR_OUT" output="SLICE_FF.SR"/>
            <direct input="COMMON_SLICE.SR" name="SR" output="SRUSEDMUX.SR">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.SR = SRUSEDMUX
        </meta>
              </metadata>
            </direct>
          </interconnect>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <pb_type name="SLICEM_MODES" num_pb="1">
          <clock name="CLK" num_pins="1"/>
          <input name="A1" num_pins="1"/>
          <input name="A2" num_pins="1"/>
          <input name="A3" num_pins="1"/>
          <input name="A4" num_pins="1"/>
          <input name="A5" num_pins="1"/>
          <input name="A6" num_pins="1"/>
          <input name="AI" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="B1" num_pins="1"/>
          <input name="B2" num_pins="1"/>
          <input name="B3" num_pins="1"/>
          <input name="B4" num_pins="1"/>
          <input name="B5" num_pins="1"/>
          <input name="B6" num_pins="1"/>
          <input name="BI" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="C1" num_pins="1"/>
          <input name="C2" num_pins="1"/>
          <input name="C3" num_pins="1"/>
          <input name="C4" num_pins="1"/>
          <input name="C5" num_pins="1"/>
          <input name="C6" num_pins="1"/>
          <input name="CE" num_pins="1"/>
          <input name="CI" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="D1" num_pins="1"/>
          <input name="D2" num_pins="1"/>
          <input name="D3" num_pins="1"/>
          <input name="D4" num_pins="1"/>
          <input name="D5" num_pins="1"/>
          <input name="D6" num_pins="1"/>
          <input name="DI" num_pins="1"/>
          <input name="DX" num_pins="1"/>
          <input name="WA7" num_pins="1"/>
          <input name="WA8" num_pins="1"/>
          <input name="WE" num_pins="1"/>
          <output name="AMC31" num_pins="1"/>
          <output name="AO5" num_pins="1"/>
          <output name="AO6" num_pins="1"/>
          <output name="BO5" num_pins="1"/>
          <output name="BO6" num_pins="1"/>
          <output name="CO5" num_pins="1"/>
          <output name="CO6" num_pins="1"/>
          <output name="DO5" num_pins="1"/>
          <output name="DO6" num_pins="1"/>
          <output name="F7AMUX_O" num_pins="1"/>
          <output name="F7BMUX_O" num_pins="1"/>
          <output name="F8MUX_O" num_pins="1"/>
          <mode name="LUTs">
            <pb_type name="COMMON_LUT_AND_F78MUX" num_pb="1">
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="AX" num_pins="1"/>
              <input name="B1" num_pins="1"/>
              <input name="B2" num_pins="1"/>
              <input name="B3" num_pins="1"/>
              <input name="B4" num_pins="1"/>
              <input name="B5" num_pins="1"/>
              <input name="B6" num_pins="1"/>
              <input name="BX" num_pins="1"/>
              <input name="C1" num_pins="1"/>
              <input name="C2" num_pins="1"/>
              <input name="C3" num_pins="1"/>
              <input name="C4" num_pins="1"/>
              <input name="C5" num_pins="1"/>
              <input name="C6" num_pins="1"/>
              <input name="CX" num_pins="1"/>
              <input name="D1" num_pins="1"/>
              <input name="D2" num_pins="1"/>
              <input name="D3" num_pins="1"/>
              <input name="D4" num_pins="1"/>
              <input name="D5" num_pins="1"/>
              <input name="D6" num_pins="1"/>
              <output name="AO5" num_pins="1"/>
              <output name="AO6" num_pins="1"/>
              <output name="BO5" num_pins="1"/>
              <output name="BO6" num_pins="1"/>
              <output name="CO5" num_pins="1"/>
              <output name="CO6" num_pins="1"/>
              <output name="DO5" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="F7AMUX_O" num_pins="1"/>
              <output name="F7BMUX_O" num_pins="1"/>
              <output name="F8MUX_O" num_pins="1"/>
              <pb_type name="ALUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="ALUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="A5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="max">
      1.5e-10
      1.46e-10
      1.48e-10
      1.5e-10
      1.1600000000000001e-10
     </delay_matrix>
                    <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="min">
      4.4e-11
      4.4e-11
      4.3e-11
      4.6e-11
      4.8e-11
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="ALUT.A1" name="ALUT_A1_0" output="A5LUT[0].in[0]"/>
                    <direct input="ALUT.A2" name="ALUT_A2_0" output="A5LUT[0].in[1]"/>
                    <direct input="ALUT.A3" name="ALUT_A3_0" output="A5LUT[0].in[2]"/>
                    <direct input="ALUT.A4" name="ALUT_A4_0" output="A5LUT[0].in[3]"/>
                    <direct input="ALUT.A5" name="ALUT_A5_0" output="A5LUT[0].in[4]"/>
                    <direct input="ALUT.A1" name="ALUT_A1_1" output="A5LUT[1].in[0]"/>
                    <direct input="ALUT.A2" name="ALUT_A2_1" output="A5LUT[1].in[1]"/>
                    <direct input="ALUT.A3" name="ALUT_A3_1" output="A5LUT[1].in[2]"/>
                    <direct input="ALUT.A4" name="ALUT_A4_1" output="A5LUT[1].in[3]"/>
                    <direct input="ALUT.A5" name="ALUT_A5_1" output="A5LUT[1].in[4]"/>
                    <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                      <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDSE" out_port="ALUT.O5"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDRE" out_port="ALUT.O5"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDCE" out_port="ALUT.O5"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDPE" out_port="ALUT.O5"/>
                    </direct>
                    <mux input="A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                      <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDSE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDRE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDPE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDCE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                    </mux>
                    <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="ALUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       ALUT.INIT[31:0] = A5LUT[0]
       ALUT.INIT[63:32] = A5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="BLUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="BLUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="B5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="max">
      1.5200000000000002e-10
      1.5200000000000002e-10
      1.5e-10
      1.5e-10
      1.17e-10
     </delay_matrix>
                    <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="min">
      4.5e-11
      4.4e-11
      4.3e-11
      4.7000000000000006e-11
      4.8e-11
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="BLUT.A1" name="BLUT_A1_0" output="B5LUT[0].in[0]"/>
                    <direct input="BLUT.A2" name="BLUT_A2_0" output="B5LUT[0].in[1]"/>
                    <direct input="BLUT.A3" name="BLUT_A3_0" output="B5LUT[0].in[2]"/>
                    <direct input="BLUT.A4" name="BLUT_A4_0" output="B5LUT[0].in[3]"/>
                    <direct input="BLUT.A5" name="BLUT_A5_0" output="B5LUT[0].in[4]"/>
                    <direct input="BLUT.A1" name="BLUT_A1_1" output="B5LUT[1].in[0]"/>
                    <direct input="BLUT.A2" name="BLUT_A2_1" output="B5LUT[1].in[1]"/>
                    <direct input="BLUT.A3" name="BLUT_A3_1" output="B5LUT[1].in[2]"/>
                    <direct input="BLUT.A4" name="BLUT_A4_1" output="B5LUT[1].in[3]"/>
                    <direct input="BLUT.A5" name="BLUT_A5_1" output="B5LUT[1].in[4]"/>
                    <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                      <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDSE" out_port="BLUT.O5"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDRE" out_port="BLUT.O5"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDCE" out_port="BLUT.O5"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDPE" out_port="BLUT.O5"/>
                    </direct>
                    <mux input="B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                      <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDSE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDRE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDPE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDCE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                    </mux>
                    <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="BLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       BLUT.INIT[31:0] = B5LUT[0]
       BLUT.INIT[63:32] = B5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="CLUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="CLUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="C5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="max">
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.17e-10
     </delay_matrix>
                    <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="min">
      4.4e-11
      4.5e-11
      4.3e-11
      4.9000000000000005e-11
      4.9000000000000005e-11
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="CLUT.A1" name="CLUT_A1_0" output="C5LUT[0].in[0]"/>
                    <direct input="CLUT.A2" name="CLUT_A2_0" output="C5LUT[0].in[1]"/>
                    <direct input="CLUT.A3" name="CLUT_A3_0" output="C5LUT[0].in[2]"/>
                    <direct input="CLUT.A4" name="CLUT_A4_0" output="C5LUT[0].in[3]"/>
                    <direct input="CLUT.A5" name="CLUT_A5_0" output="C5LUT[0].in[4]"/>
                    <direct input="CLUT.A1" name="CLUT_A1_1" output="C5LUT[1].in[0]"/>
                    <direct input="CLUT.A2" name="CLUT_A2_1" output="C5LUT[1].in[1]"/>
                    <direct input="CLUT.A3" name="CLUT_A3_1" output="C5LUT[1].in[2]"/>
                    <direct input="CLUT.A4" name="CLUT_A4_1" output="C5LUT[1].in[3]"/>
                    <direct input="CLUT.A5" name="CLUT_A5_1" output="C5LUT[1].in[4]"/>
                    <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                      <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDSE" out_port="CLUT.O5"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDRE" out_port="CLUT.O5"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDCE" out_port="CLUT.O5"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDPE" out_port="CLUT.O5"/>
                    </direct>
                    <mux input="C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                      <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDSE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDRE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDPE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDCE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                    </mux>
                    <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="CLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       CLUT.INIT[31:0] = C5LUT[0]
       CLUT.INIT[63:32] = C5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="DLUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="DLUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="D5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="max">
      1.56e-10
      1.57e-10
      1.5e-10
      1.49e-10
      1.19e-10
     </delay_matrix>
                    <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="min">
      4.7000000000000006e-11
      4.6e-11
      4.4e-11
      4.8e-11
      4.9000000000000005e-11
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="DLUT.A1" name="DLUT_A1_0" output="D5LUT[0].in[0]"/>
                    <direct input="DLUT.A2" name="DLUT_A2_0" output="D5LUT[0].in[1]"/>
                    <direct input="DLUT.A3" name="DLUT_A3_0" output="D5LUT[0].in[2]"/>
                    <direct input="DLUT.A4" name="DLUT_A4_0" output="D5LUT[0].in[3]"/>
                    <direct input="DLUT.A5" name="DLUT_A5_0" output="D5LUT[0].in[4]"/>
                    <direct input="DLUT.A1" name="DLUT_A1_1" output="D5LUT[1].in[0]"/>
                    <direct input="DLUT.A2" name="DLUT_A2_1" output="D5LUT[1].in[1]"/>
                    <direct input="DLUT.A3" name="DLUT_A3_1" output="D5LUT[1].in[2]"/>
                    <direct input="DLUT.A4" name="DLUT_A4_1" output="D5LUT[1].in[3]"/>
                    <direct input="DLUT.A5" name="DLUT_A5_1" output="D5LUT[1].in[4]"/>
                    <direct input="D5LUT[0].out" name="O5" output="DLUT.O5">
                      <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDSE" out_port="DLUT.O5"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDRE" out_port="DLUT.O5"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDCE" out_port="DLUT.O5"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDPE" out_port="DLUT.O5"/>
                    </direct>
                    <mux input="D5LUT[1].out F6MUX.O" name="O6" output="DLUT.O6">
                      <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDSE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDRE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDPE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDCE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="DLUT.O6"/>
                    </mux>
                    <direct input="D5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="D5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="DLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       DLUT.INIT[31:0] = D5LUT[0]
       DLUT.INIT[63:32] = D5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F7AMUX.I0" max="1.8900000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
                <delay_constant in_port="F7AMUX.I1" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.4e-11"/>
                <delay_constant in_port="F7AMUX.S" max="2.92e-10" out_port="F7AMUX.O" min="9e-11"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F7BMUX.I0" max="2.1900000000000002e-10" out_port="F7BMUX.O" min="6.400000000000001e-11"/>
                <delay_constant in_port="F7BMUX.I1" max="2.2500000000000002e-10" out_port="F7BMUX.O" min="6.6e-11"/>
                <delay_constant in_port="F7BMUX.S" max="3.14e-10" out_port="F7BMUX.O" min="9.6e-11"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F8MUX.I0" max="9.800000000000001e-11" out_port="F8MUX.O" min="2.2e-11"/>
                <delay_constant in_port="F8MUX.I1" max="8.8e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
                <delay_constant in_port="F8MUX.S" max="2.83e-10" out_port="F8MUX.O" min="8.1e-11"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT input pins -->
                <!-- F7AMUX inputs -->
                <!-- F7BMUX inputs -->
                <!-- F8MUX inputs -->
                <direct input="COMMON_LUT_AND_F78MUX.A1" name="A1" output="ALUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.A2" name="A2" output="ALUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.A3" name="A3" output="ALUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.A4" name="A4" output="ALUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.A5" name="A5" output="ALUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.A6" name="A6" output="ALUT.A6"/>
                <direct input="COMMON_LUT_AND_F78MUX.B1" name="B1" output="BLUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.B2" name="B2" output="BLUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.B3" name="B3" output="BLUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.B4" name="B4" output="BLUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.B5" name="B5" output="BLUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.B6" name="B6" output="BLUT.A6"/>
                <direct input="COMMON_LUT_AND_F78MUX.C1" name="C1" output="CLUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.C2" name="C2" output="CLUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.C3" name="C3" output="CLUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.C4" name="C4" output="CLUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.C5" name="C5" output="CLUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.C6" name="C6" output="CLUT.A6"/>
                <direct input="ALUT.O5" name="AO5" output="COMMON_LUT_AND_F78MUX.AO5"/>
                <direct input="ALUT.O6" name="AO6" output="COMMON_LUT_AND_F78MUX.AO6"/>
                <direct input="BLUT.O5" name="BO5" output="COMMON_LUT_AND_F78MUX.BO5"/>
                <direct input="BLUT.O6" name="BO6" output="COMMON_LUT_AND_F78MUX.BO6"/>
                <direct input="CLUT.O5" name="CO5" output="COMMON_LUT_AND_F78MUX.CO5"/>
                <direct input="CLUT.O6" name="CO6" output="COMMON_LUT_AND_F78MUX.CO6"/>
                <direct input="DLUT.O5" name="DO5" output="COMMON_LUT_AND_F78MUX.DO5"/>
                <direct input="DLUT.O6" name="DO6" output="COMMON_LUT_AND_F78MUX.DO6"/>
                <direct input="F7AMUX.O" name="F7AMUX_O" output="COMMON_LUT_AND_F78MUX.F7AMUX_O"/>
                <direct input="F7BMUX.O" name="F7BMUX_O" output="COMMON_LUT_AND_F78MUX.F7BMUX_O"/>
                <direct input="F8MUX.O" name="F8MUX_O" output="COMMON_LUT_AND_F78MUX.F8MUX_O"/>
                <direct input="COMMON_LUT_AND_F78MUX.D1" name="D1" output="DLUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.D2" name="D2" output="DLUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.D3" name="D3" output="DLUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.D4" name="D4" output="DLUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.D5" name="D5" output="DLUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.D6" name="D6" output="DLUT.A6"/>
                <direct input="BLUT.O6" name="F7AMUX_I0" output="F7AMUX.I0">
                  <pack_pattern in_port="BLUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I0"/>
                  <pack_pattern in_port="BLUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I0"/>
                </direct>
                <direct input="ALUT.O6" name="F7AMUX_I1" output="F7AMUX.I1">
                  <pack_pattern in_port="ALUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I1"/>
                  <pack_pattern in_port="ALUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I1"/>
                </direct>
                <direct input="COMMON_LUT_AND_F78MUX.AX" name="F7AMUX_S" output="F7AMUX.S"/>
                <direct input="DLUT.O6" name="F7BMUX_I0" output="F7BMUX.I0">
                  <pack_pattern in_port="DLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I0"/>
                  <pack_pattern in_port="DLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I0"/>
                </direct>
                <direct input="CLUT.O6" name="F7BMUX_I1" output="F7BMUX.I1">
                  <pack_pattern in_port="CLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I1"/>
                  <pack_pattern in_port="CLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I1"/>
                </direct>
                <direct input="COMMON_LUT_AND_F78MUX.CX" name="F7BMUX_S" output="F7BMUX.S"/>
                <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
                  <pack_pattern in_port="F7BMUX.O" name="LUT5toLUT8" out_port="F8MUX.I0"/>
                </direct>
                <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
                  <pack_pattern in_port="F7AMUX.O" name="LUT5toLUT8" out_port="F8MUX.I1"/>
                </direct>
                <direct input="COMMON_LUT_AND_F78MUX.BX" name="F8MUX_S" output="F8MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- Normal LUT input pins -->
              <!-- COMMON_SLICE inputs -->
              <direct input="SLICEM_MODES.A1" name="A1" output="COMMON_LUT_AND_F78MUX.A1"/>
              <direct input="SLICEM_MODES.A2" name="A2" output="COMMON_LUT_AND_F78MUX.A2"/>
              <direct input="SLICEM_MODES.A3" name="A3" output="COMMON_LUT_AND_F78MUX.A3"/>
              <direct input="SLICEM_MODES.A4" name="A4" output="COMMON_LUT_AND_F78MUX.A4"/>
              <direct input="SLICEM_MODES.A5" name="A5" output="COMMON_LUT_AND_F78MUX.A5"/>
              <direct input="SLICEM_MODES.A6" name="A6" output="COMMON_LUT_AND_F78MUX.A6"/>
              <direct input="SLICEM_MODES.AX" name="AX" output="COMMON_LUT_AND_F78MUX.AX"/>
              <direct input="SLICEM_MODES.B1" name="B1" output="COMMON_LUT_AND_F78MUX.B1"/>
              <direct input="SLICEM_MODES.B2" name="B2" output="COMMON_LUT_AND_F78MUX.B2"/>
              <direct input="SLICEM_MODES.B3" name="B3" output="COMMON_LUT_AND_F78MUX.B3"/>
              <direct input="SLICEM_MODES.B4" name="B4" output="COMMON_LUT_AND_F78MUX.B4"/>
              <direct input="SLICEM_MODES.B5" name="B5" output="COMMON_LUT_AND_F78MUX.B5"/>
              <direct input="SLICEM_MODES.B6" name="B6" output="COMMON_LUT_AND_F78MUX.B6"/>
              <direct input="SLICEM_MODES.BX" name="BX" output="COMMON_LUT_AND_F78MUX.BX"/>
              <direct input="SLICEM_MODES.C1" name="C1" output="COMMON_LUT_AND_F78MUX.C1"/>
              <direct input="SLICEM_MODES.C2" name="C2" output="COMMON_LUT_AND_F78MUX.C2"/>
              <direct input="SLICEM_MODES.C3" name="C3" output="COMMON_LUT_AND_F78MUX.C3"/>
              <direct input="SLICEM_MODES.C4" name="C4" output="COMMON_LUT_AND_F78MUX.C4"/>
              <direct input="SLICEM_MODES.C5" name="C5" output="COMMON_LUT_AND_F78MUX.C5"/>
              <direct input="SLICEM_MODES.C6" name="C6" output="COMMON_LUT_AND_F78MUX.C6"/>
              <direct input="SLICEM_MODES.CX" name="CX" output="COMMON_LUT_AND_F78MUX.CX"/>
              <direct input="SLICEM_MODES.D1" name="D1" output="COMMON_LUT_AND_F78MUX.D1"/>
              <direct input="SLICEM_MODES.D2" name="D2" output="COMMON_LUT_AND_F78MUX.D2"/>
              <direct input="SLICEM_MODES.D3" name="D3" output="COMMON_LUT_AND_F78MUX.D3"/>
              <direct input="SLICEM_MODES.D4" name="D4" output="COMMON_LUT_AND_F78MUX.D4"/>
              <direct input="SLICEM_MODES.D5" name="D5" output="COMMON_LUT_AND_F78MUX.D5"/>
              <direct input="SLICEM_MODES.D6" name="D6" output="COMMON_LUT_AND_F78MUX.D6"/>
              <direct input="COMMON_LUT_AND_F78MUX.AO5" name="AO5" output="SLICEM_MODES.AO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.AO6" name="AO6" output="SLICEM_MODES.AO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.BO5" name="BO5" output="SLICEM_MODES.BO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.BO6" name="BO6" output="SLICEM_MODES.BO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.CO5" name="CO5" output="SLICEM_MODES.CO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.CO6" name="CO6" output="SLICEM_MODES.CO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.DO5" name="DO5" output="SLICEM_MODES.DO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.DO6" name="DO6" output="SLICEM_MODES.DO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.F7AMUX_O" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <direct input="COMMON_LUT_AND_F78MUX.F7BMUX_O" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="COMMON_LUT_AND_F78MUX.F8MUX_O" name="F8MUX_O" output="SLICEM_MODES.F8MUX_O"/>
            </interconnect>
          </mode>
          <mode name="SRLs">
            <!-- SRLs -->
            <!-- The ASRL is special in a way that it is last in the SRL chain in the slice.
     therefore some pack patterns need to be different than for the other 3.
     Hence the ASRL is not a part of the N template -->
            <pb_type name="ASRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="1.7000000000000003e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="7.5e-11"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="1.114e-09" port="SRLC32E_VPR.Q31" min="3.3200000000000004e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="ASRL.MC31"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="ASRL.O6"/>
                  <direct input="ASRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="ASRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="ASRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="ASRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="ASRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="ASRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="ASRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="ASRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="1.46e-10" out_port="SRLC16E_VPR_0.Q" min="4.4e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="1.48e-10" out_port="SRLC16E_VPR_0.Q" min="4.3e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="1.5e-10" out_port="SRLC16E_VPR_0.Q" min="4.6e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="1.1600000000000001e-10" out_port="SRLC16E_VPR_0.Q" min="4.8e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="1.7000000000000003e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="7.5e-11"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15" min="1e-11"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="1.73e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="7.600000000000001e-11"/>
                  <T_clock_to_Q clock="CLK" max="1.114e-09" port="SRLC16E_VPR_1.Q15" min="3.3200000000000004e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="ASRL.MC31"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="ASRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="ASRL.O6"/>
                  <direct input="ASRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="ASRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="ASRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="ASRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="ASRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="ASRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="ASRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="ASRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="ASRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="ASRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="ASRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="ASRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="ASRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="ASRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      ALUT
    </meta>
              </metadata>
            </pb_type>
            <!-- This is template for B,C and D SRLs. The ASRL requires different pack
     patterns hence it is defined separately. -->
            <pb_type name="BSRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31_SRL16" num_pins="1"/>
              <output name="MC31_SRL32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="1.56e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="7.000000000000002e-11"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="9.79e-10" port="SRLC32E_VPR.Q31" min="2.86e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="BSRL.MC31_SRL32"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="BSRL.O6"/>
                  <direct input="BSRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="BSRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="BSRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="BSRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="BSRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="BSRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="BSRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="BSRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="1.5200000000000002e-10" out_port="SRLC16E_VPR_0.Q" min="4.4e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="1.5e-10" out_port="SRLC16E_VPR_0.Q" min="4.3e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="1.5e-10" out_port="SRLC16E_VPR_0.Q" min="4.7000000000000006e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="1.17e-10" out_port="SRLC16E_VPR_0.Q" min="4.8e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="1.56e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="7.000000000000002e-11"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15" min="1e-11"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="1.78e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="8.9e-11"/>
                  <T_clock_to_Q clock="CLK" max="9.79e-10" port="SRLC16E_VPR_1.Q15" min="2.86e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="BSRL.MC31_SRL16"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="BSRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="BSRL.O6"/>
                  <direct input="BSRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="BSRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="BSRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="BSRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="BSRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="BSRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="BSRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="BSRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="BSRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="BSRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="BSRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="BSRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="BSRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="BSRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      BLUT
    </meta>
              </metadata>
            </pb_type>
            <!-- This is template for B,C and D SRLs. The ASRL requires different pack
     patterns hence it is defined separately. -->
            <pb_type name="CSRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31_SRL16" num_pins="1"/>
              <output name="MC31_SRL32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="1.45e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="5.8000000000000007e-11"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="9.72e-10" port="SRLC32E_VPR.Q31" min="2.85e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="CSRL.MC31_SRL32"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="CSRL.O6"/>
                  <direct input="CSRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="CSRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="CSRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="CSRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="CSRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="CSRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="CSRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="CSRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="1.5300000000000001e-10" out_port="SRLC16E_VPR_0.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="1.5300000000000001e-10" out_port="SRLC16E_VPR_0.Q" min="4.3e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="1.5300000000000001e-10" out_port="SRLC16E_VPR_0.Q" min="4.9000000000000005e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="1.17e-10" out_port="SRLC16E_VPR_0.Q" min="4.9000000000000005e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="1.45e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="5.8000000000000007e-11"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15" min="1e-11"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="1.44e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="6.2e-11"/>
                  <T_clock_to_Q clock="CLK" max="9.72e-10" port="SRLC16E_VPR_1.Q15" min="2.85e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="CSRL.MC31_SRL16"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="CSRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="CSRL.O6"/>
                  <direct input="CSRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="CSRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="CSRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="CSRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="CSRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="CSRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="CSRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="CSRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="CSRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="CSRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="CSRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="CSRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="CSRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="CSRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      CLUT
    </meta>
              </metadata>
            </pb_type>
            <!-- This is template for B,C and D SRLs. The ASRL requires different pack
     patterns hence it is defined separately. -->
            <pb_type name="DSRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31_SRL16" num_pins="1"/>
              <output name="MC31_SRL32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="-3.3e-11"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="2.17e-10"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="9.780000000000001e-10" port="SRLC32E_VPR.Q31" min="2.86e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="DSRL.MC31_SRL32"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="DSRL.O6"/>
                  <direct input="DSRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="DSRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="DSRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="DSRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="DSRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="DSRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="DSRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="DSRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="1.57e-10" out_port="SRLC16E_VPR_0.Q" min="4.6e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="1.5e-10" out_port="SRLC16E_VPR_0.Q" min="4.4e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="1.49e-10" out_port="SRLC16E_VPR_0.Q" min="4.8e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="1.19e-10" out_port="SRLC16E_VPR_0.Q" min="4.9000000000000005e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="-3.3e-11"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="2.17e-10"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15" min="1e-11"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="1.6500000000000002e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="9.100000000000001e-11"/>
                  <T_clock_to_Q clock="CLK" max="9.780000000000001e-10" port="SRLC16E_VPR_1.Q15" min="2.86e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="DSRL.MC31_SRL16"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="DSRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="DSRL.O6"/>
                  <direct input="DSRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="DSRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="DSRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="DSRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="DSRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="DSRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="DSRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="DSRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="DSRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="DSRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="DSRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="DSRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="DSRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="DSRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      DLUT
    </meta>
              </metadata>
            </pb_type>
            <!-- F7AMUX, F7BMUX, F8MUX -->
            <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7AMUX.I0" max="1.8900000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
              <delay_constant in_port="F7AMUX.I1" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.4e-11"/>
              <delay_constant in_port="F7AMUX.S" max="2.92e-10" out_port="F7AMUX.O" min="9e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7BMUX.I0" max="2.1900000000000002e-10" out_port="F7BMUX.O" min="6.400000000000001e-11"/>
              <delay_constant in_port="F7BMUX.I1" max="2.2500000000000002e-10" out_port="F7BMUX.O" min="6.6e-11"/>
              <delay_constant in_port="F7BMUX.S" max="3.14e-10" out_port="F7BMUX.O" min="9.6e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F8MUX.I0" max="9.800000000000001e-11" out_port="F8MUX.O" min="2.2e-11"/>
              <delay_constant in_port="F8MUX.I1" max="8.8e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
              <delay_constant in_port="F8MUX.S" max="2.83e-10" out_port="F8MUX.O" min="8.1e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <!-- WEMUX -->
            <pb_type name="WE_MUX" num_pb="1">
              <input name="CE" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="WE_OUT" num_pins="1"/>
              <pb_type name="EXTRA_WE_EDGE" num_pb="1">
                <input name="WE" num_pins="1"/>
                <output name="WE_OUT" num_pins="1"/>
                <interconnect>
                  <direct input="EXTRA_WE_EDGE.WE" name="EDGE" output="EXTRA_WE_EDGE.WE_OUT"/>
                </interconnect>
              </pb_type>
              <interconnect>
                <direct input="WE_MUX.WE" name="WE_IN_TO_EDGE" output="EXTRA_WE_EDGE.WE"/>
                <mux input="WE_MUX.CE EXTRA_WE_EDGE.WE_OUT" name="WE_MUX" output="WE_MUX.WE_OUT">
                  <metadata>
                    <meta name="fasm_mux">
          WE_MUX.CE = WEMUX.CE
          EXTRA_WE_EDGE.WE_OUT = NULL
        </meta>
                  </metadata>
                </mux>
              </interconnect>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">routing</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- A SRL -->
              <!-- B SRL -->
              <!-- C SRL -->
              <!-- D SRL -->
              <!-- CE and WE -->
              <!-- ADI1MUX -->
              <!-- BDI1MUX -->
              <!-- CDI1MUX -->
              <!-- BDI1MUX -->
              <!-- CDI1MUX -->
              <!-- AMC31 -->
              <!-- F7AMUX inputs -->
              <!-- F7BMUX inputs -->
              <!-- F8MUX inputs -->
              <!-- F7AMUX, F7BMUX and F8MUX outputs -->
              <direct input="SLICEM_MODES.A1" name="SLICEM_MODES.A1_to_A_SRL.A1" output="ASRL.A1"/>
              <direct input="SLICEM_MODES.A2" name="SLICEM_MODES.A2_to_A_SRL.A2" output="ASRL.A2"/>
              <direct input="SLICEM_MODES.A3" name="SLICEM_MODES.A3_to_A_SRL.A3" output="ASRL.A3"/>
              <direct input="SLICEM_MODES.A4" name="SLICEM_MODES.A4_to_A_SRL.A4" output="ASRL.A4"/>
              <direct input="SLICEM_MODES.A5" name="SLICEM_MODES.A5_to_A_SRL.A5" output="ASRL.A5"/>
              <direct input="SLICEM_MODES.A6" name="SLICEM_MODES.A6_to_A_SRL.A6" output="ASRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_A_SRL.CLK" output="ASRL.CLK"/>
              <mux input="BSRL.MC31_SRL16 SLICEM_MODES.AI" name="ADI1MUX16" output="ASRL.DI1_SRL16">
                <metadata>
                  <meta name="fasm_mux">
              BSRL.MC31_SRL16 = ALUT.DI1MUX.BDI1_BMC31
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
              </mux>
              <mux input="BSRL.MC31_SRL32 SLICEM_MODES.AI" name="ADI1MUX32" output="ASRL.DI1_SRL32">
                <metadata>
                  <meta name="fasm_mux">
              BSRL.MC31_SRL32 = ALUT.DI1MUX.BDI1_BMC31
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
                <pack_pattern in_port="BSRL.MC31_SRL32" name="SRL32_x2" out_port="ASRL.DI1_SRL32"/>
                <pack_pattern in_port="BSRL.MC31_SRL32" name="SRL32_x3" out_port="ASRL.DI1_SRL32"/>
                <pack_pattern in_port="BSRL.MC31_SRL32" name="SRL32_x4" out_port="ASRL.DI1_SRL32"/>
              </mux>
              <direct input="SLICEM_MODES.AX" name="SLICEM_MODES.AX_to_A_SRL.DI2" output="ASRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_A_SRL.WE" output="ASRL.WE"/>
              <direct input="SLICEM_MODES.B1" name="SLICEM_MODES.B1_to_B_SRL.A1" output="BSRL.A1"/>
              <direct input="SLICEM_MODES.B2" name="SLICEM_MODES.B2_to_B_SRL.A2" output="BSRL.A2"/>
              <direct input="SLICEM_MODES.B3" name="SLICEM_MODES.B3_to_B_SRL.A3" output="BSRL.A3"/>
              <direct input="SLICEM_MODES.B4" name="SLICEM_MODES.B4_to_B_SRL.A4" output="BSRL.A4"/>
              <direct input="SLICEM_MODES.B5" name="SLICEM_MODES.B5_to_B_SRL.A5" output="BSRL.A5"/>
              <direct input="SLICEM_MODES.B6" name="SLICEM_MODES.B6_to_B_SRL.A6" output="BSRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_B_SRL.CLK" output="BSRL.CLK"/>
              <mux input="CSRL.MC31_SRL16 SLICEM_MODES.BI" name="BDI1MUX16" output="BSRL.DI1_SRL16">
                <metadata>
                  <meta name="fasm_mux">
              CSRL.MC31_SRL16 = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
              </mux>
              <mux input="CSRL.MC31_SRL32 SLICEM_MODES.BI" name="BDI1MUX32" output="BSRL.DI1_SRL32">
                <metadata>
                  <meta name="fasm_mux">
              CSRL.MC31_SRL32 = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
                <pack_pattern in_port="CSRL.MC31_SRL32" name="SRL32_x3" out_port="BSRL.DI1_SRL32"/>
                <pack_pattern in_port="CSRL.MC31_SRL32" name="SRL32_x4" out_port="BSRL.DI1_SRL32"/>
              </mux>
              <direct input="SLICEM_MODES.BX" name="SLICEM_MODES.BX_to_B_SRL.DI2" output="BSRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_B_SRL.WE" output="BSRL.WE"/>
              <direct input="SLICEM_MODES.C1" name="SLICEM_MODES.C1_to_C_SRL.A1" output="CSRL.A1"/>
              <direct input="SLICEM_MODES.C2" name="SLICEM_MODES.C2_to_C_SRL.A2" output="CSRL.A2"/>
              <direct input="SLICEM_MODES.C3" name="SLICEM_MODES.C3_to_C_SRL.A3" output="CSRL.A3"/>
              <direct input="SLICEM_MODES.C4" name="SLICEM_MODES.C4_to_C_SRL.A4" output="CSRL.A4"/>
              <direct input="SLICEM_MODES.C5" name="SLICEM_MODES.C5_to_C_SRL.A5" output="CSRL.A5"/>
              <direct input="SLICEM_MODES.C6" name="SLICEM_MODES.C6_to_C_SRL.A6" output="CSRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_C_SRL.CLK" output="CSRL.CLK"/>
              <mux input="DSRL.MC31_SRL16 SLICEM_MODES.CI" name="CDI1MUX16" output="CSRL.DI1_SRL16">
                <metadata>
                  <meta name="fasm_mux">
              DSRL.MC31_SRL16 = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
              </mux>
              <mux input="DSRL.MC31_SRL32 SLICEM_MODES.CI" name="CDI1MUX32" output="CSRL.DI1_SRL32">
                <metadata>
                  <meta name="fasm_mux">
              DSRL.MC31_SRL32 = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
                <pack_pattern in_port="DSRL.MC31_SRL32" name="SRL32_x4" out_port="CSRL.DI1_SRL32"/>
              </mux>
              <direct input="SLICEM_MODES.CX" name="SLICEM_MODES.CX_to_C_SRL.DI2" output="CSRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_C_SRL.WE" output="CSRL.WE"/>
              <direct input="SLICEM_MODES.D1" name="SLICEM_MODES.D1_to_D_SRL.A1" output="DSRL.A1"/>
              <direct input="SLICEM_MODES.D2" name="SLICEM_MODES.D2_to_D_SRL.A2" output="DSRL.A2"/>
              <direct input="SLICEM_MODES.D3" name="SLICEM_MODES.D3_to_D_SRL.A3" output="DSRL.A3"/>
              <direct input="SLICEM_MODES.D4" name="SLICEM_MODES.D4_to_D_SRL.A4" output="DSRL.A4"/>
              <direct input="SLICEM_MODES.D5" name="SLICEM_MODES.D5_to_D_SRL.A5" output="DSRL.A5"/>
              <direct input="SLICEM_MODES.D6" name="SLICEM_MODES.D6_to_D_SRL.A6" output="DSRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_D_SRL.CLK" output="DSRL.CLK"/>
              <direct input="SLICEM_MODES.DI" name="SLICEM_MODES.DI_to_D_SRL.DI1_SRL16" output="DSRL.DI1_SRL16"/>
              <direct input="SLICEM_MODES.DI" name="SLICEM_MODES.DI_to_D_SRL.DI1_SRL32" output="DSRL.DI1_SRL32"/>
              <direct input="SLICEM_MODES.DX" name="SLICEM_MODES.DX_to_D_SRL.DI2" output="DSRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_D_SRL.WE" output="DSRL.WE"/>
              <direct input="BSRL.O6" name="F7AMUX_I0" output="F7AMUX.I0"/>
              <direct input="ASRL.O6" name="F7AMUX_I1" output="F7AMUX.I1"/>
              <direct input="SLICEM_MODES.AX" name="F7AMUX_S" output="F7AMUX.S"/>
              <direct input="DSRL.O6" name="F7BMUX_I0" output="F7BMUX.I0"/>
              <direct input="CSRL.O6" name="F7BMUX_I1" output="F7BMUX.I1"/>
              <direct input="SLICEM_MODES.CX" name="F7BMUX_S" output="F7BMUX.S"/>
              <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0"/>
              <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1"/>
              <direct input="SLICEM_MODES.BX" name="F8MUX_S" output="F8MUX.S"/>
              <direct input="ASRL.MC31" name="ASRL.MC31_to_SLICEM_MODES.AMC31" output="SLICEM_MODES.AMC31"/>
              <direct input="ASRL.O5" name="A_SRL.O5_to_SLICEM_MODES.AO5" output="SLICEM_MODES.AO5"/>
              <direct input="ASRL.O6" name="A_SRL.O6_to_SLICEM_MODES.AO6" output="SLICEM_MODES.AO6"/>
              <direct input="BSRL.O5" name="B_SRL.O5_to_SLICEM_MODES.BO5" output="SLICEM_MODES.BO5"/>
              <direct input="BSRL.O6" name="B_SRL.O6_to_SLICEM_MODES.BO6" output="SLICEM_MODES.BO6"/>
              <direct input="CSRL.O5" name="C_SRL.O5_to_SLICEM_MODES.CO5" output="SLICEM_MODES.CO5"/>
              <direct input="CSRL.O6" name="C_SRL.O6_to_SLICEM_MODES.CO6" output="SLICEM_MODES.CO6"/>
              <direct input="DSRL.O5" name="D_SRL.O5_to_SLICEM_MODES.DO5" output="SLICEM_MODES.DO5"/>
              <direct input="DSRL.O6" name="D_SRL.O6_to_SLICEM_MODES.DO6" output="SLICEM_MODES.DO6"/>
              <direct input="F7AMUX.O" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <direct input="F7BMUX.O" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="F8MUX.O" name="F8MUX_O" output="SLICEM_MODES.F8MUX_O"/>
              <direct input="SLICEM_MODES.CE" name="SLICEM_MODES.CE_to_WE_MUX.CE" output="WE_MUX.CE"/>
              <direct input="SLICEM_MODES.WE" name="SLICEM_MODES.WE_to_WE_MUX.WE" output="WE_MUX.WE"/>
            </interconnect>
          </mode>
          <mode name="DRAMs">
            <pb_type name="D_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA7" num_pins="1"/>
              <input name="WA8" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <output name="SO5_32" num_pins="1"/>
              <output name="SO6" num_pins="1"/>
              <output name="SO6_32" num_pins="1"/>
              <mode name="NO_DRAM">
                <pb_type blif_model=".subckt NO_DRAM" name="BEL_NULL-NO_DRAM" num_pb="1">
                  <input name="A" num_pins="6"/>
                </pb_type>
                <interconnect>
                  <direct input="D_DRAM.A" name="A" output="BEL_NULL-NO_DRAM.A"/>
                </interconnect>
              </mode>
              <mode name="64_SINGLE_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="6.16e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="6.330000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="1.84e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="1.99e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64.WA" min="3.47e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64.WA7" min="3.47e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64.WA8" min="3.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64.WE" min="3.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="3.1e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="1.5300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64.DI" min="3.47e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="D_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="D_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="D_DRAM.DI1" name="DI" output="DPRAM64.DI"/>
                  <direct input="D_DRAM.WA7" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="D_DRAM.WA8" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="D_DRAM.A" name="WA" output="DPRAM64.WA"/>
                  <direct input="D_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                  <direct input="DPRAM64.O" name="O6" output="D_DRAM.O6"/>
                  <direct input="DPRAM64.O" name="SO6" output="D_DRAM.SO6"/>
                </interconnect>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    1.56e-10
    1.57e-10
    1.5e-10
    1.49e-10
    1.19e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O6.WA" min="3.52e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O6.WE" min="3.52e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="1.3700000000000002e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="1.5300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O6.DI" min="3.52e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
      INIT[63:32] = INIT_00
     </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    1.56e-10
    1.57e-10
    1.5e-10
    1.49e-10
    1.19e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O5.WA" min="3.52e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O5.WE" min="3.52e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="1.3700000000000002e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="1.5300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O5.DI" min="3.52e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
      INIT[31:0] = INIT_00
     </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="D_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="D_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="D_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="D_DRAM.A[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="D_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="D_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="D_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="D_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="D_DRAM.A[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="D_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                  <direct input="DPRAM32_O5.O" name="O5" output="D_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="D_DRAM.O6"/>
                  <direct input="DPRAM32_O5.O" name="SO5" output="D_DRAM.SO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="D_DRAM.SO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="D_DRAM.SO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="SO6" output="D_DRAM.SO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="D_DRAM.SO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="D_DRAM.SO6_32"/>
                  </direct>
                </interconnect>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    1.56e-10
    1.57e-10
    1.5e-10
    1.49e-10
    1.19e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="SPRAM32_O6.WA" min="3.52e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="SPRAM32_O6.WE" min="3.52e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="1.3700000000000002e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="1.5300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="SPRAM32_O6.DI" min="3.52e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
      INIT[63:32] = INIT_00
      INIT[31:0] = INIT_ZERO
     </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="O6" output="D_DRAM.O6"/>
                  <direct input="SPRAM32_O6.O" name="SO6" output="D_DRAM.SO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="D_DRAM.SO6_32"/>
                  </direct>
                  <direct input="D_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="D_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="D_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="D_DRAM.A[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="D_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">DLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="C_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA" num_pins="8"/>
              <input name="WE" num_pins="1"/>
              <output name="DO1" num_pins="1"/>
              <output name="DO5_32" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="DO6_32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="LUT">
                <!-- vim: set ai sw=1 ts=1 sta et: -->
                <!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
     A fracturable 6 input LUT. Can either be;
      - 2 * 5 input, 1 output LUT
      - 1 * 6 input, 1 output LUT
  -->
                <pb_type name="CLUT" num_pb="1">
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="A4" num_pins="1"/>
                  <input name="A5" num_pins="1"/>
                  <input name="A6" num_pins="1"/>
                  <output name="O5" num_pins="1"/>
                  <output name="O6" num_pins="1"/>
                  <mode name="CLUT-LUT5_MUX">
                    <pb_type blif_model=".names" class="lut" name="C5LUT" num_pb="2">
                      <input name="in" num_pins="5" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="max">
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.17e-10
     </delay_matrix>
                      <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="min">
      4.4e-11
      4.5e-11
      4.3e-11
      4.9000000000000005e-11
      4.9000000000000005e-11
     </delay_matrix>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">lut</meta>
                      </metadata>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                      <input name="I0" num_pins="1"/>
                      <input name="I1" num_pins="1"/>
                      <input name="S" num_pins="1"/>
                      <output name="O" num_pins="1"/>
                      <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">mux</meta>
                      </metadata>
                    </pb_type>
                    <interconnect>
                      <!-- LUT5 (upper) -> O6 -->
                      <!-- LUT5 (lower) -> O5 -->
                      <!-- MUX used for LUT6 -->
                      <!-- LUT outputs -->
                      <direct input="CLUT.A1" name="CLUT_A1_0" output="C5LUT[0].in[0]"/>
                      <direct input="CLUT.A2" name="CLUT_A2_0" output="C5LUT[0].in[1]"/>
                      <direct input="CLUT.A3" name="CLUT_A3_0" output="C5LUT[0].in[2]"/>
                      <direct input="CLUT.A4" name="CLUT_A4_0" output="C5LUT[0].in[3]"/>
                      <direct input="CLUT.A5" name="CLUT_A5_0" output="C5LUT[0].in[4]"/>
                      <direct input="CLUT.A1" name="CLUT_A1_1" output="C5LUT[1].in[0]"/>
                      <direct input="CLUT.A2" name="CLUT_A2_1" output="C5LUT[1].in[1]"/>
                      <direct input="CLUT.A3" name="CLUT_A3_1" output="C5LUT[1].in[2]"/>
                      <direct input="CLUT.A4" name="CLUT_A4_1" output="C5LUT[1].in[3]"/>
                      <direct input="CLUT.A5" name="CLUT_A5_1" output="C5LUT[1].in[4]"/>
                      <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                        <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDSE" out_port="CLUT.O5"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDRE" out_port="CLUT.O5"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDCE" out_port="CLUT.O5"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDPE" out_port="CLUT.O5"/>
                      </direct>
                      <mux input="C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                        <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDSE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDRE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDPE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDCE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                      </mux>
                      <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                      </direct>
                      <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                      </direct>
                      <direct input="CLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                    </interconnect>
                    <metadata>
                      <meta name="fasm_type">SPLIT_LUT</meta>
                      <meta name="fasm_lut">
       CLUT.INIT[31:0] = C5LUT[0]
       CLUT.INIT[63:32] = C5LUT[1]
     </meta>
                    </metadata>
                  </mode>
                  <metadata>
                    <meta name="type">block</meta>
                    <meta name="subtype">ignore</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="C_DRAM.A[0]" name="A1" output="CLUT.A1"/>
                  <direct input="C_DRAM.A[1]" name="A2" output="CLUT.A2"/>
                  <direct input="C_DRAM.A[2]" name="A3" output="CLUT.A3"/>
                  <direct input="C_DRAM.A[3]" name="A4" output="CLUT.A4"/>
                  <direct input="C_DRAM.A[4]" name="A5" output="CLUT.A5"/>
                  <direct input="C_DRAM.A[5]" name="A6" output="CLUT.A6"/>
                  <direct input="CLUT.O5" name="O5" output="C_DRAM.O5"/>
                  <direct input="CLUT.O6" name="O6" output="C_DRAM.O6"/>
                </interconnect>
              </mode>
              <mode name="64_DUAL_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="6.16e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="6.330000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="1.84e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="1.99e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64.WA" min="3.4000000000000007e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64.WA7" min="3.4000000000000007e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64.WA8" min="3.4000000000000007e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64.WE" min="3.4000000000000007e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="4.57e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="1.5200000000000002e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64.DI" min="3.4000000000000007e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="C_DRAM.DI1" name="DIPAS" output="C_DRAM.DO1"/>
                  <direct input="DPRAM64.O" name="DO6" output="C_DRAM.DO6"/>
                  <direct input="DPRAM64.O" name="O6" output="C_DRAM.O6"/>
                  <direct input="C_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="C_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="C_DRAM.DI1" name="DI" output="DPRAM64.DI">
                    <pack_pattern in_port="C_DRAM.DI1" name="DRAM_DP" out_port="DPRAM64.DI"/>
                  </direct>
                  <direct input="C_DRAM.WA[6]" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="C_DRAM.WA[7]" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="C_DRAM.WA[5:0]" name="WA" output="DPRAM64.WA[5:0]"/>
                  <direct input="C_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">CLUT</meta>
                </metadata>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O6.WA" min="3.44e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O6.WE" min="3.44e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="3.01e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="1.5200000000000002e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O6.DI" min="3.44e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O5.WA" min="3.44e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O5.WE" min="3.44e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="3.01e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="1.5200000000000002e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O5.DI" min="3.44e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[31:0] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="DPRAM32_O5.O" name="DO5" output="C_DRAM.DO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="C_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="C_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_LO" out_port="C_DRAM.DO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="DO6" output="C_DRAM.DO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="C_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="C_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_LO" out_port="C_DRAM.DO6_32"/>
                  </direct>
                  <direct input="DPRAM32_O5.O" name="O5" output="C_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="C_DRAM.O6"/>
                  <direct input="C_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="C_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="C_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="C_DRAM.WA[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="C_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="C_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="C_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="C_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="C_DRAM.WA[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="C_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">CLUT</meta>
                </metadata>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="SPRAM32_O6.WA" min="3.44e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="SPRAM32_O6.WE" min="3.44e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="3.01e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="1.5200000000000002e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="SPRAM32_O6.DI" min="3.44e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
       INIT[31:0] = INIT_ZERO
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="DO6" output="C_DRAM.DO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="C_DRAM.DO6_32"/>
                  </direct>
                  <direct input="SPRAM32_O6.O" name="O6" output="C_DRAM.O6"/>
                  <direct input="C_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="C_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="C_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="C_DRAM.WA[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="C_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">CLUT</meta>
                </metadata>
              </mode>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="B_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA" num_pins="8"/>
              <input name="WE" num_pins="1"/>
              <output name="DO1" num_pins="1"/>
              <output name="DO5_32" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="DO6_32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="LUT">
                <!-- vim: set ai sw=1 ts=1 sta et: -->
                <!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
     A fracturable 6 input LUT. Can either be;
      - 2 * 5 input, 1 output LUT
      - 1 * 6 input, 1 output LUT
  -->
                <pb_type name="BLUT" num_pb="1">
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="A4" num_pins="1"/>
                  <input name="A5" num_pins="1"/>
                  <input name="A6" num_pins="1"/>
                  <output name="O5" num_pins="1"/>
                  <output name="O6" num_pins="1"/>
                  <mode name="BLUT-LUT5_MUX">
                    <pb_type blif_model=".names" class="lut" name="B5LUT" num_pb="2">
                      <input name="in" num_pins="5" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="max">
      1.5200000000000002e-10
      1.5200000000000002e-10
      1.5e-10
      1.5e-10
      1.17e-10
     </delay_matrix>
                      <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="min">
      4.5e-11
      4.4e-11
      4.3e-11
      4.7000000000000006e-11
      4.8e-11
     </delay_matrix>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">lut</meta>
                      </metadata>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                      <input name="I0" num_pins="1"/>
                      <input name="I1" num_pins="1"/>
                      <input name="S" num_pins="1"/>
                      <output name="O" num_pins="1"/>
                      <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">mux</meta>
                      </metadata>
                    </pb_type>
                    <interconnect>
                      <!-- LUT5 (upper) -> O6 -->
                      <!-- LUT5 (lower) -> O5 -->
                      <!-- MUX used for LUT6 -->
                      <!-- LUT outputs -->
                      <direct input="BLUT.A1" name="BLUT_A1_0" output="B5LUT[0].in[0]"/>
                      <direct input="BLUT.A2" name="BLUT_A2_0" output="B5LUT[0].in[1]"/>
                      <direct input="BLUT.A3" name="BLUT_A3_0" output="B5LUT[0].in[2]"/>
                      <direct input="BLUT.A4" name="BLUT_A4_0" output="B5LUT[0].in[3]"/>
                      <direct input="BLUT.A5" name="BLUT_A5_0" output="B5LUT[0].in[4]"/>
                      <direct input="BLUT.A1" name="BLUT_A1_1" output="B5LUT[1].in[0]"/>
                      <direct input="BLUT.A2" name="BLUT_A2_1" output="B5LUT[1].in[1]"/>
                      <direct input="BLUT.A3" name="BLUT_A3_1" output="B5LUT[1].in[2]"/>
                      <direct input="BLUT.A4" name="BLUT_A4_1" output="B5LUT[1].in[3]"/>
                      <direct input="BLUT.A5" name="BLUT_A5_1" output="B5LUT[1].in[4]"/>
                      <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                        <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDSE" out_port="BLUT.O5"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDRE" out_port="BLUT.O5"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDCE" out_port="BLUT.O5"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDPE" out_port="BLUT.O5"/>
                      </direct>
                      <mux input="B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                        <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDSE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDRE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDPE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDCE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                      </mux>
                      <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                      </direct>
                      <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                      </direct>
                      <direct input="BLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                    </interconnect>
                    <metadata>
                      <meta name="fasm_type">SPLIT_LUT</meta>
                      <meta name="fasm_lut">
       BLUT.INIT[31:0] = B5LUT[0]
       BLUT.INIT[63:32] = B5LUT[1]
     </meta>
                    </metadata>
                  </mode>
                  <metadata>
                    <meta name="type">block</meta>
                    <meta name="subtype">ignore</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="B_DRAM.A[0]" name="A1" output="BLUT.A1"/>
                  <direct input="B_DRAM.A[1]" name="A2" output="BLUT.A2"/>
                  <direct input="B_DRAM.A[2]" name="A3" output="BLUT.A3"/>
                  <direct input="B_DRAM.A[3]" name="A4" output="BLUT.A4"/>
                  <direct input="B_DRAM.A[4]" name="A5" output="BLUT.A5"/>
                  <direct input="B_DRAM.A[5]" name="A6" output="BLUT.A6"/>
                  <direct input="BLUT.O5" name="O5" output="B_DRAM.O5"/>
                  <direct input="BLUT.O6" name="O6" output="B_DRAM.O6"/>
                </interconnect>
              </mode>
              <mode name="64_DUAL_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="6.16e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="6.330000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="1.84e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="1.99e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64.WA" min="3.4200000000000006e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64.WA7" min="3.4200000000000006e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64.WA8" min="3.4200000000000006e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64.WE" min="3.4200000000000006e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="4.6100000000000006e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="1.54e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64.DI" min="3.4200000000000006e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="B_DRAM.DI1" name="DIPAS" output="B_DRAM.DO1"/>
                  <direct input="DPRAM64.O" name="DO6" output="B_DRAM.DO6"/>
                  <direct input="DPRAM64.O" name="O6" output="B_DRAM.O6"/>
                  <direct input="B_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="B_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="B_DRAM.DI1" name="DI" output="DPRAM64.DI"/>
                  <direct input="B_DRAM.WA[6]" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="B_DRAM.WA[7]" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="B_DRAM.WA[5:0]" name="WA" output="DPRAM64.WA[5:0]"/>
                  <direct input="B_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">BLUT</meta>
                </metadata>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    1.5200000000000002e-10
    1.5200000000000002e-10
    1.5e-10
    1.5e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O6.WA" min="3.48e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O6.WE" min="3.48e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="3.11e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="1.54e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O6.DI" min="3.48e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    1.5200000000000002e-10
    1.5200000000000002e-10
    1.5e-10
    1.5e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O5.WA" min="3.48e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O5.WE" min="3.48e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="3.11e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="1.54e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O5.DI" min="3.48e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[31:0] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="DPRAM32_O5.O" name="DO5" output="B_DRAM.DO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="B_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="B_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_LO" out_port="B_DRAM.DO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="DO6" output="B_DRAM.DO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="B_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="B_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_LO" out_port="B_DRAM.DO6_32"/>
                  </direct>
                  <direct input="DPRAM32_O5.O" name="O5" output="B_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="B_DRAM.O6"/>
                  <direct input="B_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="B_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="B_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="B_DRAM.WA[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="B_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="B_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="B_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="B_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="B_DRAM.WA[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="B_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">BLUT</meta>
                </metadata>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    1.5200000000000002e-10
    1.5200000000000002e-10
    1.5e-10
    1.5e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="SPRAM32_O6.WA" min="3.48e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="SPRAM32_O6.WE" min="3.48e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="3.11e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="1.54e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="SPRAM32_O6.DI" min="3.48e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
       INIT[31:0] = INIT_ZERO
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="DO6" output="B_DRAM.DO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="B_DRAM.DO6_32"/>
                  </direct>
                  <direct input="SPRAM32_O6.O" name="O6" output="B_DRAM.O6"/>
                  <direct input="B_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="B_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="B_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="B_DRAM.WA[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="B_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">BLUT</meta>
                </metadata>
              </mode>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="A_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA" num_pins="8"/>
              <input name="WE" num_pins="1"/>
              <output name="DO1" num_pins="1"/>
              <output name="DO5_32" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="DO6_32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="LUT">
                <!-- vim: set ai sw=1 ts=1 sta et: -->
                <!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
     A fracturable 6 input LUT. Can either be;
      - 2 * 5 input, 1 output LUT
      - 1 * 6 input, 1 output LUT
  -->
                <pb_type name="ALUT" num_pb="1">
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="A4" num_pins="1"/>
                  <input name="A5" num_pins="1"/>
                  <input name="A6" num_pins="1"/>
                  <output name="O5" num_pins="1"/>
                  <output name="O6" num_pins="1"/>
                  <mode name="ALUT-LUT5_MUX">
                    <pb_type blif_model=".names" class="lut" name="A5LUT" num_pb="2">
                      <input name="in" num_pins="5" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="max">
      1.5e-10
      1.46e-10
      1.48e-10
      1.5e-10
      1.1600000000000001e-10
     </delay_matrix>
                      <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="min">
      4.4e-11
      4.4e-11
      4.3e-11
      4.6e-11
      4.8e-11
     </delay_matrix>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">lut</meta>
                      </metadata>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                      <input name="I0" num_pins="1"/>
                      <input name="I1" num_pins="1"/>
                      <input name="S" num_pins="1"/>
                      <output name="O" num_pins="1"/>
                      <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">mux</meta>
                      </metadata>
                    </pb_type>
                    <interconnect>
                      <!-- LUT5 (upper) -> O6 -->
                      <!-- LUT5 (lower) -> O5 -->
                      <!-- MUX used for LUT6 -->
                      <!-- LUT outputs -->
                      <direct input="ALUT.A1" name="ALUT_A1_0" output="A5LUT[0].in[0]"/>
                      <direct input="ALUT.A2" name="ALUT_A2_0" output="A5LUT[0].in[1]"/>
                      <direct input="ALUT.A3" name="ALUT_A3_0" output="A5LUT[0].in[2]"/>
                      <direct input="ALUT.A4" name="ALUT_A4_0" output="A5LUT[0].in[3]"/>
                      <direct input="ALUT.A5" name="ALUT_A5_0" output="A5LUT[0].in[4]"/>
                      <direct input="ALUT.A1" name="ALUT_A1_1" output="A5LUT[1].in[0]"/>
                      <direct input="ALUT.A2" name="ALUT_A2_1" output="A5LUT[1].in[1]"/>
                      <direct input="ALUT.A3" name="ALUT_A3_1" output="A5LUT[1].in[2]"/>
                      <direct input="ALUT.A4" name="ALUT_A4_1" output="A5LUT[1].in[3]"/>
                      <direct input="ALUT.A5" name="ALUT_A5_1" output="A5LUT[1].in[4]"/>
                      <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                        <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDSE" out_port="ALUT.O5"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDRE" out_port="ALUT.O5"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDCE" out_port="ALUT.O5"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDPE" out_port="ALUT.O5"/>
                      </direct>
                      <mux input="A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                        <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDSE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDRE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDPE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDCE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                      </mux>
                      <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                      </direct>
                      <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                      </direct>
                      <direct input="ALUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                    </interconnect>
                    <metadata>
                      <meta name="fasm_type">SPLIT_LUT</meta>
                      <meta name="fasm_lut">
       ALUT.INIT[31:0] = A5LUT[0]
       ALUT.INIT[63:32] = A5LUT[1]
     </meta>
                    </metadata>
                  </mode>
                  <metadata>
                    <meta name="type">block</meta>
                    <meta name="subtype">ignore</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="A_DRAM.A[0]" name="A1" output="ALUT.A1"/>
                  <direct input="A_DRAM.A[1]" name="A2" output="ALUT.A2"/>
                  <direct input="A_DRAM.A[2]" name="A3" output="ALUT.A3"/>
                  <direct input="A_DRAM.A[3]" name="A4" output="ALUT.A4"/>
                  <direct input="A_DRAM.A[4]" name="A5" output="ALUT.A5"/>
                  <direct input="A_DRAM.A[5]" name="A6" output="ALUT.A6"/>
                  <direct input="ALUT.O5" name="O5" output="A_DRAM.O5"/>
                  <direct input="ALUT.O6" name="O6" output="A_DRAM.O6"/>
                </interconnect>
              </mode>
              <mode name="64_DUAL_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="6.16e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="6.330000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="1.84e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="1.99e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64.WA" min="4.32e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64.WA7" min="4.32e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64.WA8" min="4.32e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64.WE" min="4.32e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="4.5300000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="1.55e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64.DI" min="4.32e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="A_DRAM.DI1" name="DIPAS" output="A_DRAM.DO1"/>
                  <direct input="DPRAM64.O" name="DO6" output="A_DRAM.DO6"/>
                  <direct input="DPRAM64.O" name="O6" output="A_DRAM.O6"/>
                  <direct input="A_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="A_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="A_DRAM.DI1" name="DI" output="DPRAM64.DI">
                    <pack_pattern in_port="A_DRAM.DI1" name="DRAM_DP" out_port="DPRAM64.DI"/>
                  </direct>
                  <direct input="A_DRAM.WA[6]" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="A_DRAM.WA[7]" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="A_DRAM.WA[5:0]" name="WA" output="DPRAM64.WA[5:0]"/>
                  <direct input="A_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">ALUT</meta>
                </metadata>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    1.5e-10
    1.46e-10
    1.48e-10
    1.5e-10
    1.1600000000000001e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O6.WA" min="4.46e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O6.WE" min="4.46e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="2.87e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="1.55e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O6.DI" min="4.46e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    1.5e-10
    1.46e-10
    1.48e-10
    1.5e-10
    1.1600000000000001e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O5.WA" min="4.46e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O5.WE" min="4.46e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="2.87e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="1.55e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O5.DI" min="4.46e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[31:0] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="DPRAM32_O5.O" name="DO5" output="A_DRAM.DO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="A_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="A_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_LO" out_port="A_DRAM.DO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="DO6" output="A_DRAM.DO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="A_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="A_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_LO" out_port="A_DRAM.DO6_32"/>
                  </direct>
                  <direct input="DPRAM32_O5.O" name="O5" output="A_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="A_DRAM.O6"/>
                  <direct input="A_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="A_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="A_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="A_DRAM.WA[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="A_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="A_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="A_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="A_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="A_DRAM.WA[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="A_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">ALUT</meta>
                </metadata>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    1.5e-10
    1.46e-10
    1.48e-10
    1.5e-10
    1.1600000000000001e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="SPRAM32_O6.WA" min="4.46e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="SPRAM32_O6.WE" min="4.46e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="2.87e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="1.55e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="SPRAM32_O6.DI" min="4.46e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
       INIT[31:0] = INIT_ZERO
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="DO6" output="A_DRAM.DO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="A_DRAM.DO6_32"/>
                  </direct>
                  <direct input="SPRAM32_O6.O" name="O6" output="A_DRAM.O6"/>
                  <direct input="A_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="A_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="A_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="A_DRAM.WA[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="A_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">ALUT</meta>
                </metadata>
              </mode>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7AMUX.I0" max="1.8900000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
              <delay_constant in_port="F7AMUX.I1" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.4e-11"/>
              <delay_constant in_port="F7AMUX.S" max="2.92e-10" out_port="F7AMUX.O" min="9e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7BMUX.I0" max="2.1900000000000002e-10" out_port="F7BMUX.O" min="6.400000000000001e-11"/>
              <delay_constant in_port="F7BMUX.I1" max="2.2500000000000002e-10" out_port="F7BMUX.O" min="6.6e-11"/>
              <delay_constant in_port="F7BMUX.S" max="3.14e-10" out_port="F7BMUX.O" min="9.6e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F8MUX.I0" max="9.800000000000001e-11" out_port="F8MUX.O" min="2.2e-11"/>
              <delay_constant in_port="F8MUX.I1" max="8.8e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
              <delay_constant in_port="F8MUX.S" max="2.83e-10" out_port="F8MUX.O" min="8.1e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_8_OUTPUT_STUB" name="DRAM_8_OUTPUT_STUB" num_pb="1">
              <input name="DOA0" num_pins="1"/>
              <input name="DOA1" num_pins="1"/>
              <input name="DOB0" num_pins="1"/>
              <input name="DOB1" num_pins="1"/>
              <input name="DOC0" num_pins="1"/>
              <input name="DOC1" num_pins="1"/>
              <input name="DOD0" num_pins="1"/>
              <input name="DOD1" num_pins="1"/>
              <output name="DOA0_OUT" num_pins="1"/>
              <output name="DOA1_OUT" num_pins="1"/>
              <output name="DOB0_OUT" num_pins="1"/>
              <output name="DOB1_OUT" num_pins="1"/>
              <output name="DOC0_OUT" num_pins="1"/>
              <output name="DOC1_OUT" num_pins="1"/>
              <output name="DOD0_OUT" num_pins="1"/>
              <output name="DOD1_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOA0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOA0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOA1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOA1_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOB0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOB0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOB1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOB1_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOC0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOC0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOC1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOC1_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOD0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOD0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOD1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOD1_OUT"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_4_OUTPUT_STUB" name="DRAM_4_OUTPUT_STUB" num_pb="2">
              <input name="DOA" num_pins="1"/>
              <input name="DOB" num_pins="1"/>
              <input name="DOC" num_pins="1"/>
              <input name="DOD" num_pins="1"/>
              <output name="DOA_OUT" num_pins="1"/>
              <output name="DOB_OUT" num_pins="1"/>
              <output name="DOC_OUT" num_pins="1"/>
              <output name="DOD_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOA" max="0" out_port="DRAM_4_OUTPUT_STUB.DOA_OUT"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOB" max="0" out_port="DRAM_4_OUTPUT_STUB.DOB_OUT"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOC" max="0" out_port="DRAM_4_OUTPUT_STUB.DOC_OUT"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOD" max="0" out_port="DRAM_4_OUTPUT_STUB.DOD_OUT"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_2_OUTPUT_STUB" name="DRAM_2_OUTPUT_STUB" num_pb="6">
              <input name="DPO" num_pins="1"/>
              <input name="SPO" num_pins="1"/>
              <output name="DPO_OUT" num_pins="1"/>
              <output name="SPO_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.DPO" max="0" out_port="DRAM_2_OUTPUT_STUB.DPO_OUT"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.SPO" max="0" out_port="DRAM_2_OUTPUT_STUB.SPO_OUT"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <pb_type name="WE_MUX" num_pb="1">
              <input name="CE" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="WE_OUT" num_pins="1"/>
              <pb_type name="EXTRA_WE_EDGE" num_pb="1">
                <input name="WE" num_pins="1"/>
                <output name="WE_OUT" num_pins="1"/>
                <interconnect>
                  <direct input="EXTRA_WE_EDGE.WE" name="EDGE" output="EXTRA_WE_EDGE.WE_OUT"/>
                </interconnect>
              </pb_type>
              <interconnect>
                <direct input="WE_MUX.WE" name="WE_IN_TO_EDGE" output="EXTRA_WE_EDGE.WE"/>
                <mux input="WE_MUX.CE EXTRA_WE_EDGE.WE_OUT" name="WE_MUX" output="WE_MUX.WE_OUT">
                  <metadata>
                    <meta name="fasm_mux">
          WE_MUX.CE = WEMUX.CE
          EXTRA_WE_EDGE.WE_OUT = NULL
        </meta>
                  </metadata>
                </mux>
              </interconnect>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">routing</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DI64_STUB" name="DI64_STUB" num_pb="3">
              <input name="DI" num_pins="1"/>
              <output name="DO" num_pins="1"/>
              <delay_constant in_port="DI64_STUB.DI" max="0" out_port="DI64_STUB.DO"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- The DLUT must be in RAM-mode for any of the RAM's to work.
            As a corollary, a DRAM requires the clock, so only turn on the
            DRAM if the clock is also connected.
          -->
              <!-- W Address lines come in on the DLUT pins and go to all the LUTs.
            -->
              <!-- WA7 and WA8 should only be used in this mode if using 256x1S,
             which consumes the entire slice. -->
              <!-- The DI64_STUB's enforce the required that in the DPO RAM64 case,
            the SPO RAM64 **must** use the same site pin as the DPO RAM64.
          -->
              <!-- DI1 inputs -->
              <!-- DI2 inputs -->
              <!-- WE inputs -->
              <!-- Outputs -->
              <!-- 32 bits, upper half, interleaved -->
              <!-- 32 bits, lower half, interleaved -->
              <!-- 64 bits -->
              <!-- F7AMUX inputs -->
              <!-- F7BMUX inputs -->
              <!-- F8MUX inputs -->
              <direct input="SLICEM_MODES.A1" name="A1" output="A_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.A2" name="A2" output="A_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.A3" name="A3" output="A_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.A4" name="A4" output="A_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.A5" name="A5" output="A_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.A6" name="A6" output="A_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="AMEMCLK" output="A_DRAM.CLK">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.CLK = DLUT.RAM
            </meta>
                </metadata>
              </direct>
              <mux input="SLICEM_MODES.DI DI64_STUB[2].DO SLICEM_MODES.BI SLICEM_MODES.AI" name="ADI1MUX" output="A_DRAM.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.DI_CMC31
              DI64_STUB[2].DO = ALUT.DI1MUX.BDI1_BMC31
              SLICEM_MODES.BI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.BI
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
                <pack_pattern in_port="DI64_STUB[2].DO" name="DRAM_DP" out_port="A_DRAM.DI1"/>
              </mux>
              <direct input="SLICEM_MODES.AX" name="A_DI2" output="A_DRAM.DI2"/>
              <direct input="SLICEM_MODES.D1" name="WA1" output="A_DRAM.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WA2" output="A_DRAM.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WA3" output="A_DRAM.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WA4" output="A_DRAM.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WA5" output="A_DRAM.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WA6" output="A_DRAM.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="A_WA7" output="A_DRAM.WA[6]"/>
              <direct input="SLICEM_MODES.WA8" name="A_WA8" output="A_DRAM.WA[7]"/>
              <direct input="WE_MUX.WE_OUT" name="WE1" output="A_DRAM.WE"/>
              <direct input="SLICEM_MODES.B1" name="B1" output="B_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.B2" name="B2" output="B_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.B3" name="B3" output="B_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.B4" name="B4" output="B_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.B5" name="B5" output="B_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.B6" name="B6" output="B_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="BMEMCLK" output="B_DRAM.CLK">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.CLK = DLUT.RAM
            </meta>
                </metadata>
              </direct>
              <mux input="SLICEM_MODES.DI DI64_STUB[1].DO SLICEM_MODES.BI" name="BDI1MUX" output="B_DRAM.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = BLUT.DI1MUX.DI_CMC31
              DI64_STUB[1].DO = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.BX" name="B_DI2" output="B_DRAM.DI2"/>
              <direct input="SLICEM_MODES.D1" name="WB1" output="B_DRAM.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WB2" output="B_DRAM.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WB3" output="B_DRAM.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WB4" output="B_DRAM.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WB5" output="B_DRAM.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WB6" output="B_DRAM.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="B_WA7" output="B_DRAM.WA[6]"/>
              <direct input="SLICEM_MODES.WA8" name="B_WA8" output="B_DRAM.WA[7]"/>
              <direct input="WE_MUX.WE_OUT" name="WE2" output="B_DRAM.WE"/>
              <direct input="SLICEM_MODES.C1" name="C1" output="C_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.C2" name="C2" output="C_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.C3" name="C3" output="C_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.C4" name="C4" output="C_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.C5" name="C5" output="C_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.C6" name="C6" output="C_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="CMEMCLK" output="C_DRAM.CLK">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.CLK = DLUT.RAM
            </meta>
                </metadata>
              </direct>
              <mux input="SLICEM_MODES.DI DI64_STUB[0].DO SLICEM_MODES.CI" name="CDI1MUX" output="C_DRAM.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = CLUT.DI1MUX.DI_DMC31
              DI64_STUB[0].DO = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
                <pack_pattern in_port="DI64_STUB[0].DO" name="DRAM_DP" out_port="C_DRAM.DI1"/>
              </mux>
              <direct input="SLICEM_MODES.CX" name="C_DI2" output="C_DRAM.DI2"/>
              <direct input="SLICEM_MODES.D1" name="WC1" output="C_DRAM.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WC2" output="C_DRAM.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WC3" output="C_DRAM.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WC4" output="C_DRAM.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WC5" output="C_DRAM.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WC6" output="C_DRAM.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="C_WA7" output="C_DRAM.WA[6]"/>
              <direct input="SLICEM_MODES.WA8" name="C_WA8" output="C_DRAM.WA[7]"/>
              <direct input="WE_MUX.WE_OUT" name="WE3" output="C_DRAM.WE"/>
              <direct input="SLICEM_MODES.DI" name="CI_STUB" output="DI64_STUB[0].DI"/>
              <direct input="SLICEM_MODES.DI" name="BI_STUB" output="DI64_STUB[1].DI"/>
              <direct input="B_DRAM.DO1" name="AI_STUB" output="DI64_STUB[2].DI"/>
              <direct input="C_DRAM.DO6_32" name="DPO_0" output="DRAM_2_OUTPUT_STUB[0].DPO">
                <pack_pattern in_port="C_DRAM.DO6_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[0].DPO"/>
              </direct>
              <direct input="D_DRAM.SO6_32" name="SPO_0" output="DRAM_2_OUTPUT_STUB[0].SPO">
                <pack_pattern in_port="D_DRAM.SO6_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[0].SPO"/>
              </direct>
              <direct input="C_DRAM.DO5_32" name="DPO_1" output="DRAM_2_OUTPUT_STUB[1].DPO">
                <pack_pattern in_port="C_DRAM.DO5_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[1].DPO"/>
              </direct>
              <direct input="D_DRAM.SO5_32" name="SPO_1" output="DRAM_2_OUTPUT_STUB[1].SPO">
                <pack_pattern in_port="D_DRAM.SO5_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[1].SPO"/>
              </direct>
              <direct input="A_DRAM.DO6_32" name="DPO_2" output="DRAM_2_OUTPUT_STUB[2].DPO">
                <pack_pattern in_port="A_DRAM.DO6_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[2].DPO"/>
              </direct>
              <direct input="B_DRAM.DO6_32" name="SPO_2" output="DRAM_2_OUTPUT_STUB[2].SPO">
                <pack_pattern in_port="B_DRAM.DO6_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[2].SPO"/>
              </direct>
              <direct input="A_DRAM.DO5_32" name="DPO_3" output="DRAM_2_OUTPUT_STUB[3].DPO">
                <pack_pattern in_port="A_DRAM.DO5_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[3].DPO"/>
              </direct>
              <direct input="B_DRAM.DO5_32" name="SPO_3" output="DRAM_2_OUTPUT_STUB[3].SPO">
                <pack_pattern in_port="B_DRAM.DO5_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[3].SPO"/>
              </direct>
              <direct input="C_DRAM.DO6" name="DPO_4" output="DRAM_2_OUTPUT_STUB[4].DPO">
                <pack_pattern in_port="C_DRAM.DO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[4].DPO"/>
              </direct>
              <direct input="D_DRAM.SO6" name="SPO_4" output="DRAM_2_OUTPUT_STUB[4].SPO">
                <pack_pattern in_port="D_DRAM.SO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[4].SPO"/>
              </direct>
              <direct input="A_DRAM.DO6" name="DPO_5" output="DRAM_2_OUTPUT_STUB[5].DPO">
                <pack_pattern in_port="A_DRAM.DO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[5].DPO"/>
              </direct>
              <direct input="B_DRAM.DO6" name="SPO_5" output="DRAM_2_OUTPUT_STUB[5].SPO">
                <pack_pattern in_port="B_DRAM.DO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[5].SPO"/>
              </direct>
              <direct input="A_DRAM.DO6_32" name="DOA32" output="DRAM_4_OUTPUT_STUB[0].DOA">
                <pack_pattern in_port="A_DRAM.DO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOA"/>
              </direct>
              <direct input="B_DRAM.DO6_32" name="DOB32" output="DRAM_4_OUTPUT_STUB[0].DOB">
                <pack_pattern in_port="B_DRAM.DO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOB"/>
              </direct>
              <direct input="C_DRAM.DO6_32" name="DOC32" output="DRAM_4_OUTPUT_STUB[0].DOC">
                <pack_pattern in_port="C_DRAM.DO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOC"/>
              </direct>
              <direct input="D_DRAM.SO6_32" name="DOD32" output="DRAM_4_OUTPUT_STUB[0].DOD">
                <pack_pattern in_port="D_DRAM.SO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOD"/>
              </direct>
              <direct input="A_DRAM.DO6" name="DOA" output="DRAM_4_OUTPUT_STUB[1].DOA">
                <pack_pattern in_port="A_DRAM.DO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOA"/>
              </direct>
              <direct input="B_DRAM.DO6" name="DOB" output="DRAM_4_OUTPUT_STUB[1].DOB">
                <pack_pattern in_port="B_DRAM.DO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOB"/>
              </direct>
              <direct input="C_DRAM.DO6" name="DOC" output="DRAM_4_OUTPUT_STUB[1].DOC">
                <pack_pattern in_port="C_DRAM.DO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOC"/>
              </direct>
              <direct input="D_DRAM.SO6" name="DOD" output="DRAM_4_OUTPUT_STUB[1].DOD">
                <pack_pattern in_port="D_DRAM.SO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOD"/>
              </direct>
              <direct input="A_DRAM.DO5_32" name="DOA32_LO" output="DRAM_8_OUTPUT_STUB.DOA0">
                <pack_pattern in_port="A_DRAM.DO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOA0"/>
              </direct>
              <direct input="A_DRAM.DO6_32" name="DOA32_HI" output="DRAM_8_OUTPUT_STUB.DOA1">
                <pack_pattern in_port="A_DRAM.DO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOA1"/>
              </direct>
              <direct input="B_DRAM.DO5_32" name="DOB32_LO" output="DRAM_8_OUTPUT_STUB.DOB0">
                <pack_pattern in_port="B_DRAM.DO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOB0"/>
              </direct>
              <direct input="B_DRAM.DO6_32" name="DOB32_HI" output="DRAM_8_OUTPUT_STUB.DOB1">
                <pack_pattern in_port="B_DRAM.DO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOB1"/>
              </direct>
              <direct input="C_DRAM.DO5_32" name="DOC32_LO" output="DRAM_8_OUTPUT_STUB.DOC0">
                <pack_pattern in_port="C_DRAM.DO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOC0"/>
              </direct>
              <direct input="C_DRAM.DO6_32" name="DOC32_HI" output="DRAM_8_OUTPUT_STUB.DOC1">
                <pack_pattern in_port="C_DRAM.DO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOC1"/>
              </direct>
              <direct input="D_DRAM.SO5_32" name="DOD32_LO" output="DRAM_8_OUTPUT_STUB.DOD0">
                <pack_pattern in_port="D_DRAM.SO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOD0"/>
              </direct>
              <direct input="D_DRAM.SO6_32" name="DOD32_HI" output="DRAM_8_OUTPUT_STUB.DOD1">
                <pack_pattern in_port="D_DRAM.SO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOD1"/>
              </direct>
              <direct input="SLICEM_MODES.D1" name="D1" output="D_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.D2" name="D2" output="D_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.D3" name="D3" output="D_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.D4" name="D4" output="D_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.D5" name="D5" output="D_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.D6" name="D6" output="D_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="DMEMCLK" output="D_DRAM.CLK"/>
              <direct input="SLICEM_MODES.DI" name="D_DI1" output="D_DRAM.DI1"/>
              <direct input="SLICEM_MODES.DX" name="D_DI2" output="D_DRAM.DI2"/>
              <direct input="SLICEM_MODES.WA7" name="D_WA7" output="D_DRAM.WA7"/>
              <direct input="SLICEM_MODES.WA8" name="D_WA8" output="D_DRAM.WA8"/>
              <direct input="WE_MUX.WE_OUT" name="WE4" output="D_DRAM.WE"/>
              <direct input="B_DRAM.DO6" name="F7AMUX_I0" output="F7AMUX.I0">
                <pack_pattern in_port="B_DRAM.DO6" name="DRAM256" out_port="F7AMUX.I0"/>
              </direct>
              <direct input="A_DRAM.DO6" name="F7AMUX_I1" output="F7AMUX.I1">
                <pack_pattern in_port="A_DRAM.DO6" name="DRAM256" out_port="F7AMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.AX" name="F7AMUX_S" output="F7AMUX.S"/>
              <direct input="D_DRAM.SO6" name="F7BMUX_I0" output="F7BMUX.I0">
                <pack_pattern in_port="D_DRAM.SO6" name="DRAM256" out_port="F7BMUX.I0"/>
              </direct>
              <direct input="C_DRAM.DO6" name="F7BMUX_I1" output="F7BMUX.I1">
                <pack_pattern in_port="C_DRAM.DO6" name="DRAM256" out_port="F7BMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.CX" name="F7BMUX_S" output="F7BMUX.S"/>
              <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
                <pack_pattern in_port="F7BMUX.O" name="DRAM256" out_port="F8MUX.I0"/>
              </direct>
              <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
                <pack_pattern in_port="F7AMUX.O" name="DRAM256" out_port="F8MUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.BX" name="F8MUX_S" output="F8MUX.S"/>
              <mux input="A_DRAM.O5 DRAM_2_OUTPUT_STUB[3].DPO_OUT DRAM_8_OUTPUT_STUB.DOA0_OUT" name="AO5" output="SLICEM_MODES.AO5"/>
              <mux input="A_DRAM.O6 DRAM_2_OUTPUT_STUB[2].DPO_OUT DRAM_2_OUTPUT_STUB[5].DPO_OUT DRAM_4_OUTPUT_STUB[0].DOA_OUT DRAM_4_OUTPUT_STUB[1].DOA_OUT DRAM_8_OUTPUT_STUB.DOA1_OUT" name="AO6" output="SLICEM_MODES.AO6"/>
              <mux input="B_DRAM.O5 DRAM_2_OUTPUT_STUB[3].SPO_OUT DRAM_8_OUTPUT_STUB.DOB0_OUT" name="BO5" output="SLICEM_MODES.BO5"/>
              <mux input="B_DRAM.O6 DRAM_2_OUTPUT_STUB[2].SPO_OUT DRAM_2_OUTPUT_STUB[5].SPO_OUT DRAM_4_OUTPUT_STUB[0].DOB_OUT DRAM_4_OUTPUT_STUB[1].DOB_OUT DRAM_8_OUTPUT_STUB.DOB1_OUT" name="BO6" output="SLICEM_MODES.BO6"/>
              <mux input="C_DRAM.O5 DRAM_2_OUTPUT_STUB[1].DPO_OUT DRAM_8_OUTPUT_STUB.DOC0_OUT" name="CO5" output="SLICEM_MODES.CO5"/>
              <mux input="C_DRAM.O6 DRAM_2_OUTPUT_STUB[0].DPO_OUT DRAM_2_OUTPUT_STUB[4].DPO_OUT DRAM_4_OUTPUT_STUB[0].DOC_OUT DRAM_4_OUTPUT_STUB[1].DOC_OUT DRAM_8_OUTPUT_STUB.DOC1_OUT" name="CO6" output="SLICEM_MODES.CO6"/>
              <mux input="D_DRAM.O5 DRAM_2_OUTPUT_STUB[1].SPO_OUT DRAM_8_OUTPUT_STUB.DOD0_OUT" name="DO5" output="SLICEM_MODES.DO5"/>
              <mux input="D_DRAM.O6 DRAM_2_OUTPUT_STUB[0].SPO_OUT DRAM_2_OUTPUT_STUB[4].SPO_OUT DRAM_4_OUTPUT_STUB[0].DOD_OUT DRAM_4_OUTPUT_STUB[1].DOD_OUT DRAM_8_OUTPUT_STUB.DOD1_OUT" name="DO6" output="SLICEM_MODES.DO6"/>
              <direct input="F7AMUX.O" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <direct input="F7BMUX.O" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="F8MUX.O" name="F8MUX_O" output="SLICEM_MODES.F8MUX_O"/>
              <direct input="SLICEM_MODES.CE" name="CE_TO_WE_MUX" output="WE_MUX.CE"/>
              <direct input="SLICEM_MODES.WE" name="WE_TO_WE_MUX" output="WE_MUX.WE"/>
            </interconnect>
          </mode>
          <mode name="DRAM128">
            <pb_type name="D_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA7" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_SINGLE_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="6.16e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="2.1300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64_for_RAM128X1D.WA" min="3.47e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64_for_RAM128X1D.WA7" min="3.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64_for_RAM128X1D.WE" min="3.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="3.1e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="1.5300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64_for_RAM128X1D.DI" min="3.47e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="D_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="D_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="D_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="D_DRAM128.WA7" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="D_DRAM128.A" name="WA" output="DPRAM64_for_RAM128X1D.WA"/>
                  <direct input="D_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="D_DRAM128.O6"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">DLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="C_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA" num_pins="7"/>
              <input name="WE" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_DUAL_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="6.16e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="2.1300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64_for_RAM128X1D.WA" min="3.4000000000000007e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64_for_RAM128X1D.WA7" min="3.4000000000000007e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64_for_RAM128X1D.WE" min="3.4000000000000007e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="4.57e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="1.5200000000000002e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64_for_RAM128X1D.DI" min="3.4000000000000007e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="DO6" output="C_DRAM128.DO6"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="C_DRAM128.O6"/>
                  <direct input="C_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="C_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="C_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="C_DRAM128.WA[6]" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="C_DRAM128.WA[5:0]" name="WA" output="DPRAM64_for_RAM128X1D.WA[5:0]"/>
                  <direct input="C_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">CLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="B_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA" num_pins="7"/>
              <input name="WE" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_DUAL_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="6.16e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="2.1300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64_for_RAM128X1D.WA" min="3.4200000000000006e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64_for_RAM128X1D.WA7" min="3.4200000000000006e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64_for_RAM128X1D.WE" min="3.4200000000000006e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="4.6100000000000006e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="1.54e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64_for_RAM128X1D.DI" min="3.4200000000000006e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="DO6" output="B_DRAM128.DO6"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="B_DRAM128.O6"/>
                  <direct input="B_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="B_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="B_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="B_DRAM128.WA[6]" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="B_DRAM128.WA[5:0]" name="WA" output="DPRAM64_for_RAM128X1D.WA[5:0]"/>
                  <direct input="B_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">BLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="A_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA" num_pins="7"/>
              <input name="WE" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_DUAL_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="6.16e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="2.1300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64_for_RAM128X1D.WA" min="4.32e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64_for_RAM128X1D.WA7" min="4.32e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64_for_RAM128X1D.WE" min="4.32e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="4.5300000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="1.55e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64_for_RAM128X1D.DI" min="4.32e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="DO6" output="A_DRAM128.DO6"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="A_DRAM128.O6"/>
                  <direct input="A_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="A_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="A_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="A_DRAM128.WA[6]" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="A_DRAM128.WA[5:0]" name="WA" output="DPRAM64_for_RAM128X1D.WA[5:0]"/>
                  <direct input="A_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">ALUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7AMUX.I0" max="1.8900000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
              <delay_constant in_port="F7AMUX.I1" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.4e-11"/>
              <delay_constant in_port="F7AMUX.S" max="2.92e-10" out_port="F7AMUX.O" min="9e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7BMUX.I0" max="2.1900000000000002e-10" out_port="F7BMUX.O" min="6.400000000000001e-11"/>
              <delay_constant in_port="F7BMUX.I1" max="2.2500000000000002e-10" out_port="F7BMUX.O" min="6.6e-11"/>
              <delay_constant in_port="F7BMUX.S" max="3.14e-10" out_port="F7BMUX.O" min="9.6e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_2_OUTPUT_STUB" name="DRAM_2_OUTPUT_STUB" num_pb="1">
              <input name="DPO" num_pins="1"/>
              <input name="SPO" num_pins="1"/>
              <output name="DPO_OUT" num_pins="1"/>
              <output name="SPO_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.DPO" max="0" out_port="DRAM_2_OUTPUT_STUB.DPO_OUT"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.SPO" max="0" out_port="DRAM_2_OUTPUT_STUB.SPO_OUT"/>
            </pb_type>
            <pb_type name="WE_MUX" num_pb="1">
              <input name="CE" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="WE_OUT" num_pins="1"/>
              <interconnect>
                <mux input="WE_MUX.CE WE_MUX.WE" name="WE_MUX" output="WE_MUX.WE_OUT">
                  <metadata>
                    <meta name="fasm_mux">
                WE_MUX.CE = WEMUX.CE
                WE_MUX.WE = NULL
              </meta>
                  </metadata>
                </mux>
              </interconnect>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">routing</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- W Address lines come in on the DLUT pins and go to all the LUTs.
            -->
              <!-- Direct DI1 inputs -->
              <!-- TODO: ensure BLUT.DI1MUX is set correctly for SLICEM_MODES.DI/BI

          For now, the FASM features are emitted to ensure that the mux
          is set correctly, and it there is a mux conflict it will arise
          during fasm2frames.
        -->
              <!-- WE inputs -->
              <!-- Outputs -->
              <!-- F7AMUX inputs -->
              <!-- F7BMUX inputs -->
              <direct input="SLICEM_MODES.A1" name="A1" output="A_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.A2" name="A2" output="A_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.A3" name="A3" output="A_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.A4" name="A4" output="A_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.A5" name="A5" output="A_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.A6" name="A6" output="A_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="AMEMCLK" output="A_DRAM128.CLK"/>
              <mux input="SLICEM_MODES.DI SLICEM_MODES.BI SLICEM_MODES.AI" name="ADI1MUX" output="A_DRAM128.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.BI
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.D1" name="WA1" output="A_DRAM128.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WA2" output="A_DRAM128.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WA3" output="A_DRAM128.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WA4" output="A_DRAM128.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WA5" output="A_DRAM128.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WA6" output="A_DRAM128.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="WA7" output="A_DRAM128.WA[6]"/>
              <direct input="WE_MUX.WE_OUT" name="WE1" output="A_DRAM128.WE"/>
              <direct input="SLICEM_MODES.B1" name="B1" output="B_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.B2" name="B2" output="B_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.B3" name="B3" output="B_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.B4" name="B4" output="B_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.B5" name="B5" output="B_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.B6" name="B6" output="B_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="BMEMCLK" output="B_DRAM128.CLK"/>
              <mux input="SLICEM_MODES.DI SLICEM_MODES.BI" name="BDI1MUX" output="B_DRAM128.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.D1" name="WB1" output="B_DRAM128.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WB2" output="B_DRAM128.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WB3" output="B_DRAM128.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WB4" output="B_DRAM128.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WB5" output="B_DRAM128.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WB6" output="B_DRAM128.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="WB7" output="B_DRAM128.WA[6]"/>
              <direct input="WE_MUX.WE_OUT" name="WE2" output="B_DRAM128.WE"/>
              <direct input="SLICEM_MODES.C1" name="C1" output="C_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.C2" name="C2" output="C_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.C3" name="C3" output="C_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.C4" name="C4" output="C_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.C5" name="C5" output="C_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.C6" name="C6" output="C_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="CMEMCLK" output="C_DRAM128.CLK"/>
              <mux input="SLICEM_MODES.DI SLICEM_MODES.CI" name="CDI1MUX" output="C_DRAM128.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.D1" name="WC1" output="C_DRAM128.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WC2" output="C_DRAM128.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WC3" output="C_DRAM128.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WC4" output="C_DRAM128.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WC5" output="C_DRAM128.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WC6" output="C_DRAM128.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="WC7" output="C_DRAM128.WA[6]"/>
              <direct input="WE_MUX.WE_OUT" name="WE3" output="C_DRAM128.WE"/>
              <direct input="F7AMUX.O" name="DPO" output="DRAM_2_OUTPUT_STUB.DPO">
                <pack_pattern in_port="F7AMUX.O" name="DRAM128_DP" out_port="DRAM_2_OUTPUT_STUB.DPO"/>
              </direct>
              <direct input="F7BMUX.O" name="SPO" output="DRAM_2_OUTPUT_STUB.SPO">
                <pack_pattern in_port="F7BMUX.O" name="DRAM128_DP" out_port="DRAM_2_OUTPUT_STUB.SPO"/>
              </direct>
              <direct input="SLICEM_MODES.D1" name="D1" output="D_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.D2" name="D2" output="D_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.D3" name="D3" output="D_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.D4" name="D4" output="D_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.D5" name="D5" output="D_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.D6" name="D6" output="D_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="DMEMCLK" output="D_DRAM128.CLK"/>
              <direct input="SLICEM_MODES.DI" name="DI" output="D_DRAM128.DI1"/>
              <direct input="SLICEM_MODES.WA7" name="WD7" output="D_DRAM128.WA7"/>
              <direct input="WE_MUX.WE_OUT" name="WE4" output="D_DRAM128.WE"/>
              <mux input="B_DRAM128.DO6" name="F7AMUX_I0" output="F7AMUX.I0">
                <pack_pattern in_port="B_DRAM128.DO6" name="DRAM128" out_port="F7AMUX.I0"/>
                <pack_pattern in_port="B_DRAM128.DO6" name="DRAM128_DP" out_port="F7AMUX.I0"/>
              </mux>
              <direct input="A_DRAM128.DO6" name="F7AMUX_I1" output="F7AMUX.I1">
                <pack_pattern in_port="A_DRAM128.DO6" name="DRAM128" out_port="F7AMUX.I1"/>
                <pack_pattern in_port="A_DRAM128.DO6" name="DRAM128_DP" out_port="F7AMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.AX" name="F7AMUX_S" output="F7AMUX.S"/>
              <direct input="D_DRAM128.O6" name="F7BMUX_I0" output="F7BMUX.I0">
                <pack_pattern in_port="D_DRAM128.O6" name="DRAM128" out_port="F7BMUX.I0"/>
                <pack_pattern in_port="D_DRAM128.O6" name="DRAM128_DP" out_port="F7BMUX.I0"/>
              </direct>
              <direct input="C_DRAM128.DO6" name="F7BMUX_I1" output="F7BMUX.I1">
                <pack_pattern in_port="C_DRAM128.DO6" name="DRAM128" out_port="F7BMUX.I1"/>
                <pack_pattern in_port="C_DRAM128.DO6" name="DRAM128_DP" out_port="F7BMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.CX" name="F7BMUX_S" output="F7BMUX.S"/>
              <direct input="A_DRAM128.O6" name="AO6" output="SLICEM_MODES.AO6"/>
              <direct input="B_DRAM128.O6" name="BO6" output="SLICEM_MODES.BO6"/>
              <direct input="C_DRAM128.O6" name="CO6" output="SLICEM_MODES.CO6"/>
              <direct input="D_DRAM128.O6" name="DO6" output="SLICEM_MODES.DO6"/>
              <mux input="F7AMUX.O DRAM_2_OUTPUT_STUB.DPO_OUT" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <mux input="F7BMUX.O DRAM_2_OUTPUT_STUB.SPO_OUT" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="SLICEM_MODES.CE" name="CE_TO_WE_MUX" output="WE_MUX.CE"/>
              <direct input="SLICEM_MODES.WE" name="WE_TO_WE_MUX" output="WE_MUX.WE"/>
            </interconnect>
          </mode>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <interconnect>
          <!-- SLICEM_MODES inputs -->
          <!-- SLICEM_MODES Outputs -->
          <!-- A-DX inputs -->
          <!-- [A-F]Q outputs -->
          <!-- A-D output -->
          <!-- AMUX-DMUX output -->
          <!-- Carry -->
          <!-- Clock, Clock Enable and Reset -->
          <!-- WA7 and WA8 -->
          <direct input="SLICEM_MODES.AMC31" name="SLICEM_MODES.AMC31_to_SLICEM.AMC31" output="COMMON_SLICE.AMC31"/>
          <direct input="SLICEM_MODES.AO5" name="AO5" output="COMMON_SLICE.AO5"/>
          <direct input="SLICEM_MODES.AO6" name="AO6" output="COMMON_SLICE.AO6"/>
          <direct input="SLICEM.AX" name="AX" output="COMMON_SLICE.AX"/>
          <direct input="SLICEM_MODES.BO5" name="BO5" output="COMMON_SLICE.BO5"/>
          <direct input="SLICEM_MODES.BO6" name="BO6" output="COMMON_SLICE.BO6"/>
          <direct input="SLICEM.BX" name="BX" output="COMMON_SLICE.BX"/>
          <direct input="SLICEM.CE" name="CE" output="COMMON_SLICE.CE"/>
          <direct input="SLICEM.CIN" name="CIN" output="COMMON_SLICE.CIN"/>
          <direct input="SLICEM.CLK" name="CK" output="COMMON_SLICE.CLK"/>
          <direct input="SLICEM_MODES.CO5" name="CO5" output="COMMON_SLICE.CO5"/>
          <direct input="SLICEM_MODES.CO6" name="CO6" output="COMMON_SLICE.CO6"/>
          <direct input="SLICEM.CX" name="CX" output="COMMON_SLICE.CX"/>
          <direct input="SLICEM_MODES.DO5" name="DO5" output="COMMON_SLICE.DO5"/>
          <direct input="SLICEM_MODES.DO6" name="DO6" output="COMMON_SLICE.DO6"/>
          <direct input="SLICEM.DX" name="DX" output="COMMON_SLICE.DX"/>
          <direct input="SLICEM_MODES.F7AMUX_O" name="F7AMUX_O" output="COMMON_SLICE.F7AMUX_O"/>
          <direct input="SLICEM_MODES.F7BMUX_O" name="F7BMUX_O" output="COMMON_SLICE.F7BMUX_O"/>
          <direct input="SLICEM_MODES.F8MUX_O" name="F8MUX_O" output="COMMON_SLICE.F8MUX_O"/>
          <direct input="SLICEM.SR" name="SR" output="COMMON_SLICE.SR"/>
          <direct input="COMMON_SLICE.AMUX" name="SLICEM_AMUX" output="SLICEM.AMUX"/>
          <direct input="COMMON_SLICE.AQ" name="AQ" output="SLICEM.AQ"/>
          <direct input="COMMON_SLICE.A" name="SLICEM_AOUT" output="SLICEM.A"/>
          <direct input="COMMON_SLICE.BMUX" name="SLICEM_BMUX" output="SLICEM.BMUX"/>
          <direct input="COMMON_SLICE.BQ" name="BQ" output="SLICEM.BQ"/>
          <direct input="COMMON_SLICE.B" name="SLICEM_BOUT" output="SLICEM.B"/>
          <direct input="COMMON_SLICE.CMUX" name="SLICEM_CMUX" output="SLICEM.CMUX"/>
          <direct input="COMMON_SLICE.COUT" name="COUT" output="SLICEM.COUT"/>
          <direct input="COMMON_SLICE.CQ" name="CQ" output="SLICEM.CQ"/>
          <direct input="COMMON_SLICE.C" name="SLICEM_COUT" output="SLICEM.C"/>
          <direct input="COMMON_SLICE.DMUX" name="SLICEM_DMUX" output="SLICEM.DMUX"/>
          <direct input="COMMON_SLICE.DQ" name="DQ" output="SLICEM.DQ"/>
          <direct input="COMMON_SLICE.D" name="SLICEM_DOUT" output="SLICEM.D"/>
          <direct input="SLICEM.A1" name="A1" output="SLICEM_MODES.A1"/>
          <direct input="SLICEM.A2" name="A2" output="SLICEM_MODES.A2"/>
          <direct input="SLICEM.A3" name="A3" output="SLICEM_MODES.A3"/>
          <direct input="SLICEM.A4" name="A4" output="SLICEM_MODES.A4"/>
          <direct input="SLICEM.A5" name="A5" output="SLICEM_MODES.A5"/>
          <direct input="SLICEM.A6" name="A6" output="SLICEM_MODES.A6"/>
          <direct input="SLICEM.AI" name="AI" output="SLICEM_MODES.AI"/>
          <direct input="SLICEM.AX" name="AX2" output="SLICEM_MODES.AX"/>
          <direct input="SLICEM.B1" name="B1" output="SLICEM_MODES.B1"/>
          <direct input="SLICEM.B2" name="B2" output="SLICEM_MODES.B2"/>
          <direct input="SLICEM.B3" name="B3" output="SLICEM_MODES.B3"/>
          <direct input="SLICEM.B4" name="B4" output="SLICEM_MODES.B4"/>
          <direct input="SLICEM.B5" name="B5" output="SLICEM_MODES.B5"/>
          <direct input="SLICEM.B6" name="B6" output="SLICEM_MODES.B6"/>
          <direct input="SLICEM.BI" name="BI" output="SLICEM_MODES.BI"/>
          <direct input="SLICEM.BX" name="BX2" output="SLICEM_MODES.BX"/>
          <direct input="SLICEM.C1" name="C1" output="SLICEM_MODES.C1"/>
          <direct input="SLICEM.C2" name="C2" output="SLICEM_MODES.C2"/>
          <direct input="SLICEM.C3" name="C3" output="SLICEM_MODES.C3"/>
          <direct input="SLICEM.C4" name="C4" output="SLICEM_MODES.C4"/>
          <direct input="SLICEM.C5" name="C5" output="SLICEM_MODES.C5"/>
          <direct input="SLICEM.C6" name="C6" output="SLICEM_MODES.C6"/>
          <direct input="SLICEM.CE" name="CE2" output="SLICEM_MODES.CE"/>
          <direct input="SLICEM.CI" name="CI" output="SLICEM_MODES.CI"/>
          <direct input="SLICEM.CLK" name="CK2" output="SLICEM_MODES.CLK"/>
          <direct input="SLICEM.CX" name="CX2" output="SLICEM_MODES.CX"/>
          <direct input="SLICEM.D1" name="D1" output="SLICEM_MODES.D1"/>
          <direct input="SLICEM.D2" name="D2" output="SLICEM_MODES.D2"/>
          <direct input="SLICEM.D3" name="D3" output="SLICEM_MODES.D3"/>
          <direct input="SLICEM.D4" name="D4" output="SLICEM_MODES.D4"/>
          <direct input="SLICEM.D5" name="D5" output="SLICEM_MODES.D5"/>
          <direct input="SLICEM.D6" name="D6" output="SLICEM_MODES.D6"/>
          <direct input="SLICEM.DI" name="DI" output="SLICEM_MODES.DI"/>
          <direct input="SLICEM.DX" name="DX2" output="SLICEM_MODES.DX"/>
          <direct input="SLICEM.CX" name="WA7" output="SLICEM_MODES.WA7">
            <metadata>
              <meta name="fasm_mux">
          SLICEM.CX = WA7USED
        </meta>
            </metadata>
          </direct>
          <direct input="SLICEM.BX" name="WA8" output="SLICEM_MODES.WA8">
            <metadata>
              <meta name="fasm_mux">
          SLICEM.BX = WA8USED
        </meta>
            </metadata>
          </direct>
          <direct input="SLICEM.WE" name="WE2" output="SLICEM_MODES.WE"/>
        </interconnect>
        <metadata>
          <meta name="type">block</meta>
          <meta name="subtype">tile</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="SLICEM.AMUX" name="SLICEM.AMUX_to_BLK-TL-SLICEM.AMUX" output="BLK-TL-SLICEM.AMUX"/>
        <direct input="SLICEM.AQ" name="SLICEM.AQ_to_BLK-TL-SLICEM.AQ" output="BLK-TL-SLICEM.AQ"/>
        <direct input="SLICEM.A" name="SLICEM.A_to_BLK-TL-SLICEM.A" output="BLK-TL-SLICEM.A"/>
        <direct input="SLICEM.BMUX" name="SLICEM.BMUX_to_BLK-TL-SLICEM.BMUX" output="BLK-TL-SLICEM.BMUX"/>
        <direct input="SLICEM.BQ" name="SLICEM.BQ_to_BLK-TL-SLICEM.BQ" output="BLK-TL-SLICEM.BQ"/>
        <direct input="SLICEM.B" name="SLICEM.B_to_BLK-TL-SLICEM.B" output="BLK-TL-SLICEM.B"/>
        <direct input="SLICEM.CMUX" name="SLICEM.CMUX_to_BLK-TL-SLICEM.CMUX" output="BLK-TL-SLICEM.CMUX"/>
        <direct input="SLICEM.COUT" name="SLICEM.COUT_to_BLK-TL-SLICEM.COUT" output="BLK-TL-SLICEM.COUT"/>
        <direct input="SLICEM.CQ" name="SLICEM.CQ_to_BLK-TL-SLICEM.CQ" output="BLK-TL-SLICEM.CQ"/>
        <direct input="SLICEM.C" name="SLICEM.C_to_BLK-TL-SLICEM.C" output="BLK-TL-SLICEM.C"/>
        <direct input="SLICEM.DMUX" name="SLICEM.DMUX_to_BLK-TL-SLICEM.DMUX" output="BLK-TL-SLICEM.DMUX"/>
        <direct input="SLICEM.DQ" name="SLICEM.DQ_to_BLK-TL-SLICEM.DQ" output="BLK-TL-SLICEM.DQ"/>
        <direct input="SLICEM.D" name="SLICEM.D_to_BLK-TL-SLICEM.D" output="BLK-TL-SLICEM.D"/>
        <direct input="BLK-TL-SLICEM.A1" name="BLK-TL-SLICEM.A1_to_SLICEM.A1" output="SLICEM.A1"/>
        <direct input="BLK-TL-SLICEM.A2" name="BLK-TL-SLICEM.A2_to_SLICEM.A2" output="SLICEM.A2"/>
        <direct input="BLK-TL-SLICEM.A3" name="BLK-TL-SLICEM.A3_to_SLICEM.A3" output="SLICEM.A3"/>
        <direct input="BLK-TL-SLICEM.A4" name="BLK-TL-SLICEM.A4_to_SLICEM.A4" output="SLICEM.A4"/>
        <direct input="BLK-TL-SLICEM.A5" name="BLK-TL-SLICEM.A5_to_SLICEM.A5" output="SLICEM.A5"/>
        <direct input="BLK-TL-SLICEM.A6" name="BLK-TL-SLICEM.A6_to_SLICEM.A6" output="SLICEM.A6"/>
        <direct input="BLK-TL-SLICEM.AI" name="BLK-TL-SLICEM.AI_to_SLICEM.AI" output="SLICEM.AI"/>
        <direct input="BLK-TL-SLICEM.AX" name="BLK-TL-SLICEM.AX_to_SLICEM.AX" output="SLICEM.AX"/>
        <direct input="BLK-TL-SLICEM.B1" name="BLK-TL-SLICEM.B1_to_SLICEM.B1" output="SLICEM.B1"/>
        <direct input="BLK-TL-SLICEM.B2" name="BLK-TL-SLICEM.B2_to_SLICEM.B2" output="SLICEM.B2"/>
        <direct input="BLK-TL-SLICEM.B3" name="BLK-TL-SLICEM.B3_to_SLICEM.B3" output="SLICEM.B3"/>
        <direct input="BLK-TL-SLICEM.B4" name="BLK-TL-SLICEM.B4_to_SLICEM.B4" output="SLICEM.B4"/>
        <direct input="BLK-TL-SLICEM.B5" name="BLK-TL-SLICEM.B5_to_SLICEM.B5" output="SLICEM.B5"/>
        <direct input="BLK-TL-SLICEM.B6" name="BLK-TL-SLICEM.B6_to_SLICEM.B6" output="SLICEM.B6"/>
        <direct input="BLK-TL-SLICEM.BI" name="BLK-TL-SLICEM.BI_to_SLICEM.BI" output="SLICEM.BI"/>
        <direct input="BLK-TL-SLICEM.BX" name="BLK-TL-SLICEM.BX_to_SLICEM.BX" output="SLICEM.BX"/>
        <direct input="BLK-TL-SLICEM.C1" name="BLK-TL-SLICEM.C1_to_SLICEM.C1" output="SLICEM.C1"/>
        <direct input="BLK-TL-SLICEM.C2" name="BLK-TL-SLICEM.C2_to_SLICEM.C2" output="SLICEM.C2"/>
        <direct input="BLK-TL-SLICEM.C3" name="BLK-TL-SLICEM.C3_to_SLICEM.C3" output="SLICEM.C3"/>
        <direct input="BLK-TL-SLICEM.C4" name="BLK-TL-SLICEM.C4_to_SLICEM.C4" output="SLICEM.C4"/>
        <direct input="BLK-TL-SLICEM.C5" name="BLK-TL-SLICEM.C5_to_SLICEM.C5" output="SLICEM.C5"/>
        <direct input="BLK-TL-SLICEM.C6" name="BLK-TL-SLICEM.C6_to_SLICEM.C6" output="SLICEM.C6"/>
        <direct input="BLK-TL-SLICEM.CE" name="BLK-TL-SLICEM.CE_to_SLICEM.CE" output="SLICEM.CE"/>
        <direct input="BLK-TL-SLICEM.CIN" name="BLK-TL-SLICEM.CIN_to_SLICEM.CIN" output="SLICEM.CIN"/>
        <direct input="BLK-TL-SLICEM.CI" name="BLK-TL-SLICEM.CI_to_SLICEM.CI" output="SLICEM.CI"/>
        <direct input="BLK-TL-SLICEM.CLK" name="BLK-TL-SLICEM.CLK_to_SLICEM.CLK" output="SLICEM.CLK"/>
        <direct input="BLK-TL-SLICEM.CX" name="BLK-TL-SLICEM.CX_to_SLICEM.CX" output="SLICEM.CX"/>
        <direct input="BLK-TL-SLICEM.D1" name="BLK-TL-SLICEM.D1_to_SLICEM.D1" output="SLICEM.D1"/>
        <direct input="BLK-TL-SLICEM.D2" name="BLK-TL-SLICEM.D2_to_SLICEM.D2" output="SLICEM.D2"/>
        <direct input="BLK-TL-SLICEM.D3" name="BLK-TL-SLICEM.D3_to_SLICEM.D3" output="SLICEM.D3"/>
        <direct input="BLK-TL-SLICEM.D4" name="BLK-TL-SLICEM.D4_to_SLICEM.D4" output="SLICEM.D4"/>
        <direct input="BLK-TL-SLICEM.D5" name="BLK-TL-SLICEM.D5_to_SLICEM.D5" output="SLICEM.D5"/>
        <direct input="BLK-TL-SLICEM.D6" name="BLK-TL-SLICEM.D6_to_SLICEM.D6" output="SLICEM.D6"/>
        <direct input="BLK-TL-SLICEM.DI" name="BLK-TL-SLICEM.DI_to_SLICEM.DI" output="SLICEM.DI"/>
        <direct input="BLK-TL-SLICEM.DX" name="BLK-TL-SLICEM.DX_to_SLICEM.DX" output="SLICEM.DX"/>
        <direct input="BLK-TL-SLICEM.SR" name="BLK-TL-SLICEM.SR_to_SLICEM.SR" output="SLICEM.SR"/>
        <direct input="BLK-TL-SLICEM.WE" name="BLK-TL-SLICEM.WE_to_SLICEM.WE" output="SLICEM.WE"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-BRAM_L">
      <clock name="BRAM_FIFO18_CLKARDCLK" num_pins="1"/>
      <clock name="BRAM_FIFO18_CLKBWRCLK" num_pins="1"/>
      <clock name="BRAM_FIFO18_REGCLKARDRCLK" num_pins="1"/>
      <clock name="BRAM_FIFO18_REGCLKB" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKARDCLKL" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKARDCLKU" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKBWRCLKL" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKBWRCLKU" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKARDRCLKL" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKARDRCLKU" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKBL" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKBU" num_pins="1"/>
      <clock name="BRAM_RAMB18_CLKARDCLK" num_pins="1"/>
      <clock name="BRAM_RAMB18_CLKBWRCLK" num_pins="1"/>
      <clock name="BRAM_RAMB18_REGCLKARDRCLK" num_pins="1"/>
      <clock name="BRAM_RAMB18_REGCLKB" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR10" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR11" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR12" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR13" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR2" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR3" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR4" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR5" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR6" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR7" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR8" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR9" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRATIEHIGH0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRATIEHIGH1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBTIEHIGH0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBTIEHIGH1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR10" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR11" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR12" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR13" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR2" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR3" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR4" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR5" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR6" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR7" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR8" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR9" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI1" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI10" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI11" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI12" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI13" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI14" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI15" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI2" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI3" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI4" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI5" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI6" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI7" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI8" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI9" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI1" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI10" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI11" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI12" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI13" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI14" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI15" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI2" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI3" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI4" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI5" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI6" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI7" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI8" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI9" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPADIP0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPADIP1" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPBDIP0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPBDIP1" num_pins="1"/>
      <input name="BRAM_FIFO18_ENARDEN" num_pins="1"/>
      <input name="BRAM_FIFO18_ENBWREN" num_pins="1"/>
      <input name="BRAM_FIFO18_REGCEAREGCE" num_pins="1"/>
      <input name="BRAM_FIFO18_REGCEB" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTRAMARSTRAM" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTRAMB" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTREGARSTREG" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTREGB" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA0" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA1" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA2" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA3" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE0" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE1" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE2" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE3" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE4" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE5" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE6" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL15" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL9" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU9" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL15" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL9" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU9" num_pins="1"/>
      <input name="BRAM_FIFO36_CASCADEINA" num_pins="1"/>
      <input name="BRAM_FIFO36_CASCADEINB" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPU1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPU1" num_pins="1"/>
      <input name="BRAM_FIFO36_ENARDENL" num_pins="1"/>
      <input name="BRAM_FIFO36_ENARDENU" num_pins="1"/>
      <input name="BRAM_FIFO36_ENBWRENL" num_pins="1"/>
      <input name="BRAM_FIFO36_ENBWRENU" num_pins="1"/>
      <input name="BRAM_FIFO36_INJECTDBITERR" num_pins="1"/>
      <input name="BRAM_FIFO36_INJECTSBITERR" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEAREGCEL" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEAREGCEU" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEBL" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEBU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMARSTRAMLRST" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMARSTRAMU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMBL" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMBU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGARSTREGL" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGARSTREGU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGBL" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGBU" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTBRAMRST" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT10" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT11" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT12" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT5" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT6" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT7" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT8" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT9" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTFLAGIN" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTOFF" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDCNTOFF" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS10" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS11" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS12" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS5" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS6" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS7" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS8" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS9" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWRCNTOFF" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS10" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS11" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS12" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS5" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS6" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS7" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS8" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS9" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL4" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL5" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL6" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL7" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU4" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU5" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU6" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU7" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR10" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR11" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR12" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR13" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR2" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR3" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR4" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR5" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR6" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR7" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR8" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR9" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRATIEHIGH0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRATIEHIGH1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBTIEHIGH0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBTIEHIGH1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR10" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR11" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR12" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR13" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR2" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR3" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR4" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR5" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR6" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR7" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR8" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR9" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI1" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI10" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI11" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI12" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI13" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI14" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI15" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI2" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI3" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI4" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI5" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI6" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI7" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI8" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI9" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI1" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI10" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI11" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI12" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI13" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI14" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI15" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI2" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI3" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI4" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI5" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI6" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI7" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI8" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI9" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPADIP0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPADIP1" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPBDIP0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPBDIP1" num_pins="1"/>
      <input name="BRAM_RAMB18_ENARDEN" num_pins="1"/>
      <input name="BRAM_RAMB18_ENBWREN" num_pins="1"/>
      <input name="BRAM_RAMB18_REGCEAREGCE" num_pins="1"/>
      <input name="BRAM_RAMB18_REGCEB" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTRAMARSTRAM" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTRAMB" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTREGARSTREG" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTREGB" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA0" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA1" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA2" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA3" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE0" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE1" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE2" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE3" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE4" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE5" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE6" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE7" num_pins="1"/>
      <output name="BRAM_FIFO18_ALMOSTEMPTY" num_pins="1"/>
      <output name="BRAM_FIFO18_ALMOSTFULL" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO1" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO10" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO11" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO12" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO13" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO14" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO15" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO2" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO3" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO4" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO5" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO6" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO7" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO8" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO9" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO1" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO10" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO11" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO12" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO13" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO14" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO15" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO2" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO3" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO4" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO5" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO6" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO7" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO8" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO9" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPADOP0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPADOP1" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPBDOP0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPBDOP1" num_pins="1"/>
      <output name="BRAM_FIFO18_EMPTY" num_pins="1"/>
      <output name="BRAM_FIFO18_FULL" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO18_RDERR" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO18_WRERR" num_pins="1"/>
      <output name="BRAM_FIFO36_ALMOSTEMPTY" num_pins="1"/>
      <output name="BRAM_FIFO36_ALMOSTFULL" num_pins="1"/>
      <output name="BRAM_FIFO36_CASCADEOUTA" num_pins="1"/>
      <output name="BRAM_FIFO36_CASCADEOUTB" num_pins="1"/>
      <output name="BRAM_FIFO36_DBITERR" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPU1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPU1" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY0" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY1" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY2" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY3" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY4" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY5" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY6" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY7" num_pins="1"/>
      <output name="BRAM_FIFO36_EMPTY" num_pins="1"/>
      <output name="BRAM_FIFO36_FULL" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT12" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO36_RDERR" num_pins="1"/>
      <output name="BRAM_FIFO36_SBITERR" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT0" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT1" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT2" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT3" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT4" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT12" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO36_WRERR" num_pins="1"/>
      <output name="BRAM_RAMB18_ALMOSTEMPTY" num_pins="1"/>
      <output name="BRAM_RAMB18_ALMOSTFULL" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO1" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO10" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO11" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO12" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO13" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO14" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO15" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO2" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO3" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO4" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO5" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO6" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO7" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO8" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO9" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO1" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO10" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO11" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO12" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO13" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO14" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO15" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO2" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO3" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO4" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO5" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO6" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO7" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO8" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO9" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPADOP0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPADOP1" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPBDOP0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPBDOP1" num_pins="1"/>
      <output name="BRAM_RAMB18_EMPTY" num_pins="1"/>
      <output name="BRAM_RAMB18_FULL" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT0" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT1" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT10" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT11" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT2" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT3" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT4" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT5" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT6" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT7" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT8" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT9" num_pins="1"/>
      <output name="BRAM_RAMB18_RDERR" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT0" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT1" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT10" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT11" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT2" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT3" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT4" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT5" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT6" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT7" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT8" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT9" num_pins="1"/>
      <output name="BRAM_RAMB18_WRERR" num_pins="1"/>
      <pb_type name="BRAM_X0" num_pb="1">
        <clock name="RAMB36_X0Y0_CLKARDCLKL" num_pins="1"/>
        <clock name="RAMB36_X0Y0_CLKARDCLKU" num_pins="1"/>
        <clock name="RAMB36_X0Y0_CLKBWRCLKL" num_pins="1"/>
        <clock name="RAMB36_X0Y0_CLKBWRCLKU" num_pins="1"/>
        <input name="RAMB18_X0Y0_ADDRARDADDR" num_pins="14"/>
        <input name="RAMB18_X0Y0_ADDRATIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y0_ADDRBTIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y0_ADDRBWRADDR" num_pins="14"/>
        <input name="RAMB18_X0Y0_DIADI" num_pins="16"/>
        <input name="RAMB18_X0Y0_DIBDI" num_pins="16"/>
        <input name="RAMB18_X0Y0_DIPADIP" num_pins="2"/>
        <input name="RAMB18_X0Y0_DIPBDIP" num_pins="2"/>
        <input name="RAMB18_X0Y0_RDCLK" num_pins="1"/>
        <input name="RAMB18_X0Y0_RDEN" num_pins="1"/>
        <input name="RAMB18_X0Y0_RDRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y0_REGCE" num_pins="1"/>
        <input name="RAMB18_X0Y0_REGCEB" num_pins="1"/>
        <input name="RAMB18_X0Y0_REGCLKB" num_pins="1"/>
        <input name="RAMB18_X0Y0_RST" num_pins="1"/>
        <input name="RAMB18_X0Y0_RSTRAMB" num_pins="1"/>
        <input name="RAMB18_X0Y0_RSTREG" num_pins="1"/>
        <input name="RAMB18_X0Y0_RSTREGB" num_pins="1"/>
        <input name="RAMB18_X0Y0_WEA" num_pins="4"/>
        <input name="RAMB18_X0Y0_WEBWE" num_pins="8"/>
        <input name="RAMB18_X0Y0_WRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y0_WREN" num_pins="1"/>
        <input name="RAMB18_X0Y1_ADDRARDADDR" num_pins="14"/>
        <input name="RAMB18_X0Y1_ADDRATIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y1_ADDRBTIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y1_ADDRBWRADDR" num_pins="14"/>
        <input name="RAMB18_X0Y1_CLKARDCLK" num_pins="1"/>
        <input name="RAMB18_X0Y1_CLKBWRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y1_DIADI" num_pins="16"/>
        <input name="RAMB18_X0Y1_DIBDI" num_pins="16"/>
        <input name="RAMB18_X0Y1_DIPADIP" num_pins="2"/>
        <input name="RAMB18_X0Y1_DIPBDIP" num_pins="2"/>
        <input name="RAMB18_X0Y1_ENARDEN" num_pins="1"/>
        <input name="RAMB18_X0Y1_ENBWREN" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCEAREGCE" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCEB" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCLKARDRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCLKB" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTRAMARSTRAM" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTRAMB" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTREGARSTREG" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTREGB" num_pins="1"/>
        <input name="RAMB18_X0Y1_WEA" num_pins="4"/>
        <input name="RAMB18_X0Y1_WEBWE" num_pins="8"/>
        <input name="RAMB36_X0Y0_ADDRARDADDRL" num_pins="16"/>
        <input name="RAMB36_X0Y0_ADDRARDADDRU" num_pins="15"/>
        <input name="RAMB36_X0Y0_ADDRBWRADDRL" num_pins="16"/>
        <input name="RAMB36_X0Y0_ADDRBWRADDRU" num_pins="15"/>
        <input name="RAMB36_X0Y0_CASCADEINA" num_pins="1"/>
        <input name="RAMB36_X0Y0_CASCADEINB" num_pins="1"/>
        <input name="RAMB36_X0Y0_DIADI" num_pins="32"/>
        <input name="RAMB36_X0Y0_DIBDI" num_pins="32"/>
        <input name="RAMB36_X0Y0_DIPADIP" num_pins="4"/>
        <input name="RAMB36_X0Y0_DIPBDIP" num_pins="4"/>
        <input name="RAMB36_X0Y0_ENARDENL" num_pins="1"/>
        <input name="RAMB36_X0Y0_ENARDENU" num_pins="1"/>
        <input name="RAMB36_X0Y0_ENBWRENL" num_pins="1"/>
        <input name="RAMB36_X0Y0_ENBWRENU" num_pins="1"/>
        <input name="RAMB36_X0Y0_INJECTDBITERR" num_pins="1"/>
        <input name="RAMB36_X0Y0_INJECTSBITERR" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEAREGCEL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEAREGCEU" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKARDRCLKL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKARDRCLKU" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMARSTRAMLRST" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMARSTRAMU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGARSTREGL" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGARSTREGU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTBRAMRST" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTCNT" num_pins="13"/>
        <input name="RAMB36_X0Y0_TSTFLAGIN" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTIN" num_pins="5"/>
        <input name="RAMB36_X0Y0_TSTOFF" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTRDCNTOFF" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTRDOS" num_pins="13"/>
        <input name="RAMB36_X0Y0_TSTWRCNTOFF" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTWROS" num_pins="13"/>
        <input name="RAMB36_X0Y0_WEAL" num_pins="4"/>
        <input name="RAMB36_X0Y0_WEAU" num_pins="4"/>
        <input name="RAMB36_X0Y0_WEBWEL" num_pins="8"/>
        <input name="RAMB36_X0Y0_WEBWEU" num_pins="8"/>
        <output name="RAMB18_X0Y0_ALMOSTEMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y0_ALMOSTFULL" num_pins="1"/>
        <output name="RAMB18_X0Y0_DO" num_pins="32"/>
        <output name="RAMB18_X0Y0_DOP" num_pins="4"/>
        <output name="RAMB18_X0Y0_EMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y0_FULL" num_pins="1"/>
        <output name="RAMB18_X0Y0_RDCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y0_RDERR" num_pins="1"/>
        <output name="RAMB18_X0Y0_WRCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y0_WRERR" num_pins="1"/>
        <output name="RAMB18_X0Y1_ALMOSTEMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y1_ALMOSTFULL" num_pins="1"/>
        <output name="RAMB18_X0Y1_DOADO" num_pins="16"/>
        <output name="RAMB18_X0Y1_DOBDO" num_pins="16"/>
        <output name="RAMB18_X0Y1_DOPADOP" num_pins="2"/>
        <output name="RAMB18_X0Y1_DOPBDOP" num_pins="2"/>
        <output name="RAMB18_X0Y1_EMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y1_FULL" num_pins="1"/>
        <output name="RAMB18_X0Y1_RDCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y1_RDERR" num_pins="1"/>
        <output name="RAMB18_X0Y1_WRCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y1_WRERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_ALMOSTEMPTY" num_pins="1"/>
        <output name="RAMB36_X0Y0_ALMOSTFULL" num_pins="1"/>
        <output name="RAMB36_X0Y0_CASCADEOUTA" num_pins="1"/>
        <output name="RAMB36_X0Y0_CASCADEOUTB" num_pins="1"/>
        <output name="RAMB36_X0Y0_DBITERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_DOADO" num_pins="32"/>
        <output name="RAMB36_X0Y0_DOBDO" num_pins="32"/>
        <output name="RAMB36_X0Y0_DOPADOP" num_pins="4"/>
        <output name="RAMB36_X0Y0_DOPBDOP" num_pins="4"/>
        <output name="RAMB36_X0Y0_ECCPARITY" num_pins="8"/>
        <output name="RAMB36_X0Y0_EMPTY" num_pins="1"/>
        <output name="RAMB36_X0Y0_FULL" num_pins="1"/>
        <output name="RAMB36_X0Y0_RDCOUNT" num_pins="13"/>
        <output name="RAMB36_X0Y0_RDERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_SBITERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_TSTOUT" num_pins="5"/>
        <output name="RAMB36_X0Y0_WRCOUNT" num_pins="13"/>
        <output name="RAMB36_X0Y0_WRERR" num_pins="1"/>
        <pb_type name="BRAM" num_pb="1">
          <clock name="RAMB36_Y0_CLKARDCLKL" num_pins="1"/>
          <clock name="RAMB36_Y0_CLKARDCLKU" num_pins="1"/>
          <clock name="RAMB36_Y0_CLKBWRCLKL" num_pins="1"/>
          <clock name="RAMB36_Y0_CLKBWRCLKU" num_pins="1"/>
          <input name="RAMB18_Y0_ADDRARDADDR" num_pins="14"/>
          <input name="RAMB18_Y0_ADDRATIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y0_ADDRBTIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y0_ADDRBWRADDR" num_pins="14"/>
          <input name="RAMB18_Y0_DIADI" num_pins="16"/>
          <input name="RAMB18_Y0_DIBDI" num_pins="16"/>
          <input name="RAMB18_Y0_DIPADIP" num_pins="2"/>
          <input name="RAMB18_Y0_DIPBDIP" num_pins="2"/>
          <input name="RAMB18_Y0_RDCLK" num_pins="1"/>
          <input name="RAMB18_Y0_RDEN" num_pins="1"/>
          <input name="RAMB18_Y0_RDRCLK" num_pins="1"/>
          <input name="RAMB18_Y0_REGCE" num_pins="1"/>
          <input name="RAMB18_Y0_REGCEB" num_pins="1"/>
          <input name="RAMB18_Y0_REGCLKB" num_pins="1"/>
          <input name="RAMB18_Y0_RST" num_pins="1"/>
          <input name="RAMB18_Y0_RSTRAMB" num_pins="1"/>
          <input name="RAMB18_Y0_RSTREG" num_pins="1"/>
          <input name="RAMB18_Y0_RSTREGB" num_pins="1"/>
          <input name="RAMB18_Y0_WEA" num_pins="4"/>
          <input name="RAMB18_Y0_WEBWE" num_pins="8"/>
          <input name="RAMB18_Y0_WRCLK" num_pins="1"/>
          <input name="RAMB18_Y0_WREN" num_pins="1"/>
          <input name="RAMB18_Y1_ADDRARDADDR" num_pins="14"/>
          <input name="RAMB18_Y1_ADDRATIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y1_ADDRBTIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y1_ADDRBWRADDR" num_pins="14"/>
          <input name="RAMB18_Y1_CLKARDCLK" num_pins="1"/>
          <input name="RAMB18_Y1_CLKBWRCLK" num_pins="1"/>
          <input name="RAMB18_Y1_DIADI" num_pins="16"/>
          <input name="RAMB18_Y1_DIBDI" num_pins="16"/>
          <input name="RAMB18_Y1_DIPADIP" num_pins="2"/>
          <input name="RAMB18_Y1_DIPBDIP" num_pins="2"/>
          <input name="RAMB18_Y1_ENARDEN" num_pins="1"/>
          <input name="RAMB18_Y1_ENBWREN" num_pins="1"/>
          <input name="RAMB18_Y1_REGCEAREGCE" num_pins="1"/>
          <input name="RAMB18_Y1_REGCEB" num_pins="1"/>
          <input name="RAMB18_Y1_REGCLKARDRCLK" num_pins="1"/>
          <input name="RAMB18_Y1_REGCLKB" num_pins="1"/>
          <input name="RAMB18_Y1_RSTRAMARSTRAM" num_pins="1"/>
          <input name="RAMB18_Y1_RSTRAMB" num_pins="1"/>
          <input name="RAMB18_Y1_RSTREGARSTREG" num_pins="1"/>
          <input name="RAMB18_Y1_RSTREGB" num_pins="1"/>
          <input name="RAMB18_Y1_WEA" num_pins="4"/>
          <input name="RAMB18_Y1_WEBWE" num_pins="8"/>
          <input name="RAMB36_Y0_ADDRARDADDRL" num_pins="16"/>
          <input name="RAMB36_Y0_ADDRARDADDRU" num_pins="15"/>
          <input name="RAMB36_Y0_ADDRBWRADDRL" num_pins="16"/>
          <input name="RAMB36_Y0_ADDRBWRADDRU" num_pins="15"/>
          <input name="RAMB36_Y0_CASCADEINA" num_pins="1"/>
          <input name="RAMB36_Y0_CASCADEINB" num_pins="1"/>
          <input name="RAMB36_Y0_DIADI" num_pins="32"/>
          <input name="RAMB36_Y0_DIBDI" num_pins="32"/>
          <input name="RAMB36_Y0_DIPADIP" num_pins="4"/>
          <input name="RAMB36_Y0_DIPBDIP" num_pins="4"/>
          <input name="RAMB36_Y0_ENARDENL" num_pins="1"/>
          <input name="RAMB36_Y0_ENARDENU" num_pins="1"/>
          <input name="RAMB36_Y0_ENBWRENL" num_pins="1"/>
          <input name="RAMB36_Y0_ENBWRENU" num_pins="1"/>
          <input name="RAMB36_Y0_INJECTDBITERR" num_pins="1"/>
          <input name="RAMB36_Y0_INJECTSBITERR" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEAREGCEL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEAREGCEU" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEBL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEBU" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKARDRCLKL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKARDRCLKU" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKBL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKBU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMARSTRAMLRST" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMARSTRAMU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMBL" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMBU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGARSTREGL" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGARSTREGU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGBL" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGBU" num_pins="1"/>
          <input name="RAMB36_Y0_TSTBRAMRST" num_pins="1"/>
          <input name="RAMB36_Y0_TSTCNT" num_pins="13"/>
          <input name="RAMB36_Y0_TSTFLAGIN" num_pins="1"/>
          <input name="RAMB36_Y0_TSTIN" num_pins="5"/>
          <input name="RAMB36_Y0_TSTOFF" num_pins="1"/>
          <input name="RAMB36_Y0_TSTRDCNTOFF" num_pins="1"/>
          <input name="RAMB36_Y0_TSTRDOS" num_pins="13"/>
          <input name="RAMB36_Y0_TSTWRCNTOFF" num_pins="1"/>
          <input name="RAMB36_Y0_TSTWROS" num_pins="13"/>
          <input name="RAMB36_Y0_WEAL" num_pins="4"/>
          <input name="RAMB36_Y0_WEAU" num_pins="4"/>
          <input name="RAMB36_Y0_WEBWEL" num_pins="8"/>
          <input name="RAMB36_Y0_WEBWEU" num_pins="8"/>
          <output name="RAMB18_Y0_ALMOSTEMPTY" num_pins="1"/>
          <output name="RAMB18_Y0_ALMOSTFULL" num_pins="1"/>
          <output name="RAMB18_Y0_DO" num_pins="32"/>
          <output name="RAMB18_Y0_DOP" num_pins="4"/>
          <output name="RAMB18_Y0_EMPTY" num_pins="1"/>
          <output name="RAMB18_Y0_FULL" num_pins="1"/>
          <output name="RAMB18_Y0_RDCOUNT" num_pins="12"/>
          <output name="RAMB18_Y0_RDERR" num_pins="1"/>
          <output name="RAMB18_Y0_WRCOUNT" num_pins="12"/>
          <output name="RAMB18_Y0_WRERR" num_pins="1"/>
          <output name="RAMB18_Y1_ALMOSTEMPTY" num_pins="1"/>
          <output name="RAMB18_Y1_ALMOSTFULL" num_pins="1"/>
          <output name="RAMB18_Y1_DOADO" num_pins="16"/>
          <output name="RAMB18_Y1_DOBDO" num_pins="16"/>
          <output name="RAMB18_Y1_DOPADOP" num_pins="2"/>
          <output name="RAMB18_Y1_DOPBDOP" num_pins="2"/>
          <output name="RAMB18_Y1_EMPTY" num_pins="1"/>
          <output name="RAMB18_Y1_FULL" num_pins="1"/>
          <output name="RAMB18_Y1_RDCOUNT" num_pins="12"/>
          <output name="RAMB18_Y1_RDERR" num_pins="1"/>
          <output name="RAMB18_Y1_WRCOUNT" num_pins="12"/>
          <output name="RAMB18_Y1_WRERR" num_pins="1"/>
          <output name="RAMB36_Y0_ALMOSTEMPTY" num_pins="1"/>
          <output name="RAMB36_Y0_ALMOSTFULL" num_pins="1"/>
          <output name="RAMB36_Y0_CASCADEOUTA" num_pins="1"/>
          <output name="RAMB36_Y0_CASCADEOUTB" num_pins="1"/>
          <output name="RAMB36_Y0_DBITERR" num_pins="1"/>
          <output name="RAMB36_Y0_DOADO" num_pins="32"/>
          <output name="RAMB36_Y0_DOBDO" num_pins="32"/>
          <output name="RAMB36_Y0_DOPADOP" num_pins="4"/>
          <output name="RAMB36_Y0_DOPBDOP" num_pins="4"/>
          <output name="RAMB36_Y0_ECCPARITY" num_pins="8"/>
          <output name="RAMB36_Y0_EMPTY" num_pins="1"/>
          <output name="RAMB36_Y0_FULL" num_pins="1"/>
          <output name="RAMB36_Y0_RDCOUNT" num_pins="13"/>
          <output name="RAMB36_Y0_RDERR" num_pins="1"/>
          <output name="RAMB36_Y0_SBITERR" num_pins="1"/>
          <output name="RAMB36_Y0_TSTOUT" num_pins="5"/>
          <output name="RAMB36_Y0_WRCOUNT" num_pins="13"/>
          <output name="RAMB36_Y0_WRERR" num_pins="1"/>
          <mode name="BRAM36">
            <!-- vim: set ai sw=1 ts=1 sta et: -->
            <!--
Block RAM in 7 series is 36kbbit split into two 18kbit sections.
The Block RAM is "true dual port".
There are both Latches (first) and Registers (second) on the output (why!?)

The RAM has extra bits that can be used for parity (DIP / DOP).

  -->
            <pb_type name="RAMBFIFO36E1" num_pb="1">
              <clock name="CLKARDCLKL" num_pins="1"/>
              <clock name="CLKARDCLKU" num_pins="1"/>
              <clock name="CLKBWRCLKL" num_pins="1"/>
              <clock name="CLKBWRCLKU" num_pins="1"/>
              <input name="ADDRARDADDRL" num_pins="16"/>
              <input name="ADDRARDADDRU" num_pins="15"/>
              <input name="ADDRBWRADDRL" num_pins="16"/>
              <input name="ADDRBWRADDRU" num_pins="15"/>
              <input name="CASCADEINA" num_pins="1"/>
              <input name="CASCADEINB" num_pins="1"/>
              <input name="DIADI" num_pins="32"/>
              <input name="DIBDI" num_pins="32"/>
              <input name="DIPADIP" num_pins="4"/>
              <input name="DIPBDIP" num_pins="4"/>
              <input name="ENARDENL" num_pins="1"/>
              <input name="ENARDENU" num_pins="1"/>
              <input name="ENBWRENL" num_pins="1"/>
              <input name="ENBWRENU" num_pins="1"/>
              <input name="INJECTDBITERR" num_pins="1"/>
              <input name="INJECTSBITERR" num_pins="1"/>
              <input name="REGCEAREGCEL" num_pins="1"/>
              <input name="REGCEAREGCEU" num_pins="1"/>
              <input name="REGCEBL" num_pins="1"/>
              <input name="REGCEBU" num_pins="1"/>
              <input name="REGCLKARDRCLKL" num_pins="1"/>
              <input name="REGCLKARDRCLKU" num_pins="1"/>
              <input name="REGCLKBL" num_pins="1"/>
              <input name="REGCLKBU" num_pins="1"/>
              <input name="RSTRAMARSTRAMLRST" num_pins="1"/>
              <input name="RSTRAMARSTRAMU" num_pins="1"/>
              <input name="RSTRAMBL" num_pins="1"/>
              <input name="RSTRAMBU" num_pins="1"/>
              <input name="RSTREGARSTREGL" num_pins="1"/>
              <input name="RSTREGARSTREGU" num_pins="1"/>
              <input name="RSTREGBL" num_pins="1"/>
              <input name="RSTREGBU" num_pins="1"/>
              <input name="TSTBRAMRST" num_pins="1"/>
              <input name="TSTCNT" num_pins="13"/>
              <input name="TSTFLAGIN" num_pins="1"/>
              <input name="TSTIN" num_pins="5"/>
              <input name="TSTOFF" num_pins="1"/>
              <input name="TSTRDCNTOFF" num_pins="1"/>
              <input name="TSTRDOS" num_pins="13"/>
              <input name="TSTWRCNTOFF" num_pins="1"/>
              <input name="TSTWROS" num_pins="13"/>
              <input name="WEAL" num_pins="4"/>
              <input name="WEAU" num_pins="4"/>
              <input name="WEBWEL" num_pins="8"/>
              <input name="WEBWEU" num_pins="8"/>
              <output name="ALMOSTEMPTY" num_pins="1"/>
              <output name="ALMOSTFULL" num_pins="1"/>
              <output name="CASCADEOUTA" num_pins="1"/>
              <output name="CASCADEOUTB" num_pins="1"/>
              <output name="DBITERR" num_pins="1"/>
              <output name="DOADO" num_pins="32"/>
              <output name="DOBDO" num_pins="32"/>
              <output name="DOPADOP" num_pins="4"/>
              <output name="DOPBDOP" num_pins="4"/>
              <output name="ECCPARITY" num_pins="8"/>
              <output name="EMPTY" num_pins="1"/>
              <output name="FULL" num_pins="1"/>
              <output name="RDCOUNT" num_pins="13"/>
              <output name="RDERR" num_pins="1"/>
              <output name="SBITERR" num_pins="1"/>
              <output name="TSTOUT" num_pins="5"/>
              <output name="WRCOUNT" num_pins="13"/>
              <output name="WRERR" num_pins="1"/>
              <mode name="BRAM">
                <pb_type blif_model=".subckt RAMB36E1_PRIM" name="RAMB36E1" num_pb="1">
                  <clock name="CLKARDCLKL" num_pins="1"/>
                  <clock name="CLKARDCLKU" num_pins="1"/>
                  <clock name="CLKBWRCLKL" num_pins="1"/>
                  <clock name="CLKBWRCLKU" num_pins="1"/>
                  <input name="ADDRARDADDRL" num_pins="16"/>
                  <input name="ADDRARDADDRU" num_pins="15"/>
                  <input name="ADDRBWRADDRL" num_pins="16"/>
                  <input name="ADDRBWRADDRU" num_pins="15"/>
                  <input name="CASCADEINA" num_pins="1"/>
                  <input name="CASCADEINB" num_pins="1"/>
                  <input name="DIADI" num_pins="32"/>
                  <input name="DIBDI" num_pins="32"/>
                  <input name="DIPADIP" num_pins="4"/>
                  <input name="DIPBDIP" num_pins="4"/>
                  <input name="ENARDENL" num_pins="1"/>
                  <input name="ENARDENU" num_pins="1"/>
                  <input name="ENBWRENL" num_pins="1"/>
                  <input name="ENBWRENU" num_pins="1"/>
                  <input name="REGCEAREGCEL" num_pins="1"/>
                  <input name="REGCEAREGCEU" num_pins="1"/>
                  <input name="REGCEBL" num_pins="1"/>
                  <input name="REGCEBU" num_pins="1"/>
                  <input name="REGCLKARDRCLKL" num_pins="1"/>
                  <input name="REGCLKARDRCLKU" num_pins="1"/>
                  <input name="REGCLKBL" num_pins="1"/>
                  <input name="REGCLKBU" num_pins="1"/>
                  <input name="RSTRAMARSTRAMLRST" num_pins="1"/>
                  <input name="RSTRAMARSTRAMU" num_pins="1"/>
                  <input name="RSTRAMBL" num_pins="1"/>
                  <input name="RSTRAMBU" num_pins="1"/>
                  <input name="RSTREGARSTREGL" num_pins="1"/>
                  <input name="RSTREGARSTREGU" num_pins="1"/>
                  <input name="RSTREGBL" num_pins="1"/>
                  <input name="RSTREGBU" num_pins="1"/>
                  <input name="WEAL" num_pins="4"/>
                  <input name="WEAU" num_pins="4"/>
                  <input name="WEBWEL" num_pins="8"/>
                  <input name="WEBWEU" num_pins="8"/>
                  <output name="CASCADEOUTA" num_pins="1"/>
                  <output name="CASCADEOUTB" num_pins="1"/>
                  <output name="DOADO" num_pins="32"/>
                  <output name="DOBDO" num_pins="32"/>
                  <output name="DOPADOP" num_pins="4"/>
                  <output name="DOPBDOP" num_pins="4"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEU" value="3.6e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEU" value="-3.6e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEL" value="3.6e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEL" value="-3.6e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ENARDENU" value="4.43e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ENARDENU" value="-4.43e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ENARDENL" value="4.43e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ENARDENL" value="-4.43e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMU" value="3.59e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMU" value="-3.59e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMLRST" value="3.59e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMLRST" value="-3.59e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGU" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGU" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGL" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGL" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRU" value="5.66e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRU" value="-5.66e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRL" value="5.150000000000001e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRL" value="-5.150000000000001e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.DIADI" value="2.41e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.DIADI" value="-2.41e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.DIPADIP" value="2.41e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.DIPADIP" value="-2.41e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.WEAU" value="5.32e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.WEAU" value="-5.32e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.WEAL" value="5.32e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.WEAL" value="-5.32e-10"/>
                  <T_clock_to_Q clock="CLKARDCLKL" max="8.820000000000001e-10" port="RAMB36E1.DOADO" min="2.04e-10"/>
                  <T_clock_to_Q clock="CLKARDCLKL" max="8.820000000000001e-10" port="RAMB36E1.DOPADOP" min="2.04e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCLKARDRCLKU" value="10e-12"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCLKARDRCLKL" value="10e-12"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENU" value="4.43e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENU" value="-4.43e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENL" value="4.43e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENL" value="-4.43e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCEBU" value="3.6e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.REGCEBU" value="-3.6e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCEBL" value="3.6e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.REGCEBL" value="-3.6e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBU" value="3.59e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBU" value="-3.59e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBL" value="3.59e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBL" value="-3.59e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBU" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBU" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBL" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBL" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRU" value="5.66e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRU" value="-5.66e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRL" value="5.150000000000001e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRL" value="-5.150000000000001e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.DIBDI" value="2.41e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.DIBDI" value="-2.41e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.DIPBDIP" value="2.41e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.DIPBDIP" value="-2.41e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.WEBWEU" value="5.32e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.WEBWEU" value="-5.32e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.WEBWEL" value="5.32e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.WEBWEL" value="-5.32e-10"/>
                  <T_clock_to_Q clock="CLKBWRCLKL" max="8.820000000000001e-10" port="RAMB36E1.DOBDO" min="2.04e-10"/>
                  <T_clock_to_Q clock="CLKBWRCLKL" max="8.820000000000001e-10" port="RAMB36E1.DOPBDOP" min="2.04e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCLKBU" value="10e-12"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCLKBL" value="10e-12"/>
                  <metadata>
                    <meta name="fasm_params">
       RAMB18_Y0.IN_USE = IN_USE
       RAMB18_Y1.IN_USE = IN_USE

       RAMB18_Y0.ZINIT_A[17:0] = ZINIT_A[17:0]
       RAMB18_Y0.ZINIT_B[17:0] = ZINIT_B[17:0]
       RAMB18_Y1.ZINIT_A[17:0] = ZINIT_A[35:18]
       RAMB18_Y1.ZINIT_B[17:0] = ZINIT_B[35:18]

       RAMB18_Y0.ZSRVAL_A[17:0] = ZSRVAL_A[17:0]
       RAMB18_Y0.ZSRVAL_B[17:0] = ZSRVAL_B[17:0]
       RAMB18_Y1.ZSRVAL_A[17:0] = ZSRVAL_A[35:18]
       RAMB18_Y1.ZSRVAL_B[17:0] = ZSRVAL_B[35:18]

       RAMB18_Y0.INITP_00[255:0] = INITP_00
       RAMB18_Y0.INITP_01[255:0] = INITP_01
       RAMB18_Y0.INITP_02[255:0] = INITP_02
       RAMB18_Y0.INITP_03[255:0] = INITP_03
       RAMB18_Y0.INITP_04[255:0] = INITP_04
       RAMB18_Y0.INITP_05[255:0] = INITP_05
       RAMB18_Y0.INITP_06[255:0] = INITP_06
       RAMB18_Y0.INITP_07[255:0] = INITP_07
       RAMB18_Y1.INITP_00[255:0] = INITP_08
       RAMB18_Y1.INITP_01[255:0] = INITP_09
       RAMB18_Y1.INITP_02[255:0] = INITP_0A
       RAMB18_Y1.INITP_03[255:0] = INITP_0B
       RAMB18_Y1.INITP_04[255:0] = INITP_0C
       RAMB18_Y1.INITP_05[255:0] = INITP_0D
       RAMB18_Y1.INITP_06[255:0] = INITP_0E
       RAMB18_Y1.INITP_07[255:0] = INITP_0F

       RAMB18_Y0.INIT_00[255:0] = INIT_00
       RAMB18_Y0.INIT_01[255:0] = INIT_01
       RAMB18_Y0.INIT_02[255:0] = INIT_02
       RAMB18_Y0.INIT_03[255:0] = INIT_03
       RAMB18_Y0.INIT_04[255:0] = INIT_04
       RAMB18_Y0.INIT_05[255:0] = INIT_05
       RAMB18_Y0.INIT_06[255:0] = INIT_06
       RAMB18_Y0.INIT_07[255:0] = INIT_07
       RAMB18_Y0.INIT_08[255:0] = INIT_08
       RAMB18_Y0.INIT_09[255:0] = INIT_09
       RAMB18_Y0.INIT_0A[255:0] = INIT_0A
       RAMB18_Y0.INIT_0B[255:0] = INIT_0B
       RAMB18_Y0.INIT_0C[255:0] = INIT_0C
       RAMB18_Y0.INIT_0D[255:0] = INIT_0D
       RAMB18_Y0.INIT_0E[255:0] = INIT_0E
       RAMB18_Y0.INIT_0F[255:0] = INIT_0F

       RAMB18_Y0.INIT_10[255:0] = INIT_10
       RAMB18_Y0.INIT_11[255:0] = INIT_11
       RAMB18_Y0.INIT_12[255:0] = INIT_12
       RAMB18_Y0.INIT_13[255:0] = INIT_13
       RAMB18_Y0.INIT_14[255:0] = INIT_14
       RAMB18_Y0.INIT_15[255:0] = INIT_15
       RAMB18_Y0.INIT_16[255:0] = INIT_16
       RAMB18_Y0.INIT_17[255:0] = INIT_17
       RAMB18_Y0.INIT_18[255:0] = INIT_18
       RAMB18_Y0.INIT_19[255:0] = INIT_19
       RAMB18_Y0.INIT_1A[255:0] = INIT_1A
       RAMB18_Y0.INIT_1B[255:0] = INIT_1B
       RAMB18_Y0.INIT_1C[255:0] = INIT_1C
       RAMB18_Y0.INIT_1D[255:0] = INIT_1D
       RAMB18_Y0.INIT_1E[255:0] = INIT_1E
       RAMB18_Y0.INIT_1F[255:0] = INIT_1F

       RAMB18_Y0.INIT_20[255:0] = INIT_20
       RAMB18_Y0.INIT_21[255:0] = INIT_21
       RAMB18_Y0.INIT_22[255:0] = INIT_22
       RAMB18_Y0.INIT_23[255:0] = INIT_23
       RAMB18_Y0.INIT_24[255:0] = INIT_24
       RAMB18_Y0.INIT_25[255:0] = INIT_25
       RAMB18_Y0.INIT_26[255:0] = INIT_26
       RAMB18_Y0.INIT_27[255:0] = INIT_27
       RAMB18_Y0.INIT_28[255:0] = INIT_28
       RAMB18_Y0.INIT_29[255:0] = INIT_29
       RAMB18_Y0.INIT_2A[255:0] = INIT_2A
       RAMB18_Y0.INIT_2B[255:0] = INIT_2B
       RAMB18_Y0.INIT_2C[255:0] = INIT_2C
       RAMB18_Y0.INIT_2D[255:0] = INIT_2D
       RAMB18_Y0.INIT_2E[255:0] = INIT_2E
       RAMB18_Y0.INIT_2F[255:0] = INIT_2F

       RAMB18_Y0.INIT_30[255:0] = INIT_30
       RAMB18_Y0.INIT_31[255:0] = INIT_31
       RAMB18_Y0.INIT_32[255:0] = INIT_32
       RAMB18_Y0.INIT_33[255:0] = INIT_33
       RAMB18_Y0.INIT_34[255:0] = INIT_34
       RAMB18_Y0.INIT_35[255:0] = INIT_35
       RAMB18_Y0.INIT_36[255:0] = INIT_36
       RAMB18_Y0.INIT_37[255:0] = INIT_37
       RAMB18_Y0.INIT_38[255:0] = INIT_38
       RAMB18_Y0.INIT_39[255:0] = INIT_39
       RAMB18_Y0.INIT_3A[255:0] = INIT_3A
       RAMB18_Y0.INIT_3B[255:0] = INIT_3B
       RAMB18_Y0.INIT_3C[255:0] = INIT_3C
       RAMB18_Y0.INIT_3D[255:0] = INIT_3D
       RAMB18_Y0.INIT_3E[255:0] = INIT_3E
       RAMB18_Y0.INIT_3F[255:0] = INIT_3F

       RAMB18_Y1.INIT_00[255:0] = INIT_40
       RAMB18_Y1.INIT_01[255:0] = INIT_41
       RAMB18_Y1.INIT_02[255:0] = INIT_42
       RAMB18_Y1.INIT_03[255:0] = INIT_43
       RAMB18_Y1.INIT_04[255:0] = INIT_44
       RAMB18_Y1.INIT_05[255:0] = INIT_45
       RAMB18_Y1.INIT_06[255:0] = INIT_46
       RAMB18_Y1.INIT_07[255:0] = INIT_47
       RAMB18_Y1.INIT_08[255:0] = INIT_48
       RAMB18_Y1.INIT_09[255:0] = INIT_49
       RAMB18_Y1.INIT_0A[255:0] = INIT_4A
       RAMB18_Y1.INIT_0B[255:0] = INIT_4B
       RAMB18_Y1.INIT_0C[255:0] = INIT_4C
       RAMB18_Y1.INIT_0D[255:0] = INIT_4D
       RAMB18_Y1.INIT_0E[255:0] = INIT_4E
       RAMB18_Y1.INIT_0F[255:0] = INIT_4F

       RAMB18_Y1.INIT_10[255:0] = INIT_50
       RAMB18_Y1.INIT_11[255:0] = INIT_51
       RAMB18_Y1.INIT_12[255:0] = INIT_52
       RAMB18_Y1.INIT_13[255:0] = INIT_53
       RAMB18_Y1.INIT_14[255:0] = INIT_54
       RAMB18_Y1.INIT_15[255:0] = INIT_55
       RAMB18_Y1.INIT_16[255:0] = INIT_56
       RAMB18_Y1.INIT_17[255:0] = INIT_57
       RAMB18_Y1.INIT_18[255:0] = INIT_58
       RAMB18_Y1.INIT_19[255:0] = INIT_59
       RAMB18_Y1.INIT_1A[255:0] = INIT_5A
       RAMB18_Y1.INIT_1B[255:0] = INIT_5B
       RAMB18_Y1.INIT_1C[255:0] = INIT_5C
       RAMB18_Y1.INIT_1D[255:0] = INIT_5D
       RAMB18_Y1.INIT_1E[255:0] = INIT_5E
       RAMB18_Y1.INIT_1F[255:0] = INIT_5F

       RAMB18_Y1.INIT_20[255:0] = INIT_60
       RAMB18_Y1.INIT_21[255:0] = INIT_61
       RAMB18_Y1.INIT_22[255:0] = INIT_62
       RAMB18_Y1.INIT_23[255:0] = INIT_63
       RAMB18_Y1.INIT_24[255:0] = INIT_64
       RAMB18_Y1.INIT_25[255:0] = INIT_65
       RAMB18_Y1.INIT_26[255:0] = INIT_66
       RAMB18_Y1.INIT_27[255:0] = INIT_67
       RAMB18_Y1.INIT_28[255:0] = INIT_68
       RAMB18_Y1.INIT_29[255:0] = INIT_69
       RAMB18_Y1.INIT_2A[255:0] = INIT_6A
       RAMB18_Y1.INIT_2B[255:0] = INIT_6B
       RAMB18_Y1.INIT_2C[255:0] = INIT_6C
       RAMB18_Y1.INIT_2D[255:0] = INIT_6D
       RAMB18_Y1.INIT_2E[255:0] = INIT_6E
       RAMB18_Y1.INIT_2F[255:0] = INIT_6F

       RAMB18_Y1.INIT_30[255:0] = INIT_70
       RAMB18_Y1.INIT_31[255:0] = INIT_71
       RAMB18_Y1.INIT_32[255:0] = INIT_72
       RAMB18_Y1.INIT_33[255:0] = INIT_73
       RAMB18_Y1.INIT_34[255:0] = INIT_74
       RAMB18_Y1.INIT_35[255:0] = INIT_75
       RAMB18_Y1.INIT_36[255:0] = INIT_76
       RAMB18_Y1.INIT_37[255:0] = INIT_77
       RAMB18_Y1.INIT_38[255:0] = INIT_78
       RAMB18_Y1.INIT_39[255:0] = INIT_79
       RAMB18_Y1.INIT_3A[255:0] = INIT_7A
       RAMB18_Y1.INIT_3B[255:0] = INIT_7B
       RAMB18_Y1.INIT_3C[255:0] = INIT_7C
       RAMB18_Y1.INIT_3D[255:0] = INIT_7D
       RAMB18_Y1.INIT_3E[255:0] = INIT_7E
       RAMB18_Y1.INIT_3F[255:0] = INIT_7F

       RAMB18_Y0.ZINV_CLKARDCLK = ZINV_CLKARDCLK
       RAMB18_Y1.ZINV_CLKARDCLK = ZINV_CLKARDCLK
       RAMB18_Y0.ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
       RAMB18_Y1.ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
       RAMB18_Y0.ZINV_ENARDEN = ZINV_ENARDEN
       RAMB18_Y1.ZINV_ENARDEN = ZINV_ENARDEN
       RAMB18_Y0.ZINV_ENBWREN = ZINV_ENBWREN
       RAMB18_Y1.ZINV_ENBWREN = ZINV_ENBWREN

       RAMB18_Y0.ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
       RAMB18_Y1.ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
       RAMB18_Y0.ZINV_RSTRAMB = ZINV_RSTRAMB
       RAMB18_Y1.ZINV_RSTRAMB = ZINV_RSTRAMB
       RAMB18_Y0.ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
       RAMB18_Y1.ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
       RAMB18_Y0.ZINV_RSTREGB = ZINV_RSTREGB
       RAMB18_Y1.ZINV_RSTREGB = ZINV_RSTREGB
       RAMB18_Y0.ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
       RAMB18_Y1.ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
       RAMB18_Y0.ZINV_REGCLKB = ZINV_REGCLKB
       RAMB18_Y1.ZINV_REGCLKB = ZINV_REGCLKB

       RAMB18_Y0.DOA_REG = DOA_REG
       RAMB18_Y1.DOA_REG = DOA_REG
       RAMB18_Y0.DOB_REG = DOB_REG
       RAMB18_Y1.DOB_REG = DOB_REG

       RAMB36.BRAM36_READ_WIDTH_A_1 = BRAM36_READ_WIDTH_A_1
       RAMB36.BRAM36_READ_WIDTH_B_1 = BRAM36_READ_WIDTH_B_1
       RAMB36.BRAM36_WRITE_WIDTH_A_1 = BRAM36_WRITE_WIDTH_A_1
       RAMB36.BRAM36_WRITE_WIDTH_B_1 = BRAM36_WRITE_WIDTH_B_1

       RAMB18_Y0.SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36

       RAMB18_Y0.READ_WIDTH_A_18 = READ_WIDTH_A_18
       RAMB18_Y0.READ_WIDTH_A_9 = READ_WIDTH_A_9
       RAMB18_Y0.READ_WIDTH_A_4 = READ_WIDTH_A_4
       RAMB18_Y0.READ_WIDTH_A_2 = READ_WIDTH_A_2
       RAMB18_Y0.READ_WIDTH_A_1 = READ_WIDTH_A_1

       RAMB18_Y0.READ_WIDTH_B_18 = READ_WIDTH_B_18
       RAMB18_Y0.READ_WIDTH_B_9 = READ_WIDTH_B_9
       RAMB18_Y0.READ_WIDTH_B_4 = READ_WIDTH_B_4
       RAMB18_Y0.READ_WIDTH_B_2 = READ_WIDTH_B_2
       RAMB18_Y0.READ_WIDTH_B_1 = READ_WIDTH_B_1

       RAMB18_Y0.SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36

       RAMB18_Y0.WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
       RAMB18_Y0.WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
       RAMB18_Y0.WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
       RAMB18_Y0.WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
       RAMB18_Y0.WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1

       RAMB18_Y0.WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
       RAMB18_Y0.WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
       RAMB18_Y0.WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
       RAMB18_Y0.WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
       RAMB18_Y0.WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

       RAMB18_Y1.SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36
       RAMB18_Y1.READ_WIDTH_A_18 = READ_WIDTH_A_18
       RAMB18_Y1.READ_WIDTH_A_9 = READ_WIDTH_A_9
       RAMB18_Y1.READ_WIDTH_A_4 = READ_WIDTH_A_4
       RAMB18_Y1.READ_WIDTH_A_2 = READ_WIDTH_A_2
       RAMB18_Y1.READ_WIDTH_A_1 = READ_WIDTH_A_1
       RAMB18_Y1.READ_WIDTH_B_18 = READ_WIDTH_B_18
       RAMB18_Y1.READ_WIDTH_B_9 = READ_WIDTH_B_9
       RAMB18_Y1.READ_WIDTH_B_4 = READ_WIDTH_B_4
       RAMB18_Y1.READ_WIDTH_B_2 = READ_WIDTH_B_2
       RAMB18_Y1.READ_WIDTH_B_1 = READ_WIDTH_B_1

       RAMB18_Y1.SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36
       RAMB18_Y1.WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
       RAMB18_Y1.WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
       RAMB18_Y1.WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
       RAMB18_Y1.WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
       RAMB18_Y1.WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1
       RAMB18_Y1.WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
       RAMB18_Y1.WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
       RAMB18_Y1.WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
       RAMB18_Y1.WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
       RAMB18_Y1.WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

       RAMB18_Y0.WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
       RAMB18_Y0.WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
       RAMB18_Y0.WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
       RAMB18_Y0.WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST

       RAMB18_Y1.WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
       RAMB18_Y1.WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
       RAMB18_Y1.WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
       RAMB18_Y1.WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST

       RAMB18_Y0.RSTREG_PRIORITY_A_RSTREG = RSTREG_PRIORITY_A_RSTREG
       RAMB18_Y1.RSTREG_PRIORITY_A_RSTREG = RSTREG_PRIORITY_A_RSTREG
       RAMB18_Y0.RSTREG_PRIORITY_B_RSTREG = RSTREG_PRIORITY_B_RSTREG
       RAMB18_Y1.RSTREG_PRIORITY_B_RSTREG = RSTREG_PRIORITY_B_RSTREG

       RAMB36.RAM_EXTENSION_A_NONE_OR_UPPER = RAM_EXTENSION_A_NONE_OR_UPPER
       RAMB36.RAM_EXTENSION_B_NONE_OR_UPPER = RAM_EXTENSION_B_NONE_OR_UPPER

       RAMB18_Y0.RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE = RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE
       RAMB18_Y1.RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE = RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE

       ZALMOST_EMPTY_OFFSET[12:0] = ZALMOST_EMPTY_OFFSET
       ZALMOST_FULL_OFFSET[12:0] = ZALMOST_FULL_OFFSET
     </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- Port A inputs -->
                  <!-- Port A outputs -->
                  <!-- Port B inputs -->
                  <!-- Port B outputs -->
                  <!-- Other pins -->
                  <direct input="RAMBFIFO36E1.ADDRARDADDRL" name="ADDRARDADDRL" output="RAMB36E1.ADDRARDADDRL"/>
                  <direct input="RAMBFIFO36E1.ADDRARDADDRU" name="ADDRARDADDRU" output="RAMB36E1.ADDRARDADDRU"/>
                  <direct input="RAMBFIFO36E1.ADDRBWRADDRL" name="ADDRBWRADDRL" output="RAMB36E1.ADDRBWRADDRL"/>
                  <direct input="RAMBFIFO36E1.ADDRBWRADDRU" name="ADDRBWRADDRU" output="RAMB36E1.ADDRBWRADDRU"/>
                  <direct input="RAMBFIFO36E1.CASCADEINA" name="CASCADEINA" output="RAMB36E1.CASCADEINA"/>
                  <direct input="RAMBFIFO36E1.CASCADEINB" name="CASCADEINB" output="RAMB36E1.CASCADEINB"/>
                  <direct input="RAMBFIFO36E1.CLKARDCLKL" name="CLKARDCLKL" output="RAMB36E1.CLKARDCLKL"/>
                  <direct input="RAMBFIFO36E1.CLKARDCLKU" name="CLKARDCLKU" output="RAMB36E1.CLKARDCLKU"/>
                  <direct input="RAMBFIFO36E1.CLKBWRCLKL" name="CLKBWRCLKL" output="RAMB36E1.CLKBWRCLKL"/>
                  <direct input="RAMBFIFO36E1.CLKBWRCLKU" name="CLKBWRCLKU" output="RAMB36E1.CLKBWRCLKU"/>
                  <direct input="RAMBFIFO36E1.DIADI" name="DIADI" output="RAMB36E1.DIADI"/>
                  <direct input="RAMBFIFO36E1.DIBDI" name="DIBDI" output="RAMB36E1.DIBDI"/>
                  <direct input="RAMBFIFO36E1.DIPADIP" name="DIPADIP" output="RAMB36E1.DIPADIP"/>
                  <direct input="RAMBFIFO36E1.DIPBDIP" name="DIPBDIP" output="RAMB36E1.DIPBDIP"/>
                  <direct input="RAMBFIFO36E1.ENARDENL" name="ENARDENL" output="RAMB36E1.ENARDENL"/>
                  <direct input="RAMBFIFO36E1.ENARDENU" name="ENARDENU" output="RAMB36E1.ENARDENU"/>
                  <direct input="RAMBFIFO36E1.ENBWRENL" name="ENBWRENL" output="RAMB36E1.ENBWRENL"/>
                  <direct input="RAMBFIFO36E1.ENBWRENU" name="ENBWRENU" output="RAMB36E1.ENBWRENU"/>
                  <direct input="RAMBFIFO36E1.REGCEAREGCEL" name="REGCEAREGCEL" output="RAMB36E1.REGCEAREGCEL"/>
                  <direct input="RAMBFIFO36E1.REGCEAREGCEU" name="REGCEAREGCEU" output="RAMB36E1.REGCEAREGCEU"/>
                  <direct input="RAMBFIFO36E1.REGCEBL" name="REGCEBL" output="RAMB36E1.REGCEBL"/>
                  <direct input="RAMBFIFO36E1.REGCEBU" name="REGCEBU" output="RAMB36E1.REGCEBU"/>
                  <direct input="RAMBFIFO36E1.REGCLKARDRCLKL" name="REGCLKARDRCLKL" output="RAMB36E1.REGCLKARDRCLKL"/>
                  <direct input="RAMBFIFO36E1.REGCLKARDRCLKU" name="REGCLKARDRCLKU" output="RAMB36E1.REGCLKARDRCLKU"/>
                  <direct input="RAMBFIFO36E1.REGCLKBL" name="REGCLKBL" output="RAMB36E1.REGCLKBL"/>
                  <direct input="RAMBFIFO36E1.REGCLKBU" name="REGCLKBU" output="RAMB36E1.REGCLKBU"/>
                  <direct input="RAMBFIFO36E1.RSTRAMARSTRAMLRST" name="RSTRAMARSTRAMLRST" output="RAMB36E1.RSTRAMARSTRAMLRST"/>
                  <direct input="RAMBFIFO36E1.RSTRAMARSTRAMU" name="RSTRAMARSTRAMU" output="RAMB36E1.RSTRAMARSTRAMU"/>
                  <direct input="RAMBFIFO36E1.RSTRAMBL" name="RSTRAMBL" output="RAMB36E1.RSTRAMBL"/>
                  <direct input="RAMBFIFO36E1.RSTRAMBU" name="RSTRAMBU" output="RAMB36E1.RSTRAMBU"/>
                  <direct input="RAMBFIFO36E1.RSTREGARSTREGL" name="RSTREGARSTREGL" output="RAMB36E1.RSTREGARSTREGL"/>
                  <direct input="RAMBFIFO36E1.RSTREGARSTREGU" name="RSTREGARSTREGU" output="RAMB36E1.RSTREGARSTREGU"/>
                  <direct input="RAMBFIFO36E1.RSTREGBL" name="RSTREGBL" output="RAMB36E1.RSTREGBL"/>
                  <direct input="RAMBFIFO36E1.RSTREGBU" name="RSTREGBU" output="RAMB36E1.RSTREGBU"/>
                  <direct input="RAMBFIFO36E1.WEAL" name="WEAL" output="RAMB36E1.WEAL"/>
                  <direct input="RAMBFIFO36E1.WEAU" name="WEAU" output="RAMB36E1.WEAU"/>
                  <direct input="RAMBFIFO36E1.WEBWEL" name="WEBWEL" output="RAMB36E1.WEBWEL"/>
                  <direct input="RAMBFIFO36E1.WEBWEU" name="WEBWEU" output="RAMB36E1.WEBWEU"/>
                  <direct input="RAMB36E1.CASCADEOUTA" name="CASCADEOUTA" output="RAMBFIFO36E1.CASCADEOUTA"/>
                  <direct input="RAMB36E1.CASCADEOUTB" name="CASCADEOUTB" output="RAMBFIFO36E1.CASCADEOUTB"/>
                  <direct input="RAMB36E1.DOADO" name="DOADO" output="RAMBFIFO36E1.DOADO"/>
                  <direct input="RAMB36E1.DOBDO" name="DOBDO" output="RAMBFIFO36E1.DOBDO"/>
                  <direct input="RAMB36E1.DOPADOP" name="DOPADOP" output="RAMBFIFO36E1.DOPADOP"/>
                  <direct input="RAMB36E1.DOPBDOP" name="DOPBDOP" output="RAMBFIFO36E1.DOPBDOP"/>
                </interconnect>
              </mode>
            </pb_type>
            <interconnect>
              <direct input="RAMBFIFO36E1.ALMOSTEMPTY" name="RAMB36_X0Y0_ALMOSTEMPTY" output="BRAM.RAMB36_Y0_ALMOSTEMPTY"/>
              <direct input="RAMBFIFO36E1.ALMOSTFULL" name="RAMB36_X0Y0_ALMOSTFULL" output="BRAM.RAMB36_Y0_ALMOSTFULL"/>
              <direct input="RAMBFIFO36E1.CASCADEOUTA" name="RAMB36_X0Y0_CASCADEOUTA" output="BRAM.RAMB36_Y0_CASCADEOUTA"/>
              <direct input="RAMBFIFO36E1.CASCADEOUTB" name="RAMB36_X0Y0_CASCADEOUTB" output="BRAM.RAMB36_Y0_CASCADEOUTB"/>
              <direct input="RAMBFIFO36E1.DBITERR" name="RAMB36_X0Y0_DBITERR" output="BRAM.RAMB36_Y0_DBITERR"/>
              <direct input="RAMBFIFO36E1.DOADO" name="RAMB36_X0Y0_DOADO" output="BRAM.RAMB36_Y0_DOADO"/>
              <direct input="RAMBFIFO36E1.DOBDO" name="RAMB36_X0Y0_DOBDO" output="BRAM.RAMB36_Y0_DOBDO"/>
              <direct input="RAMBFIFO36E1.DOPADOP" name="RAMB36_X0Y0_DOPADOP" output="BRAM.RAMB36_Y0_DOPADOP"/>
              <direct input="RAMBFIFO36E1.DOPBDOP" name="RAMB36_X0Y0_DOPBDOP" output="BRAM.RAMB36_Y0_DOPBDOP"/>
              <direct input="RAMBFIFO36E1.ECCPARITY" name="RAMB36_X0Y0_ECCPARITY" output="BRAM.RAMB36_Y0_ECCPARITY"/>
              <direct input="RAMBFIFO36E1.EMPTY" name="RAMB36_X0Y0_EMPTY" output="BRAM.RAMB36_Y0_EMPTY"/>
              <direct input="RAMBFIFO36E1.FULL" name="RAMB36_X0Y0_FULL" output="BRAM.RAMB36_Y0_FULL"/>
              <direct input="RAMBFIFO36E1.RDCOUNT" name="RAMB36_X0Y0_RDCOUNT" output="BRAM.RAMB36_Y0_RDCOUNT"/>
              <direct input="RAMBFIFO36E1.RDERR" name="RAMB36_X0Y0_RDERR" output="BRAM.RAMB36_Y0_RDERR"/>
              <direct input="RAMBFIFO36E1.SBITERR" name="RAMB36_X0Y0_SBITERR" output="BRAM.RAMB36_Y0_SBITERR"/>
              <direct input="RAMBFIFO36E1.TSTOUT" name="RAMB36_X0Y0_TSTOUT" output="BRAM.RAMB36_Y0_TSTOUT"/>
              <direct input="RAMBFIFO36E1.WRCOUNT" name="RAMB36_X0Y0_WRCOUNT" output="BRAM.RAMB36_Y0_WRCOUNT"/>
              <direct input="RAMBFIFO36E1.WRERR" name="RAMB36_X0Y0_WRERR" output="BRAM.RAMB36_Y0_WRERR"/>
              <direct input="BRAM.RAMB36_Y0_ADDRARDADDRL" name="RAMB36_X0Y0_ADDRARDADDRL" output="RAMBFIFO36E1.ADDRARDADDRL"/>
              <direct input="BRAM.RAMB36_Y0_ADDRARDADDRU" name="RAMB36_X0Y0_ADDRARDADDRU" output="RAMBFIFO36E1.ADDRARDADDRU"/>
              <direct input="BRAM.RAMB36_Y0_ADDRBWRADDRL" name="RAMB36_X0Y0_ADDRBWRADDRL" output="RAMBFIFO36E1.ADDRBWRADDRL"/>
              <direct input="BRAM.RAMB36_Y0_ADDRBWRADDRU" name="RAMB36_X0Y0_ADDRBWRADDRU" output="RAMBFIFO36E1.ADDRBWRADDRU"/>
              <direct input="BRAM.RAMB36_Y0_CASCADEINA" name="RAMB36_X0Y0_CASCADEINA" output="RAMBFIFO36E1.CASCADEINA"/>
              <direct input="BRAM.RAMB36_Y0_CASCADEINB" name="RAMB36_X0Y0_CASCADEINB" output="RAMBFIFO36E1.CASCADEINB"/>
              <direct input="BRAM.RAMB36_Y0_CLKARDCLKL" name="RAMB36_X0Y0_CLKARDCLKL" output="RAMBFIFO36E1.CLKARDCLKL"/>
              <direct input="BRAM.RAMB36_Y0_CLKARDCLKU" name="RAMB36_X0Y0_CLKARDCLKU" output="RAMBFIFO36E1.CLKARDCLKU"/>
              <direct input="BRAM.RAMB36_Y0_CLKBWRCLKL" name="RAMB36_X0Y0_CLKBWRCLKL" output="RAMBFIFO36E1.CLKBWRCLKL"/>
              <direct input="BRAM.RAMB36_Y0_CLKBWRCLKU" name="RAMB36_X0Y0_CLKBWRCLKU" output="RAMBFIFO36E1.CLKBWRCLKU"/>
              <direct input="BRAM.RAMB36_Y0_DIADI" name="RAMB36_X0Y0_DIADI" output="RAMBFIFO36E1.DIADI"/>
              <direct input="BRAM.RAMB36_Y0_DIBDI" name="RAMB36_X0Y0_DIBDI" output="RAMBFIFO36E1.DIBDI"/>
              <direct input="BRAM.RAMB36_Y0_DIPADIP" name="RAMB36_X0Y0_DIPADIP" output="RAMBFIFO36E1.DIPADIP"/>
              <direct input="BRAM.RAMB36_Y0_DIPBDIP" name="RAMB36_X0Y0_DIPBDIP" output="RAMBFIFO36E1.DIPBDIP"/>
              <direct input="BRAM.RAMB36_Y0_ENARDENL" name="RAMB36_X0Y0_ENARDENL" output="RAMBFIFO36E1.ENARDENL"/>
              <direct input="BRAM.RAMB36_Y0_ENARDENU" name="RAMB36_X0Y0_ENARDENU" output="RAMBFIFO36E1.ENARDENU"/>
              <direct input="BRAM.RAMB36_Y0_ENBWRENL" name="RAMB36_X0Y0_ENBWRENL" output="RAMBFIFO36E1.ENBWRENL"/>
              <direct input="BRAM.RAMB36_Y0_ENBWRENU" name="RAMB36_X0Y0_ENBWRENU" output="RAMBFIFO36E1.ENBWRENU"/>
              <direct input="BRAM.RAMB36_Y0_INJECTDBITERR" name="RAMB36_X0Y0_INJECTDBITERR" output="RAMBFIFO36E1.INJECTDBITERR"/>
              <direct input="BRAM.RAMB36_Y0_INJECTSBITERR" name="RAMB36_X0Y0_INJECTSBITERR" output="RAMBFIFO36E1.INJECTSBITERR"/>
              <direct input="BRAM.RAMB36_Y0_REGCEAREGCEL" name="RAMB36_X0Y0_REGCEAREGCEL" output="RAMBFIFO36E1.REGCEAREGCEL"/>
              <direct input="BRAM.RAMB36_Y0_REGCEAREGCEU" name="RAMB36_X0Y0_REGCEAREGCEU" output="RAMBFIFO36E1.REGCEAREGCEU"/>
              <direct input="BRAM.RAMB36_Y0_REGCEBL" name="RAMB36_X0Y0_REGCEBL" output="RAMBFIFO36E1.REGCEBL"/>
              <direct input="BRAM.RAMB36_Y0_REGCEBU" name="RAMB36_X0Y0_REGCEBU" output="RAMBFIFO36E1.REGCEBU"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKARDRCLKL" name="RAMB36_X0Y0_REGCLKARDRCLKL" output="RAMBFIFO36E1.REGCLKARDRCLKL"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKARDRCLKU" name="RAMB36_X0Y0_REGCLKARDRCLKU" output="RAMBFIFO36E1.REGCLKARDRCLKU"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKBL" name="RAMB36_X0Y0_REGCLKBL" output="RAMBFIFO36E1.REGCLKBL"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKBU" name="RAMB36_X0Y0_REGCLKBU" output="RAMBFIFO36E1.REGCLKBU"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMARSTRAMLRST" name="RAMB36_X0Y0_RSTRAMARSTRAMLRST" output="RAMBFIFO36E1.RSTRAMARSTRAMLRST"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMARSTRAMU" name="RAMB36_X0Y0_RSTRAMARSTRAMU" output="RAMBFIFO36E1.RSTRAMARSTRAMU"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMBL" name="RAMB36_X0Y0_RSTRAMBL" output="RAMBFIFO36E1.RSTRAMBL"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMBU" name="RAMB36_X0Y0_RSTRAMBU" output="RAMBFIFO36E1.RSTRAMBU"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGARSTREGL" name="RAMB36_X0Y0_RSTREGARSTREGL" output="RAMBFIFO36E1.RSTREGARSTREGL"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGARSTREGU" name="RAMB36_X0Y0_RSTREGARSTREGU" output="RAMBFIFO36E1.RSTREGARSTREGU"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGBL" name="RAMB36_X0Y0_RSTREGBL" output="RAMBFIFO36E1.RSTREGBL"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGBU" name="RAMB36_X0Y0_RSTREGBU" output="RAMBFIFO36E1.RSTREGBU"/>
              <direct input="BRAM.RAMB36_Y0_TSTBRAMRST" name="RAMB36_X0Y0_TSTBRAMRST" output="RAMBFIFO36E1.TSTBRAMRST"/>
              <direct input="BRAM.RAMB36_Y0_TSTCNT" name="RAMB36_X0Y0_TSTCNT" output="RAMBFIFO36E1.TSTCNT"/>
              <direct input="BRAM.RAMB36_Y0_TSTFLAGIN" name="RAMB36_X0Y0_TSTFLAGIN" output="RAMBFIFO36E1.TSTFLAGIN"/>
              <direct input="BRAM.RAMB36_Y0_TSTIN" name="RAMB36_X0Y0_TSTIN" output="RAMBFIFO36E1.TSTIN"/>
              <direct input="BRAM.RAMB36_Y0_TSTOFF" name="RAMB36_X0Y0_TSTOFF" output="RAMBFIFO36E1.TSTOFF"/>
              <direct input="BRAM.RAMB36_Y0_TSTRDCNTOFF" name="RAMB36_X0Y0_TSTRDCNTOFF" output="RAMBFIFO36E1.TSTRDCNTOFF"/>
              <direct input="BRAM.RAMB36_Y0_TSTRDOS" name="RAMB36_X0Y0_TSTRDOS" output="RAMBFIFO36E1.TSTRDOS"/>
              <direct input="BRAM.RAMB36_Y0_TSTWRCNTOFF" name="RAMB36_X0Y0_TSTWRCNTOFF" output="RAMBFIFO36E1.TSTWRCNTOFF"/>
              <direct input="BRAM.RAMB36_Y0_TSTWROS" name="RAMB36_X0Y0_TSTWROS" output="RAMBFIFO36E1.TSTWROS"/>
              <direct input="BRAM.RAMB36_Y0_WEAL" name="RAMB36_X0Y0_WEAL" output="RAMBFIFO36E1.WEAL"/>
              <direct input="BRAM.RAMB36_Y0_WEAU" name="RAMB36_X0Y0_WEAU" output="RAMBFIFO36E1.WEAU"/>
              <direct input="BRAM.RAMB36_Y0_WEBWEL" name="RAMB36_X0Y0_WEBWEL" output="RAMBFIFO36E1.WEBWEL"/>
              <direct input="BRAM.RAMB36_Y0_WEBWEU" name="RAMB36_X0Y0_WEBWEU" output="RAMBFIFO36E1.WEBWEU"/>
            </interconnect>
          </mode>
          <mode name="2xBRAM18">
            <pb_type name="RAMB18E1_Y0" num_pb="1">
              <clock name="CLKARDCLK" num_pins="1"/>
              <clock name="CLKBWRCLK" num_pins="1"/>
              <input name="ADDRARDADDR" num_pins="14"/>
              <input name="ADDRATIEHIGH" num_pins="2"/>
              <input name="ADDRBTIEHIGH" num_pins="2"/>
              <input name="ADDRBWRADDR" num_pins="14"/>
              <input name="DIADI" num_pins="16"/>
              <input name="DIBDI" num_pins="16"/>
              <input name="DIPADIP" num_pins="2"/>
              <input name="DIPBDIP" num_pins="2"/>
              <input name="ENARDEN" num_pins="1"/>
              <input name="ENBWREN" num_pins="1"/>
              <input name="REGCEAREGCE" num_pins="1"/>
              <input name="REGCEB" num_pins="1"/>
              <input name="REGCLKARDRCLK" num_pins="1"/>
              <input name="REGCLKB" num_pins="1"/>
              <input name="RSTRAMARSTRAM" num_pins="1"/>
              <input name="RSTRAMB" num_pins="1"/>
              <input name="RSTREGARSTREG" num_pins="1"/>
              <input name="RSTREGB" num_pins="1"/>
              <input name="WEA" num_pins="4"/>
              <input name="WEBWE" num_pins="8"/>
              <output name="DOADO" num_pins="16"/>
              <output name="DOBDO" num_pins="16"/>
              <output name="DOPADOP" num_pins="2"/>
              <output name="DOPBDOP" num_pins="2"/>
              <mode name="Unused BRAM">
                <interconnect/>
              </mode>
              <mode name="RAMB18_Y0">
                <pb_type blif_model=".subckt RAMB18E1_VPR" name="RAMB18E1_Y0_IN" num_pb="1">
                  <clock name="CLKARDCLK" num_pins="1"/>
                  <clock name="CLKBWRCLK" num_pins="1"/>
                  <input name="ADDRARDADDR" num_pins="14"/>
                  <input name="ADDRATIEHIGH" num_pins="2"/>
                  <input name="ADDRBTIEHIGH" num_pins="2"/>
                  <input name="ADDRBWRADDR" num_pins="14"/>
                  <input name="DIADI" num_pins="16"/>
                  <input name="DIBDI" num_pins="16"/>
                  <input name="DIPADIP" num_pins="2"/>
                  <input name="DIPBDIP" num_pins="2"/>
                  <input name="ENARDEN" num_pins="1"/>
                  <input name="ENBWREN" num_pins="1"/>
                  <input name="REGCEAREGCE" num_pins="1"/>
                  <input name="REGCEB" num_pins="1"/>
                  <input name="REGCLKARDRCLK" num_pins="1"/>
                  <input name="REGCLKB" num_pins="1"/>
                  <input name="RSTRAMARSTRAM" num_pins="1"/>
                  <input name="RSTRAMB" num_pins="1"/>
                  <input name="RSTREGARSTREG" num_pins="1"/>
                  <input name="RSTREGB" num_pins="1"/>
                  <input name="WEA" num_pins="4"/>
                  <input name="WEBWE" num_pins="8"/>
                  <output name="DOADO" num_pins="16"/>
                  <output name="DOBDO" num_pins="16"/>
                  <output name="DOPADOP" num_pins="2"/>
                  <output name="DOPBDOP" num_pins="2"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ENARDEN" value="4.43e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ENARDEN" value="-4.43e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.REGCEAREGCE" value="3.6e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.REGCEAREGCE" value="-3.6e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTRAMARSTRAM" value="3.59e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTRAMARSTRAM" value="-3.59e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTREGARSTREG" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTREGARSTREG" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ADDRARDADDR" value="5.66e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ADDRARDADDR" value="-5.66e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIADI" value="2.41e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIADI" value="-2.41e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIPADIP" value="2.41e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIPADIP" value="-2.41e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.WEA" value="5.32e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.WEA" value="-5.32e-10"/>
                  <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E1_Y0_IN.DOADO" min="2.04e-10"/>
                  <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E1_Y0_IN.DOPADOP" min="2.04e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.REGCLKARDRCLK" value="10e-12"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ENBWREN" value="4.43e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ENBWREN" value="-4.43e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.REGCEB" value="3.6e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.REGCEB" value="-3.6e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTRAMB" value="3.59e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTRAMB" value="-3.59e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTREGB" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTREGB" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ADDRBWRADDR" value="5.66e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ADDRBWRADDR" value="-5.66e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIBDI" value="2.41e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIBDI" value="-2.41e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIPBDIP" value="2.41e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIPBDIP" value="-2.41e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.WEBWE" value="5.32e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.WEBWE" value="-5.32e-10"/>
                  <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E1_Y0_IN.DOBDO" min="2.04e-10"/>
                  <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E1_Y0_IN.DOPBDOP" min="2.04e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.REGCLKB" value="10e-12"/>
                  <metadata>
                    <!-- As there is a difference in how BRAM get translated into the bitstream depending on
            the operational mode, we need to add specific READ_WIDTH_A parameters that correspond
            to the site location of the RAMB.
            Further explanation can be found in the RAMB18E1 techmap -->
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
     IN_USE = IN_USE

     ZINIT_A[17:0] = ZINIT_A
     ZINIT_B[17:0] = ZINIT_B

     ZSRVAL_A[17:0] = ZSRVAL_A
     ZSRVAL_B[17:0] = ZSRVAL_B

     INITP_00[255:0] = INITP_00
     INITP_01[255:0] = INITP_01
     INITP_02[255:0] = INITP_02
     INITP_03[255:0] = INITP_03
     INITP_04[255:0] = INITP_04
     INITP_05[255:0] = INITP_05
     INITP_06[255:0] = INITP_06
     INITP_07[255:0] = INITP_07

     INIT_00[255:0] = INIT_00
     INIT_01[255:0] = INIT_01
     INIT_02[255:0] = INIT_02
     INIT_03[255:0] = INIT_03
     INIT_04[255:0] = INIT_04
     INIT_05[255:0] = INIT_05
     INIT_06[255:0] = INIT_06
     INIT_07[255:0] = INIT_07
     INIT_08[255:0] = INIT_08
     INIT_09[255:0] = INIT_09
     INIT_0A[255:0] = INIT_0A
     INIT_0B[255:0] = INIT_0B
     INIT_0C[255:0] = INIT_0C
     INIT_0D[255:0] = INIT_0D
     INIT_0E[255:0] = INIT_0E
     INIT_0F[255:0] = INIT_0F

     INIT_10[255:0] = INIT_10
     INIT_11[255:0] = INIT_11
     INIT_12[255:0] = INIT_12
     INIT_13[255:0] = INIT_13
     INIT_14[255:0] = INIT_14
     INIT_15[255:0] = INIT_15
     INIT_16[255:0] = INIT_16
     INIT_17[255:0] = INIT_17
     INIT_18[255:0] = INIT_18
     INIT_19[255:0] = INIT_19
     INIT_1A[255:0] = INIT_1A
     INIT_1B[255:0] = INIT_1B
     INIT_1C[255:0] = INIT_1C
     INIT_1D[255:0] = INIT_1D
     INIT_1E[255:0] = INIT_1E
     INIT_1F[255:0] = INIT_1F

     INIT_20[255:0] = INIT_20
     INIT_21[255:0] = INIT_21
     INIT_22[255:0] = INIT_22
     INIT_23[255:0] = INIT_23
     INIT_24[255:0] = INIT_24
     INIT_25[255:0] = INIT_25
     INIT_26[255:0] = INIT_26
     INIT_27[255:0] = INIT_27
     INIT_28[255:0] = INIT_28
     INIT_29[255:0] = INIT_29
     INIT_2A[255:0] = INIT_2A
     INIT_2B[255:0] = INIT_2B
     INIT_2C[255:0] = INIT_2C
     INIT_2D[255:0] = INIT_2D
     INIT_2E[255:0] = INIT_2E
     INIT_2F[255:0] = INIT_2F

     INIT_30[255:0] = INIT_30
     INIT_31[255:0] = INIT_31
     INIT_32[255:0] = INIT_32
     INIT_33[255:0] = INIT_33
     INIT_34[255:0] = INIT_34
     INIT_35[255:0] = INIT_35
     INIT_36[255:0] = INIT_36
     INIT_37[255:0] = INIT_37
     INIT_38[255:0] = INIT_38
     INIT_39[255:0] = INIT_39
     INIT_3A[255:0] = INIT_3A
     INIT_3B[255:0] = INIT_3B
     INIT_3C[255:0] = INIT_3C
     INIT_3D[255:0] = INIT_3D
     INIT_3E[255:0] = INIT_3E
     INIT_3F[255:0] = INIT_3F

     ZINV_CLKARDCLK = ZINV_CLKARDCLK
     ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
     ZINV_ENARDEN = ZINV_ENARDEN
     ZINV_ENBWREN = ZINV_ENBWREN
     ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
     ZINV_RSTRAMB = ZINV_RSTRAMB
     ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
     ZINV_RSTREGB = ZINV_RSTREGB
     ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
     ZINV_REGCLKB = ZINV_REGCLKB

     DOA_REG = DOA_REG
     DOB_REG = DOB_REG

     SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36
     READ_WIDTH_A_9 = READ_WIDTH_A_9
     READ_WIDTH_A_4 = READ_WIDTH_A_4
     READ_WIDTH_A_2 = READ_WIDTH_A_2
     READ_WIDTH_B_18 = READ_WIDTH_B_18
     READ_WIDTH_B_9 = READ_WIDTH_B_9
     READ_WIDTH_B_4 = READ_WIDTH_B_4
     READ_WIDTH_B_2 = READ_WIDTH_B_2
     READ_WIDTH_B_1 = READ_WIDTH_B_1

     SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36
     WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
     WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
     WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
     WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
     WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1
     WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
     WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
     WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
     WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
     WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

     WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
     WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
     WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
     WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST
   
        READ_WIDTH_A_1  = Y0_READ_WIDTH_A_1
        READ_WIDTH_A_18 = Y0_READ_WIDTH_A_18
       </meta>
                    <meta name="fasm_prefix">RAMB18_Y0</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="RAMB18E1_Y0_IN.DOADO" name="DOADO" output="RAMB18E1_Y0.DOADO"/>
                  <direct input="RAMB18E1_Y0_IN.DOBDO" name="DOBDO" output="RAMB18E1_Y0.DOBDO"/>
                  <direct input="RAMB18E1_Y0_IN.DOPADOP" name="DOADOP" output="RAMB18E1_Y0.DOPADOP"/>
                  <direct input="RAMB18E1_Y0_IN.DOPBDOP" name="DOBDOP" output="RAMB18E1_Y0.DOPBDOP"/>
                  <direct input="RAMB18E1_Y0.ADDRARDADDR" name="ADDRARDADDR" output="RAMB18E1_Y0_IN.ADDRARDADDR"/>
                  <direct input="RAMB18E1_Y0.ADDRATIEHIGH" name="ADDRATIEHIGH" output="RAMB18E1_Y0_IN.ADDRATIEHIGH"/>
                  <direct input="RAMB18E1_Y0.ADDRBTIEHIGH" name="ADDRBTIEHIGH" output="RAMB18E1_Y0_IN.ADDRBTIEHIGH"/>
                  <direct input="RAMB18E1_Y0.ADDRBWRADDR" name="ADDRBWRADDR" output="RAMB18E1_Y0_IN.ADDRBWRADDR"/>
                  <direct input="RAMB18E1_Y0.CLKARDCLK" name="RDCLK" output="RAMB18E1_Y0_IN.CLKARDCLK"/>
                  <direct input="RAMB18E1_Y0.CLKBWRCLK" name="WRCLK" output="RAMB18E1_Y0_IN.CLKBWRCLK"/>
                  <direct input="RAMB18E1_Y0.DIADI" name="DIADI" output="RAMB18E1_Y0_IN.DIADI"/>
                  <direct input="RAMB18E1_Y0.DIBDI" name="DIBDI" output="RAMB18E1_Y0_IN.DIBDI"/>
                  <direct input="RAMB18E1_Y0.DIPADIP" name="DIPADIP" output="RAMB18E1_Y0_IN.DIPADIP"/>
                  <direct input="RAMB18E1_Y0.DIPBDIP" name="DIPBDIP" output="RAMB18E1_Y0_IN.DIPBDIP"/>
                  <direct input="RAMB18E1_Y0.ENARDEN" name="RDEN" output="RAMB18E1_Y0_IN.ENARDEN"/>
                  <direct input="RAMB18E1_Y0.ENBWREN" name="WREN" output="RAMB18E1_Y0_IN.ENBWREN"/>
                  <direct input="RAMB18E1_Y0.REGCEAREGCE" name="REGCE" output="RAMB18E1_Y0_IN.REGCEAREGCE"/>
                  <direct input="RAMB18E1_Y0.REGCEB" name="REGCEB" output="RAMB18E1_Y0_IN.REGCEB"/>
                  <direct input="RAMB18E1_Y0.REGCLKARDRCLK" name="RDRCLK" output="RAMB18E1_Y0_IN.REGCLKARDRCLK"/>
                  <direct input="RAMB18E1_Y0.REGCLKB" name="REGCLKB" output="RAMB18E1_Y0_IN.REGCLKB"/>
                  <direct input="RAMB18E1_Y0.RSTRAMARSTRAM" name="RST" output="RAMB18E1_Y0_IN.RSTRAMARSTRAM"/>
                  <direct input="RAMB18E1_Y0.RSTRAMB" name="RSTRAMB" output="RAMB18E1_Y0_IN.RSTRAMB"/>
                  <direct input="RAMB18E1_Y0.RSTREGARSTREG" name="RSTREG" output="RAMB18E1_Y0_IN.RSTREGARSTREG"/>
                  <direct input="RAMB18E1_Y0.RSTREGB" name="RSTREGB" output="RAMB18E1_Y0_IN.RSTREGB"/>
                  <direct input="RAMB18E1_Y0.WEA" name="WEA" output="RAMB18E1_Y0_IN.WEA"/>
                  <direct input="RAMB18E1_Y0.WEBWE" name="WEBWE" output="RAMB18E1_Y0_IN.WEBWE"/>
                </interconnect>
                <metadata>
                  <!-- These features are emitted when RAMB18_Y0 is used in RAM mode. -->
                  <meta name="fasm_features">
       ZALMOST_EMPTY_OFFSET[12:0]=13'b1111111111111
       ZALMOST_FULL_OFFSET[12:0]=13'b1111111111111
      </meta>
                </metadata>
              </mode>
            </pb_type>
            <pb_type blif_model=".subckt RAMB18E1_VPR" name="RAMB18E1_Y1" num_pb="1">
              <clock name="CLKARDCLK" num_pins="1"/>
              <clock name="CLKBWRCLK" num_pins="1"/>
              <input name="ADDRARDADDR" num_pins="14"/>
              <input name="ADDRATIEHIGH" num_pins="2"/>
              <input name="ADDRBTIEHIGH" num_pins="2"/>
              <input name="ADDRBWRADDR" num_pins="14"/>
              <input name="DIADI" num_pins="16"/>
              <input name="DIBDI" num_pins="16"/>
              <input name="DIPADIP" num_pins="2"/>
              <input name="DIPBDIP" num_pins="2"/>
              <input name="ENARDEN" num_pins="1"/>
              <input name="ENBWREN" num_pins="1"/>
              <input name="REGCEAREGCE" num_pins="1"/>
              <input name="REGCEB" num_pins="1"/>
              <input name="REGCLKARDRCLK" num_pins="1"/>
              <input name="REGCLKB" num_pins="1"/>
              <input name="RSTRAMARSTRAM" num_pins="1"/>
              <input name="RSTRAMB" num_pins="1"/>
              <input name="RSTREGARSTREG" num_pins="1"/>
              <input name="RSTREGB" num_pins="1"/>
              <input name="WEA" num_pins="4"/>
              <input name="WEBWE" num_pins="8"/>
              <output name="DOADO" num_pins="16"/>
              <output name="DOBDO" num_pins="16"/>
              <output name="DOPADOP" num_pins="2"/>
              <output name="DOPBDOP" num_pins="2"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.ENARDEN" value="4.43e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.ENARDEN" value="-4.43e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.REGCEAREGCE" value="3.6e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.REGCEAREGCE" value="-3.6e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.RSTRAMARSTRAM" value="3.59e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.RSTRAMARSTRAM" value="-3.59e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.RSTREGARSTREG" value="3.4200000000000006e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.RSTREGARSTREG" value="-3.4200000000000006e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.ADDRARDADDR" value="5.66e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.ADDRARDADDR" value="-5.66e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.DIADI" value="2.41e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.DIADI" value="-2.41e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.DIPADIP" value="2.41e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.DIPADIP" value="-2.41e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.WEA" value="5.32e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.WEA" value="-5.32e-10"/>
              <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E1_Y1.DOADO" min="2.04e-10"/>
              <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E1_Y1.DOPADOP" min="2.04e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.REGCLKARDRCLK" value="10e-12"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.ENBWREN" value="4.43e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.ENBWREN" value="-4.43e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.REGCEB" value="3.6e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.REGCEB" value="-3.6e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTRAMB" value="3.59e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTRAMB" value="-3.59e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTREGB" value="3.4200000000000006e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTREGB" value="-3.4200000000000006e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.ADDRBWRADDR" value="5.66e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.ADDRBWRADDR" value="-5.66e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.DIBDI" value="2.41e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.DIBDI" value="-2.41e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.DIPBDIP" value="2.41e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.DIPBDIP" value="-2.41e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.WEBWE" value="5.32e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.WEBWE" value="-5.32e-10"/>
              <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E1_Y1.DOBDO" min="2.04e-10"/>
              <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E1_Y1.DOPBDOP" min="2.04e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.REGCLKB" value="10e-12"/>
              <metadata>
                <!-- As there is a difference in how BRAM get translated into the bitstream depending on
          the operational mode, we need to add specific READ_WIDTH_A parameters that correspond
          to the site location of the RAMB.
          Further explanation can be found in the RAMB18E1 techmap -->
                <meta name="type">bel</meta>
                <meta name="subtype">memory</meta>
                <meta name="fasm_params">
     IN_USE = IN_USE

     ZINIT_A[17:0] = ZINIT_A
     ZINIT_B[17:0] = ZINIT_B

     ZSRVAL_A[17:0] = ZSRVAL_A
     ZSRVAL_B[17:0] = ZSRVAL_B

     INITP_00[255:0] = INITP_00
     INITP_01[255:0] = INITP_01
     INITP_02[255:0] = INITP_02
     INITP_03[255:0] = INITP_03
     INITP_04[255:0] = INITP_04
     INITP_05[255:0] = INITP_05
     INITP_06[255:0] = INITP_06
     INITP_07[255:0] = INITP_07

     INIT_00[255:0] = INIT_00
     INIT_01[255:0] = INIT_01
     INIT_02[255:0] = INIT_02
     INIT_03[255:0] = INIT_03
     INIT_04[255:0] = INIT_04
     INIT_05[255:0] = INIT_05
     INIT_06[255:0] = INIT_06
     INIT_07[255:0] = INIT_07
     INIT_08[255:0] = INIT_08
     INIT_09[255:0] = INIT_09
     INIT_0A[255:0] = INIT_0A
     INIT_0B[255:0] = INIT_0B
     INIT_0C[255:0] = INIT_0C
     INIT_0D[255:0] = INIT_0D
     INIT_0E[255:0] = INIT_0E
     INIT_0F[255:0] = INIT_0F

     INIT_10[255:0] = INIT_10
     INIT_11[255:0] = INIT_11
     INIT_12[255:0] = INIT_12
     INIT_13[255:0] = INIT_13
     INIT_14[255:0] = INIT_14
     INIT_15[255:0] = INIT_15
     INIT_16[255:0] = INIT_16
     INIT_17[255:0] = INIT_17
     INIT_18[255:0] = INIT_18
     INIT_19[255:0] = INIT_19
     INIT_1A[255:0] = INIT_1A
     INIT_1B[255:0] = INIT_1B
     INIT_1C[255:0] = INIT_1C
     INIT_1D[255:0] = INIT_1D
     INIT_1E[255:0] = INIT_1E
     INIT_1F[255:0] = INIT_1F

     INIT_20[255:0] = INIT_20
     INIT_21[255:0] = INIT_21
     INIT_22[255:0] = INIT_22
     INIT_23[255:0] = INIT_23
     INIT_24[255:0] = INIT_24
     INIT_25[255:0] = INIT_25
     INIT_26[255:0] = INIT_26
     INIT_27[255:0] = INIT_27
     INIT_28[255:0] = INIT_28
     INIT_29[255:0] = INIT_29
     INIT_2A[255:0] = INIT_2A
     INIT_2B[255:0] = INIT_2B
     INIT_2C[255:0] = INIT_2C
     INIT_2D[255:0] = INIT_2D
     INIT_2E[255:0] = INIT_2E
     INIT_2F[255:0] = INIT_2F

     INIT_30[255:0] = INIT_30
     INIT_31[255:0] = INIT_31
     INIT_32[255:0] = INIT_32
     INIT_33[255:0] = INIT_33
     INIT_34[255:0] = INIT_34
     INIT_35[255:0] = INIT_35
     INIT_36[255:0] = INIT_36
     INIT_37[255:0] = INIT_37
     INIT_38[255:0] = INIT_38
     INIT_39[255:0] = INIT_39
     INIT_3A[255:0] = INIT_3A
     INIT_3B[255:0] = INIT_3B
     INIT_3C[255:0] = INIT_3C
     INIT_3D[255:0] = INIT_3D
     INIT_3E[255:0] = INIT_3E
     INIT_3F[255:0] = INIT_3F

     ZINV_CLKARDCLK = ZINV_CLKARDCLK
     ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
     ZINV_ENARDEN = ZINV_ENARDEN
     ZINV_ENBWREN = ZINV_ENBWREN
     ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
     ZINV_RSTRAMB = ZINV_RSTRAMB
     ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
     ZINV_RSTREGB = ZINV_RSTREGB
     ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
     ZINV_REGCLKB = ZINV_REGCLKB

     DOA_REG = DOA_REG
     DOB_REG = DOB_REG

     SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36
     READ_WIDTH_A_9 = READ_WIDTH_A_9
     READ_WIDTH_A_4 = READ_WIDTH_A_4
     READ_WIDTH_A_2 = READ_WIDTH_A_2
     READ_WIDTH_B_18 = READ_WIDTH_B_18
     READ_WIDTH_B_9 = READ_WIDTH_B_9
     READ_WIDTH_B_4 = READ_WIDTH_B_4
     READ_WIDTH_B_2 = READ_WIDTH_B_2
     READ_WIDTH_B_1 = READ_WIDTH_B_1

     SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36
     WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
     WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
     WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
     WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
     WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1
     WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
     WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
     WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
     WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
     WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

     WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
     WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
     WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
     WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST
   
      READ_WIDTH_A_1  = Y1_READ_WIDTH_A_1
      READ_WIDTH_A_18 = Y1_READ_WIDTH_A_18
     </meta>
                <meta name="fasm_prefix">RAMB18_Y1</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- Y0 should point to a rambfifo18e1 model, not ramb18e1 model. -->
              <direct input="RAMB18E1_Y0.DOPADOP" name="RAMB18_X0Y0_DOADOP" output="BRAM.RAMB18_Y0_DOP[1:0]"/>
              <direct input="RAMB18E1_Y0.DOPBDOP" name="RAMB18_X0Y0_DOBDOP" output="BRAM.RAMB18_Y0_DOP[3:2]"/>
              <direct input="RAMB18E1_Y0.DOADO" name="RAMB18_X0Y0_DOADO" output="BRAM.RAMB18_Y0_DO[15:0]"/>
              <direct input="RAMB18E1_Y0.DOBDO" name="RAMB18_X0Y0_DOBDO" output="BRAM.RAMB18_Y0_DO[31:16]"/>
              <direct input="RAMB18E1_Y1.DOADO" name="RAMB18_X0Y1_DOADO" output="BRAM.RAMB18_Y1_DOADO"/>
              <direct input="RAMB18E1_Y1.DOBDO" name="RAMB18_X0Y1_DOBDO" output="BRAM.RAMB18_Y1_DOBDO"/>
              <direct input="RAMB18E1_Y1.DOPADOP" name="RAMB18_X0Y1_DOPADOP" output="BRAM.RAMB18_Y1_DOPADOP"/>
              <direct input="RAMB18E1_Y1.DOPBDOP" name="RAMB18_X0Y1_DOPBDOP" output="BRAM.RAMB18_Y1_DOPBDOP"/>
              <direct input="BRAM.RAMB18_Y0_ADDRARDADDR" name="RAMB18_X0Y0_ADDRARDADDR" output="RAMB18E1_Y0.ADDRARDADDR"/>
              <direct input="BRAM.RAMB18_Y0_ADDRATIEHIGH" name="RAMB18_X0Y0_ADDRATIEHIGH" output="RAMB18E1_Y0.ADDRATIEHIGH"/>
              <direct input="BRAM.RAMB18_Y0_ADDRBTIEHIGH" name="RAMB18_X0Y0_ADDRBTIEHIGH" output="RAMB18E1_Y0.ADDRBTIEHIGH"/>
              <direct input="BRAM.RAMB18_Y0_ADDRBWRADDR" name="RAMB18_X0Y0_ADDRBWRADDR" output="RAMB18E1_Y0.ADDRBWRADDR"/>
              <direct input="BRAM.RAMB18_Y0_RDCLK" name="RAMB18_X0Y0_RDCLK" output="RAMB18E1_Y0.CLKARDCLK"/>
              <direct input="BRAM.RAMB18_Y0_WRCLK" name="RAMB18_X0Y0_WRCLK" output="RAMB18E1_Y0.CLKBWRCLK"/>
              <direct input="BRAM.RAMB18_Y0_DIADI" name="RAMB18_X0Y0_DIADI" output="RAMB18E1_Y0.DIADI"/>
              <direct input="BRAM.RAMB18_Y0_DIBDI" name="RAMB18_X0Y0_DIBDI" output="RAMB18E1_Y0.DIBDI"/>
              <direct input="BRAM.RAMB18_Y0_DIPADIP" name="RAMB18_X0Y0_DIPADIP" output="RAMB18E1_Y0.DIPADIP"/>
              <direct input="BRAM.RAMB18_Y0_DIPBDIP" name="RAMB18_X0Y0_DIPBDIP" output="RAMB18E1_Y0.DIPBDIP"/>
              <direct input="BRAM.RAMB18_Y0_RDEN" name="RAMB18_X0Y0_RDEN" output="RAMB18E1_Y0.ENARDEN"/>
              <direct input="BRAM.RAMB18_Y0_WREN" name="RAMB18_X0Y0_WREN" output="RAMB18E1_Y0.ENBWREN"/>
              <direct input="BRAM.RAMB18_Y0_REGCE" name="RAMB18_X0Y0_REGCE" output="RAMB18E1_Y0.REGCEAREGCE"/>
              <direct input="BRAM.RAMB18_Y0_REGCEB" name="RAMB18_X0Y0_REGCEB" output="RAMB18E1_Y0.REGCEB"/>
              <direct input="BRAM.RAMB18_Y0_RDRCLK" name="RAMB18_X0Y0_RDRCLK" output="RAMB18E1_Y0.REGCLKARDRCLK"/>
              <direct input="BRAM.RAMB18_Y0_REGCLKB" name="RAMB18_X0Y0_REGCLKB" output="RAMB18E1_Y0.REGCLKB"/>
              <direct input="BRAM.RAMB18_Y0_RST" name="RAMB18_X0Y0_RST" output="RAMB18E1_Y0.RSTRAMARSTRAM"/>
              <direct input="BRAM.RAMB18_Y0_RSTRAMB" name="RAMB18_X0Y0_RSTRAMB" output="RAMB18E1_Y0.RSTRAMB"/>
              <direct input="BRAM.RAMB18_Y0_RSTREG" name="RAMB18_X0Y0_RSTREG" output="RAMB18E1_Y0.RSTREGARSTREG"/>
              <direct input="BRAM.RAMB18_Y0_RSTREGB" name="RAMB18_X0Y0_RSTREGB" output="RAMB18E1_Y0.RSTREGB"/>
              <direct input="BRAM.RAMB18_Y0_WEA" name="RAMB18_X0Y0_WEA" output="RAMB18E1_Y0.WEA"/>
              <direct input="BRAM.RAMB18_Y0_WEBWE" name="RAMB18_X0Y0_WEBWE" output="RAMB18E1_Y0.WEBWE"/>
              <direct input="BRAM.RAMB18_Y1_ADDRARDADDR" name="RAMB18_X0Y1_ADDRARDADDR" output="RAMB18E1_Y1.ADDRARDADDR"/>
              <direct input="BRAM.RAMB18_Y1_ADDRATIEHIGH" name="RAMB18_X0Y1_ADDRATIEHIGH" output="RAMB18E1_Y1.ADDRATIEHIGH"/>
              <direct input="BRAM.RAMB18_Y1_ADDRBTIEHIGH" name="RAMB18_X0Y1_ADDRBTIEHIGH" output="RAMB18E1_Y1.ADDRBTIEHIGH"/>
              <direct input="BRAM.RAMB18_Y1_ADDRBWRADDR" name="RAMB18_X0Y1_ADDRBWRADDR" output="RAMB18E1_Y1.ADDRBWRADDR"/>
              <direct input="BRAM.RAMB18_Y1_CLKARDCLK" name="RAMB18_X0Y1_CLKARDCLK" output="RAMB18E1_Y1.CLKARDCLK"/>
              <direct input="BRAM.RAMB18_Y1_CLKBWRCLK" name="RAMB18_X0Y1_CLKBWRCLK" output="RAMB18E1_Y1.CLKBWRCLK"/>
              <direct input="BRAM.RAMB18_Y1_DIADI" name="RAMB18_X0Y1_DIADI" output="RAMB18E1_Y1.DIADI"/>
              <direct input="BRAM.RAMB18_Y1_DIBDI" name="RAMB18_X0Y1_DIBDI" output="RAMB18E1_Y1.DIBDI"/>
              <direct input="BRAM.RAMB18_Y1_DIPADIP" name="RAMB18_X0Y1_DIPADIP" output="RAMB18E1_Y1.DIPADIP"/>
              <direct input="BRAM.RAMB18_Y1_DIPBDIP" name="RAMB18_X0Y1_DIPBDIP" output="RAMB18E1_Y1.DIPBDIP"/>
              <direct input="BRAM.RAMB18_Y1_ENARDEN" name="RAMB18_X0Y1_ENARDEN" output="RAMB18E1_Y1.ENARDEN"/>
              <direct input="BRAM.RAMB18_Y1_ENBWREN" name="RAMB18_X0Y1_ENBWREN" output="RAMB18E1_Y1.ENBWREN"/>
              <direct input="BRAM.RAMB18_Y1_REGCEAREGCE" name="RAMB18_X0Y1_REGCEAREGCE" output="RAMB18E1_Y1.REGCEAREGCE"/>
              <direct input="BRAM.RAMB18_Y1_REGCEB" name="RAMB18_X0Y1_REGCEB" output="RAMB18E1_Y1.REGCEB"/>
              <direct input="BRAM.RAMB18_Y1_REGCLKARDRCLK" name="RAMB18_X0Y1_REGCLKARDRCLK" output="RAMB18E1_Y1.REGCLKARDRCLK"/>
              <direct input="BRAM.RAMB18_Y1_REGCLKB" name="RAMB18_X0Y1_REGCLKB" output="RAMB18E1_Y1.REGCLKB"/>
              <direct input="BRAM.RAMB18_Y1_RSTRAMARSTRAM" name="RAMB18_X0Y1_RSTRAMARSTRAM" output="RAMB18E1_Y1.RSTRAMARSTRAM"/>
              <direct input="BRAM.RAMB18_Y1_RSTRAMB" name="RAMB18_X0Y1_RSTRAMB" output="RAMB18E1_Y1.RSTRAMB"/>
              <direct input="BRAM.RAMB18_Y1_RSTREGARSTREG" name="RAMB18_X0Y1_RSTREGARSTREG" output="RAMB18E1_Y1.RSTREGARSTREG"/>
              <direct input="BRAM.RAMB18_Y1_RSTREGB" name="RAMB18_X0Y1_RSTREGB" output="RAMB18E1_Y1.RSTREGB"/>
              <direct input="BRAM.RAMB18_Y1_WEA" name="RAMB18_X0Y1_WEA" output="RAMB18E1_Y1.WEA"/>
              <direct input="BRAM.RAMB18_Y1_WEBWE" name="RAMB18_X0Y1_WEBWE" output="RAMB18E1_Y1.WEBWE"/>
            </interconnect>
          </mode>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <interconnect>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR" name="RAMB18_X0Y0_ADDRARDADDR" output="BRAM.RAMB18_Y0_ADDRARDADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH" name="RAMB18_X0Y0_ADDRATIEHIGH" output="BRAM.RAMB18_Y0_ADDRATIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH" name="RAMB18_X0Y0_ADDRBTIEHIGH" output="BRAM.RAMB18_Y0_ADDRBTIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR" name="RAMB18_X0Y0_ADDRBWRADDR" output="BRAM.RAMB18_Y0_ADDRBWRADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIADI" name="RAMB18_X0Y0_DIADI" output="BRAM.RAMB18_Y0_DIADI"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIBDI" name="RAMB18_X0Y0_DIBDI" output="BRAM.RAMB18_Y0_DIBDI"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIPADIP" name="RAMB18_X0Y0_DIPADIP" output="BRAM.RAMB18_Y0_DIPADIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIPBDIP" name="RAMB18_X0Y0_DIPBDIP" output="BRAM.RAMB18_Y0_DIPBDIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RDCLK" name="RAMB18_X0Y0_RDCLK" output="BRAM.RAMB18_Y0_RDCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RDEN" name="RAMB18_X0Y0_RDEN" output="BRAM.RAMB18_Y0_RDEN"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RDRCLK" name="RAMB18_X0Y0_RDRCLK" output="BRAM.RAMB18_Y0_RDRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_REGCEB" name="RAMB18_X0Y0_REGCEB" output="BRAM.RAMB18_Y0_REGCEB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_REGCE" name="RAMB18_X0Y0_REGCE" output="BRAM.RAMB18_Y0_REGCE"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_REGCLKB" name="RAMB18_X0Y0_REGCLKB" output="BRAM.RAMB18_Y0_REGCLKB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RSTRAMB" name="RAMB18_X0Y0_RSTRAMB" output="BRAM.RAMB18_Y0_RSTRAMB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RSTREGB" name="RAMB18_X0Y0_RSTREGB" output="BRAM.RAMB18_Y0_RSTREGB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RSTREG" name="RAMB18_X0Y0_RSTREG" output="BRAM.RAMB18_Y0_RSTREG"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RST" name="RAMB18_X0Y0_RST" output="BRAM.RAMB18_Y0_RST"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WEA" name="RAMB18_X0Y0_WEA" output="BRAM.RAMB18_Y0_WEA"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WEBWE" name="RAMB18_X0Y0_WEBWE" output="BRAM.RAMB18_Y0_WEBWE"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WRCLK" name="RAMB18_X0Y0_WRCLK" output="BRAM.RAMB18_Y0_WRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WREN" name="RAMB18_X0Y0_WREN" output="BRAM.RAMB18_Y0_WREN"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR" name="RAMB18_X0Y1_ADDRARDADDR" output="BRAM.RAMB18_Y1_ADDRARDADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH" name="RAMB18_X0Y1_ADDRATIEHIGH" output="BRAM.RAMB18_Y1_ADDRATIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH" name="RAMB18_X0Y1_ADDRBTIEHIGH" output="BRAM.RAMB18_Y1_ADDRBTIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR" name="RAMB18_X0Y1_ADDRBWRADDR" output="BRAM.RAMB18_Y1_ADDRBWRADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_CLKARDCLK" name="RAMB18_X0Y1_CLKARDCLK" output="BRAM.RAMB18_Y1_CLKARDCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_CLKBWRCLK" name="RAMB18_X0Y1_CLKBWRCLK" output="BRAM.RAMB18_Y1_CLKBWRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIADI" name="RAMB18_X0Y1_DIADI" output="BRAM.RAMB18_Y1_DIADI"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIBDI" name="RAMB18_X0Y1_DIBDI" output="BRAM.RAMB18_Y1_DIBDI"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIPADIP" name="RAMB18_X0Y1_DIPADIP" output="BRAM.RAMB18_Y1_DIPADIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIPBDIP" name="RAMB18_X0Y1_DIPBDIP" output="BRAM.RAMB18_Y1_DIPBDIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ENARDEN" name="RAMB18_X0Y1_ENARDEN" output="BRAM.RAMB18_Y1_ENARDEN"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ENBWREN" name="RAMB18_X0Y1_ENBWREN" output="BRAM.RAMB18_Y1_ENBWREN"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCEAREGCE" name="RAMB18_X0Y1_REGCEAREGCE" output="BRAM.RAMB18_Y1_REGCEAREGCE"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCEB" name="RAMB18_X0Y1_REGCEB" output="BRAM.RAMB18_Y1_REGCEB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCLKARDRCLK" name="RAMB18_X0Y1_REGCLKARDRCLK" output="BRAM.RAMB18_Y1_REGCLKARDRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCLKB" name="RAMB18_X0Y1_REGCLKB" output="BRAM.RAMB18_Y1_REGCLKB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTRAMARSTRAM" name="RAMB18_X0Y1_RSTRAMARSTRAM" output="BRAM.RAMB18_Y1_RSTRAMARSTRAM"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTRAMB" name="RAMB18_X0Y1_RSTRAMB" output="BRAM.RAMB18_Y1_RSTRAMB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTREGARSTREG" name="RAMB18_X0Y1_RSTREGARSTREG" output="BRAM.RAMB18_Y1_RSTREGARSTREG"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTREGB" name="RAMB18_X0Y1_RSTREGB" output="BRAM.RAMB18_Y1_RSTREGB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_WEA" name="RAMB18_X0Y1_WEA" output="BRAM.RAMB18_Y1_WEA"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_WEBWE" name="RAMB18_X0Y1_WEBWE" output="BRAM.RAMB18_Y1_WEBWE"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL" name="RAMB36_X0Y0_ADDRARDADDRL" output="BRAM.RAMB36_Y0_ADDRARDADDRL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU" name="RAMB36_X0Y0_ADDRARDADDRU" output="BRAM.RAMB36_Y0_ADDRARDADDRU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL" name="RAMB36_X0Y0_ADDRBWRADDRL" output="BRAM.RAMB36_Y0_ADDRBWRADDRL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU" name="RAMB36_X0Y0_ADDRBWRADDRU" output="BRAM.RAMB36_Y0_ADDRBWRADDRU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEINA" name="RAMB36_X0Y0_CASCADEINA" output="BRAM.RAMB36_Y0_CASCADEINA"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEINB" name="RAMB36_X0Y0_CASCADEINB" output="BRAM.RAMB36_Y0_CASCADEINB"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKARDCLKL" name="RAMB36_X0Y0_CLKARDCLKL" output="BRAM.RAMB36_Y0_CLKARDCLKL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKARDCLKU" name="RAMB36_X0Y0_CLKARDCLKU" output="BRAM.RAMB36_Y0_CLKARDCLKU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKL" name="RAMB36_X0Y0_CLKBWRCLKL" output="BRAM.RAMB36_Y0_CLKBWRCLKL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKU" name="RAMB36_X0Y0_CLKBWRCLKU" output="BRAM.RAMB36_Y0_CLKBWRCLKU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIADI" name="RAMB36_X0Y0_DIADI" output="BRAM.RAMB36_Y0_DIADI"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIBDI" name="RAMB36_X0Y0_DIBDI" output="BRAM.RAMB36_Y0_DIBDI"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIPADIP" name="RAMB36_X0Y0_DIPADIP" output="BRAM.RAMB36_Y0_DIPADIP"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIPBDIP" name="RAMB36_X0Y0_DIPBDIP" output="BRAM.RAMB36_Y0_DIPBDIP"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENARDENL" name="RAMB36_X0Y0_ENARDENL" output="BRAM.RAMB36_Y0_ENARDENL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENARDENU" name="RAMB36_X0Y0_ENARDENU" output="BRAM.RAMB36_Y0_ENARDENU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENBWRENL" name="RAMB36_X0Y0_ENBWRENL" output="BRAM.RAMB36_Y0_ENBWRENL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENBWRENU" name="RAMB36_X0Y0_ENBWRENU" output="BRAM.RAMB36_Y0_ENBWRENU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_INJECTDBITERR" name="RAMB36_X0Y0_INJECTDBITERR" output="BRAM.RAMB36_Y0_INJECTDBITERR"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_INJECTSBITERR" name="RAMB36_X0Y0_INJECTSBITERR" output="BRAM.RAMB36_Y0_INJECTSBITERR"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEL" name="RAMB36_X0Y0_REGCEAREGCEL" output="BRAM.RAMB36_Y0_REGCEAREGCEL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEU" name="RAMB36_X0Y0_REGCEAREGCEU" output="BRAM.RAMB36_Y0_REGCEAREGCEU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEBL" name="RAMB36_X0Y0_REGCEBL" output="BRAM.RAMB36_Y0_REGCEBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEBU" name="RAMB36_X0Y0_REGCEBU" output="BRAM.RAMB36_Y0_REGCEBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKL" name="RAMB36_X0Y0_REGCLKARDRCLKL" output="BRAM.RAMB36_Y0_REGCLKARDRCLKL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKU" name="RAMB36_X0Y0_REGCLKARDRCLKU" output="BRAM.RAMB36_Y0_REGCLKARDRCLKU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKBL" name="RAMB36_X0Y0_REGCLKBL" output="BRAM.RAMB36_Y0_REGCLKBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKBU" name="RAMB36_X0Y0_REGCLKBU" output="BRAM.RAMB36_Y0_REGCLKBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMLRST" name="RAMB36_X0Y0_RSTRAMARSTRAMLRST" output="BRAM.RAMB36_Y0_RSTRAMARSTRAMLRST"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMU" name="RAMB36_X0Y0_RSTRAMARSTRAMU" output="BRAM.RAMB36_Y0_RSTRAMARSTRAMU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMBL" name="RAMB36_X0Y0_RSTRAMBL" output="BRAM.RAMB36_Y0_RSTRAMBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMBU" name="RAMB36_X0Y0_RSTRAMBU" output="BRAM.RAMB36_Y0_RSTRAMBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGL" name="RAMB36_X0Y0_RSTREGARSTREGL" output="BRAM.RAMB36_Y0_RSTREGARSTREGL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGU" name="RAMB36_X0Y0_RSTREGARSTREGU" output="BRAM.RAMB36_Y0_RSTREGARSTREGU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGBL" name="RAMB36_X0Y0_RSTREGBL" output="BRAM.RAMB36_Y0_RSTREGBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGBU" name="RAMB36_X0Y0_RSTREGBU" output="BRAM.RAMB36_Y0_RSTREGBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTBRAMRST" name="RAMB36_X0Y0_TSTBRAMRST" output="BRAM.RAMB36_Y0_TSTBRAMRST"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTCNT" name="RAMB36_X0Y0_TSTCNT" output="BRAM.RAMB36_Y0_TSTCNT"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTFLAGIN" name="RAMB36_X0Y0_TSTFLAGIN" output="BRAM.RAMB36_Y0_TSTFLAGIN"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTIN" name="RAMB36_X0Y0_TSTIN" output="BRAM.RAMB36_Y0_TSTIN"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTOFF" name="RAMB36_X0Y0_TSTOFF" output="BRAM.RAMB36_Y0_TSTOFF"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTRDCNTOFF" name="RAMB36_X0Y0_TSTRDCNTOFF" output="BRAM.RAMB36_Y0_TSTRDCNTOFF"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTRDOS" name="RAMB36_X0Y0_TSTRDOS" output="BRAM.RAMB36_Y0_TSTRDOS"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTWRCNTOFF" name="RAMB36_X0Y0_TSTWRCNTOFF" output="BRAM.RAMB36_Y0_TSTWRCNTOFF"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTWROS" name="RAMB36_X0Y0_TSTWROS" output="BRAM.RAMB36_Y0_TSTWROS"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEAL" name="RAMB36_X0Y0_WEAL" output="BRAM.RAMB36_Y0_WEAL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEAU" name="RAMB36_X0Y0_WEAU" output="BRAM.RAMB36_Y0_WEAU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEBWEL" name="RAMB36_X0Y0_WEBWEL" output="BRAM.RAMB36_Y0_WEBWEL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEBWEU" name="RAMB36_X0Y0_WEBWEU" output="BRAM.RAMB36_Y0_WEBWEU"/>
          <direct input="BRAM.RAMB18_Y0_ALMOSTEMPTY" name="RAMB18_X0Y0_ALMOSTEMPTY" output="BRAM_X0.RAMB18_X0Y0_ALMOSTEMPTY"/>
          <direct input="BRAM.RAMB18_Y0_ALMOSTFULL" name="RAMB18_X0Y0_ALMOSTFULL" output="BRAM_X0.RAMB18_X0Y0_ALMOSTFULL"/>
          <direct input="BRAM.RAMB18_Y0_DOP" name="RAMB18_X0Y0_DOP" output="BRAM_X0.RAMB18_X0Y0_DOP"/>
          <direct input="BRAM.RAMB18_Y0_DO" name="RAMB18_X0Y0_DO" output="BRAM_X0.RAMB18_X0Y0_DO"/>
          <direct input="BRAM.RAMB18_Y0_EMPTY" name="RAMB18_X0Y0_EMPTY" output="BRAM_X0.RAMB18_X0Y0_EMPTY"/>
          <direct input="BRAM.RAMB18_Y0_FULL" name="RAMB18_X0Y0_FULL" output="BRAM_X0.RAMB18_X0Y0_FULL"/>
          <direct input="BRAM.RAMB18_Y0_RDCOUNT" name="RAMB18_X0Y0_RDCOUNT" output="BRAM_X0.RAMB18_X0Y0_RDCOUNT"/>
          <direct input="BRAM.RAMB18_Y0_RDERR" name="RAMB18_X0Y0_RDERR" output="BRAM_X0.RAMB18_X0Y0_RDERR"/>
          <direct input="BRAM.RAMB18_Y0_WRCOUNT" name="RAMB18_X0Y0_WRCOUNT" output="BRAM_X0.RAMB18_X0Y0_WRCOUNT"/>
          <direct input="BRAM.RAMB18_Y0_WRERR" name="RAMB18_X0Y0_WRERR" output="BRAM_X0.RAMB18_X0Y0_WRERR"/>
          <direct input="BRAM.RAMB18_Y1_ALMOSTEMPTY" name="RAMB18_X0Y1_ALMOSTEMPTY" output="BRAM_X0.RAMB18_X0Y1_ALMOSTEMPTY"/>
          <direct input="BRAM.RAMB18_Y1_ALMOSTFULL" name="RAMB18_X0Y1_ALMOSTFULL" output="BRAM_X0.RAMB18_X0Y1_ALMOSTFULL"/>
          <direct input="BRAM.RAMB18_Y1_DOADO" name="RAMB18_X0Y1_DOADO" output="BRAM_X0.RAMB18_X0Y1_DOADO"/>
          <direct input="BRAM.RAMB18_Y1_DOBDO" name="RAMB18_X0Y1_DOBDO" output="BRAM_X0.RAMB18_X0Y1_DOBDO"/>
          <direct input="BRAM.RAMB18_Y1_DOPADOP" name="RAMB18_X0Y1_DOPADOP" output="BRAM_X0.RAMB18_X0Y1_DOPADOP"/>
          <direct input="BRAM.RAMB18_Y1_DOPBDOP" name="RAMB18_X0Y1_DOPBDOP" output="BRAM_X0.RAMB18_X0Y1_DOPBDOP"/>
          <direct input="BRAM.RAMB18_Y1_EMPTY" name="RAMB18_X0Y1_EMPTY" output="BRAM_X0.RAMB18_X0Y1_EMPTY"/>
          <direct input="BRAM.RAMB18_Y1_FULL" name="RAMB18_X0Y1_FULL" output="BRAM_X0.RAMB18_X0Y1_FULL"/>
          <direct input="BRAM.RAMB18_Y1_RDCOUNT" name="RAMB18_X0Y1_RDCOUNT" output="BRAM_X0.RAMB18_X0Y1_RDCOUNT"/>
          <direct input="BRAM.RAMB18_Y1_RDERR" name="RAMB18_X0Y1_RDERR" output="BRAM_X0.RAMB18_X0Y1_RDERR"/>
          <direct input="BRAM.RAMB18_Y1_WRCOUNT" name="RAMB18_X0Y1_WRCOUNT" output="BRAM_X0.RAMB18_X0Y1_WRCOUNT"/>
          <direct input="BRAM.RAMB18_Y1_WRERR" name="RAMB18_X0Y1_WRERR" output="BRAM_X0.RAMB18_X0Y1_WRERR"/>
          <direct input="BRAM.RAMB36_Y0_ALMOSTEMPTY" name="RAMB36_X0Y0_ALMOSTEMPTY" output="BRAM_X0.RAMB36_X0Y0_ALMOSTEMPTY"/>
          <direct input="BRAM.RAMB36_Y0_ALMOSTFULL" name="RAMB36_X0Y0_ALMOSTFULL" output="BRAM_X0.RAMB36_X0Y0_ALMOSTFULL"/>
          <direct input="BRAM.RAMB36_Y0_CASCADEOUTA" name="RAMB36_X0Y0_CASCADEOUTA" output="BRAM_X0.RAMB36_X0Y0_CASCADEOUTA"/>
          <direct input="BRAM.RAMB36_Y0_CASCADEOUTB" name="RAMB36_X0Y0_CASCADEOUTB" output="BRAM_X0.RAMB36_X0Y0_CASCADEOUTB"/>
          <direct input="BRAM.RAMB36_Y0_DBITERR" name="RAMB36_X0Y0_DBITERR" output="BRAM_X0.RAMB36_X0Y0_DBITERR"/>
          <direct input="BRAM.RAMB36_Y0_DOADO" name="RAMB36_X0Y0_DOADO" output="BRAM_X0.RAMB36_X0Y0_DOADO"/>
          <direct input="BRAM.RAMB36_Y0_DOBDO" name="RAMB36_X0Y0_DOBDO" output="BRAM_X0.RAMB36_X0Y0_DOBDO"/>
          <direct input="BRAM.RAMB36_Y0_DOPADOP" name="RAMB36_X0Y0_DOPADOP" output="BRAM_X0.RAMB36_X0Y0_DOPADOP"/>
          <direct input="BRAM.RAMB36_Y0_DOPBDOP" name="RAMB36_X0Y0_DOPBDOP" output="BRAM_X0.RAMB36_X0Y0_DOPBDOP"/>
          <direct input="BRAM.RAMB36_Y0_ECCPARITY" name="RAMB36_X0Y0_ECCPARITY" output="BRAM_X0.RAMB36_X0Y0_ECCPARITY"/>
          <direct input="BRAM.RAMB36_Y0_EMPTY" name="RAMB36_X0Y0_EMPTY" output="BRAM_X0.RAMB36_X0Y0_EMPTY"/>
          <direct input="BRAM.RAMB36_Y0_FULL" name="RAMB36_X0Y0_FULL" output="BRAM_X0.RAMB36_X0Y0_FULL"/>
          <direct input="BRAM.RAMB36_Y0_RDCOUNT" name="RAMB36_X0Y0_RDCOUNT" output="BRAM_X0.RAMB36_X0Y0_RDCOUNT"/>
          <direct input="BRAM.RAMB36_Y0_RDERR" name="RAMB36_X0Y0_RDERR" output="BRAM_X0.RAMB36_X0Y0_RDERR"/>
          <direct input="BRAM.RAMB36_Y0_SBITERR" name="RAMB36_X0Y0_SBITERR" output="BRAM_X0.RAMB36_X0Y0_SBITERR"/>
          <direct input="BRAM.RAMB36_Y0_TSTOUT" name="RAMB36_X0Y0_TSTOUT" output="BRAM_X0.RAMB36_X0Y0_TSTOUT"/>
          <direct input="BRAM.RAMB36_Y0_WRCOUNT" name="RAMB36_X0Y0_WRCOUNT" output="BRAM_X0.RAMB36_X0Y0_WRCOUNT"/>
          <direct input="BRAM.RAMB36_Y0_WRERR" name="RAMB36_X0Y0_WRERR" output="BRAM_X0.RAMB36_X0Y0_WRERR"/>
        </interconnect>
        <metadata>
          <meta name="type">block</meta>
          <meta name="subtype">ignore</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="BRAM_X0.RAMB18_X0Y0_ALMOSTEMPTY" name="BRAM_X0.RAMB18_X0Y0_ALMOSTEMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_ALMOSTFULL" name="BRAM_X0.RAMB18_X0Y0_ALMOSTFULL_to_BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL" output="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[0]" name="BRAM_X0.RAMB18_X0Y0_DO[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[10]" name="BRAM_X0.RAMB18_X0Y0_DO[10]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[11]" name="BRAM_X0.RAMB18_X0Y0_DO[11]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[12]" name="BRAM_X0.RAMB18_X0Y0_DO[12]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[13]" name="BRAM_X0.RAMB18_X0Y0_DO[13]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[14]" name="BRAM_X0.RAMB18_X0Y0_DO[14]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[15]" name="BRAM_X0.RAMB18_X0Y0_DO[15]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[1]" name="BRAM_X0.RAMB18_X0Y0_DO[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[2]" name="BRAM_X0.RAMB18_X0Y0_DO[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[3]" name="BRAM_X0.RAMB18_X0Y0_DO[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[4]" name="BRAM_X0.RAMB18_X0Y0_DO[4]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[5]" name="BRAM_X0.RAMB18_X0Y0_DO[5]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[6]" name="BRAM_X0.RAMB18_X0Y0_DO[6]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[7]" name="BRAM_X0.RAMB18_X0Y0_DO[7]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[8]" name="BRAM_X0.RAMB18_X0Y0_DO[8]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[9]" name="BRAM_X0.RAMB18_X0Y0_DO[9]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[16]" name="BRAM_X0.RAMB18_X0Y0_DO[16]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[26]" name="BRAM_X0.RAMB18_X0Y0_DO[26]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[27]" name="BRAM_X0.RAMB18_X0Y0_DO[27]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[28]" name="BRAM_X0.RAMB18_X0Y0_DO[28]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[29]" name="BRAM_X0.RAMB18_X0Y0_DO[29]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[30]" name="BRAM_X0.RAMB18_X0Y0_DO[30]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[31]" name="BRAM_X0.RAMB18_X0Y0_DO[31]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[17]" name="BRAM_X0.RAMB18_X0Y0_DO[17]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[18]" name="BRAM_X0.RAMB18_X0Y0_DO[18]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[19]" name="BRAM_X0.RAMB18_X0Y0_DO[19]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[20]" name="BRAM_X0.RAMB18_X0Y0_DO[20]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[21]" name="BRAM_X0.RAMB18_X0Y0_DO[21]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[22]" name="BRAM_X0.RAMB18_X0Y0_DO[22]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[23]" name="BRAM_X0.RAMB18_X0Y0_DO[23]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[24]" name="BRAM_X0.RAMB18_X0Y0_DO[24]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[25]" name="BRAM_X0.RAMB18_X0Y0_DO[25]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[0]" name="BRAM_X0.RAMB18_X0Y0_DOP[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[1]" name="BRAM_X0.RAMB18_X0Y0_DOP[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[2]" name="BRAM_X0.RAMB18_X0Y0_DOP[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[3]" name="BRAM_X0.RAMB18_X0Y0_DOP[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_EMPTY" name="BRAM_X0.RAMB18_X0Y0_EMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_FULL" name="BRAM_X0.RAMB18_X0Y0_FULL_to_BLK-TL-BRAM_L.BRAM_FIFO18_FULL" output="BLK-TL-BRAM_L.BRAM_FIFO18_FULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[0]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[10]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[11]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[1]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[2]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[3]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[4]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[5]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[6]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[7]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[8]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[9]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDERR" name="BRAM_X0.RAMB18_X0Y0_RDERR_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDERR" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDERR"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[0]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[10]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[11]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[1]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[2]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[3]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[4]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[5]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[6]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[7]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[8]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[9]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRERR" name="BRAM_X0.RAMB18_X0Y0_WRERR_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRERR" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ALMOSTEMPTY" name="BRAM_X0.RAMB36_X0Y0_ALMOSTEMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ALMOSTFULL" name="BRAM_X0.RAMB36_X0Y0_ALMOSTFULL_to_BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL" output="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEOUTA" name="BRAM_X0.RAMB36_X0Y0_CASCADEOUTA_to_BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA" output="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEOUTB" name="BRAM_X0.RAMB36_X0Y0_CASCADEOUTB_to_BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB" output="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DBITERR" name="BRAM_X0.RAMB36_X0Y0_DBITERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[0]" name="BRAM_X0.RAMB36_X0Y0_DOADO[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[20]" name="BRAM_X0.RAMB36_X0Y0_DOADO[20]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[22]" name="BRAM_X0.RAMB36_X0Y0_DOADO[22]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[24]" name="BRAM_X0.RAMB36_X0Y0_DOADO[24]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[26]" name="BRAM_X0.RAMB36_X0Y0_DOADO[26]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[28]" name="BRAM_X0.RAMB36_X0Y0_DOADO[28]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[30]" name="BRAM_X0.RAMB36_X0Y0_DOADO[30]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[2]" name="BRAM_X0.RAMB36_X0Y0_DOADO[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[4]" name="BRAM_X0.RAMB36_X0Y0_DOADO[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[6]" name="BRAM_X0.RAMB36_X0Y0_DOADO[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[8]" name="BRAM_X0.RAMB36_X0Y0_DOADO[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[10]" name="BRAM_X0.RAMB36_X0Y0_DOADO[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[12]" name="BRAM_X0.RAMB36_X0Y0_DOADO[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[14]" name="BRAM_X0.RAMB36_X0Y0_DOADO[14]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[16]" name="BRAM_X0.RAMB36_X0Y0_DOADO[16]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[18]" name="BRAM_X0.RAMB36_X0Y0_DOADO[18]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[1]" name="BRAM_X0.RAMB36_X0Y0_DOADO[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[21]" name="BRAM_X0.RAMB36_X0Y0_DOADO[21]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[23]" name="BRAM_X0.RAMB36_X0Y0_DOADO[23]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[25]" name="BRAM_X0.RAMB36_X0Y0_DOADO[25]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[27]" name="BRAM_X0.RAMB36_X0Y0_DOADO[27]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[29]" name="BRAM_X0.RAMB36_X0Y0_DOADO[29]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[31]" name="BRAM_X0.RAMB36_X0Y0_DOADO[31]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[3]" name="BRAM_X0.RAMB36_X0Y0_DOADO[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[5]" name="BRAM_X0.RAMB36_X0Y0_DOADO[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[7]" name="BRAM_X0.RAMB36_X0Y0_DOADO[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[9]" name="BRAM_X0.RAMB36_X0Y0_DOADO[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[11]" name="BRAM_X0.RAMB36_X0Y0_DOADO[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[13]" name="BRAM_X0.RAMB36_X0Y0_DOADO[13]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[15]" name="BRAM_X0.RAMB36_X0Y0_DOADO[15]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[17]" name="BRAM_X0.RAMB36_X0Y0_DOADO[17]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[19]" name="BRAM_X0.RAMB36_X0Y0_DOADO[19]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[0]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[20]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[20]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[22]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[22]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[24]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[24]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[26]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[26]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[28]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[28]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[30]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[30]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[2]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[4]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[6]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[8]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[10]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[12]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[14]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[14]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[16]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[16]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[18]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[18]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[1]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[21]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[21]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[23]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[23]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[25]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[25]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[27]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[27]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[29]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[29]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[31]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[31]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[3]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[5]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[7]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[9]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[11]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[13]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[13]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[15]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[15]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[17]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[17]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[19]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[19]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[0]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[2]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[1]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[3]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[0]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[2]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[1]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[3]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[0]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[1]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[2]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[3]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[4]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[5]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[6]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[7]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_EMPTY" name="BRAM_X0.RAMB36_X0Y0_EMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_FULL" name="BRAM_X0.RAMB36_X0Y0_FULL_to_BLK-TL-BRAM_L.BRAM_FIFO36_FULL" output="BLK-TL-BRAM_L.BRAM_FIFO36_FULL"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[0]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[10]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[11]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[12]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[1]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[2]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[3]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[4]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[5]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[6]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[7]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[8]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[9]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDERR" name="BRAM_X0.RAMB36_X0Y0_RDERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_SBITERR" name="BRAM_X0.RAMB36_X0Y0_SBITERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[0]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[1]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[2]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[3]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[4]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[0]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[10]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[11]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[12]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[1]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[2]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[3]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[4]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[5]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[6]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[7]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[8]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[9]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRERR" name="BRAM_X0.RAMB36_X0Y0_WRERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRERR"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_ALMOSTEMPTY" name="BRAM_X0.RAMB18_X0Y1_ALMOSTEMPTY_to_BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY" output="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_ALMOSTFULL" name="BRAM_X0.RAMB18_X0Y1_ALMOSTFULL_to_BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL" output="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[0]" name="BRAM_X0.RAMB18_X0Y1_DOADO[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[10]" name="BRAM_X0.RAMB18_X0Y1_DOADO[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[11]" name="BRAM_X0.RAMB18_X0Y1_DOADO[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[12]" name="BRAM_X0.RAMB18_X0Y1_DOADO[12]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[13]" name="BRAM_X0.RAMB18_X0Y1_DOADO[13]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[14]" name="BRAM_X0.RAMB18_X0Y1_DOADO[14]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[15]" name="BRAM_X0.RAMB18_X0Y1_DOADO[15]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[1]" name="BRAM_X0.RAMB18_X0Y1_DOADO[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[2]" name="BRAM_X0.RAMB18_X0Y1_DOADO[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[3]" name="BRAM_X0.RAMB18_X0Y1_DOADO[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[4]" name="BRAM_X0.RAMB18_X0Y1_DOADO[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[5]" name="BRAM_X0.RAMB18_X0Y1_DOADO[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[6]" name="BRAM_X0.RAMB18_X0Y1_DOADO[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[7]" name="BRAM_X0.RAMB18_X0Y1_DOADO[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[8]" name="BRAM_X0.RAMB18_X0Y1_DOADO[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[9]" name="BRAM_X0.RAMB18_X0Y1_DOADO[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[0]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[10]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[11]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[12]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[12]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[13]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[13]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[14]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[14]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[15]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[15]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[1]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[2]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[3]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[4]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[5]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[6]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[7]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[8]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[9]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPADOP[0]" name="BRAM_X0.RAMB18_X0Y1_DOPADOP[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPADOP[1]" name="BRAM_X0.RAMB18_X0Y1_DOPADOP[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPBDOP[0]" name="BRAM_X0.RAMB18_X0Y1_DOPBDOP[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPBDOP[1]" name="BRAM_X0.RAMB18_X0Y1_DOPBDOP[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_EMPTY" name="BRAM_X0.RAMB18_X0Y1_EMPTY_to_BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY" output="BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_FULL" name="BRAM_X0.RAMB18_X0Y1_FULL_to_BLK-TL-BRAM_L.BRAM_RAMB18_FULL" output="BLK-TL-BRAM_L.BRAM_RAMB18_FULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[0]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[10]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[11]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[1]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[2]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[3]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[4]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[5]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[6]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[7]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[8]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[9]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDERR" name="BRAM_X0.RAMB18_X0Y1_RDERR_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDERR" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDERR"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[0]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[10]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[11]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[1]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[2]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[3]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[4]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[5]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[6]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[7]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[8]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[9]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRERR" name="BRAM_X0.RAMB18_X0Y1_WRERR_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRERR" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRERR"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[10]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[11]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[12]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[13]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[2]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[3]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[4]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[5]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[6]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[7]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[8]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[9]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0_to_BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1_to_BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0_to_BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1_to_BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[10]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[11]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[12]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[13]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[2]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[3]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[4]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[5]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[6]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[7]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[8]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[9]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0_to_BRAM_X0.RAMB18_X0Y0_DIADI[0]" output="BRAM_X0.RAMB18_X0Y0_DIADI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10_to_BRAM_X0.RAMB18_X0Y0_DIADI[10]" output="BRAM_X0.RAMB18_X0Y0_DIADI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11_to_BRAM_X0.RAMB18_X0Y0_DIADI[11]" output="BRAM_X0.RAMB18_X0Y0_DIADI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12_to_BRAM_X0.RAMB18_X0Y0_DIADI[12]" output="BRAM_X0.RAMB18_X0Y0_DIADI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13_to_BRAM_X0.RAMB18_X0Y0_DIADI[13]" output="BRAM_X0.RAMB18_X0Y0_DIADI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14_to_BRAM_X0.RAMB18_X0Y0_DIADI[14]" output="BRAM_X0.RAMB18_X0Y0_DIADI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15_to_BRAM_X0.RAMB18_X0Y0_DIADI[15]" output="BRAM_X0.RAMB18_X0Y0_DIADI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1_to_BRAM_X0.RAMB18_X0Y0_DIADI[1]" output="BRAM_X0.RAMB18_X0Y0_DIADI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2_to_BRAM_X0.RAMB18_X0Y0_DIADI[2]" output="BRAM_X0.RAMB18_X0Y0_DIADI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3_to_BRAM_X0.RAMB18_X0Y0_DIADI[3]" output="BRAM_X0.RAMB18_X0Y0_DIADI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4_to_BRAM_X0.RAMB18_X0Y0_DIADI[4]" output="BRAM_X0.RAMB18_X0Y0_DIADI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5_to_BRAM_X0.RAMB18_X0Y0_DIADI[5]" output="BRAM_X0.RAMB18_X0Y0_DIADI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6_to_BRAM_X0.RAMB18_X0Y0_DIADI[6]" output="BRAM_X0.RAMB18_X0Y0_DIADI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7_to_BRAM_X0.RAMB18_X0Y0_DIADI[7]" output="BRAM_X0.RAMB18_X0Y0_DIADI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8_to_BRAM_X0.RAMB18_X0Y0_DIADI[8]" output="BRAM_X0.RAMB18_X0Y0_DIADI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9_to_BRAM_X0.RAMB18_X0Y0_DIADI[9]" output="BRAM_X0.RAMB18_X0Y0_DIADI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0_to_BRAM_X0.RAMB18_X0Y0_DIBDI[0]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10_to_BRAM_X0.RAMB18_X0Y0_DIBDI[10]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11_to_BRAM_X0.RAMB18_X0Y0_DIBDI[11]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12_to_BRAM_X0.RAMB18_X0Y0_DIBDI[12]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13_to_BRAM_X0.RAMB18_X0Y0_DIBDI[13]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14_to_BRAM_X0.RAMB18_X0Y0_DIBDI[14]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15_to_BRAM_X0.RAMB18_X0Y0_DIBDI[15]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1_to_BRAM_X0.RAMB18_X0Y0_DIBDI[1]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2_to_BRAM_X0.RAMB18_X0Y0_DIBDI[2]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3_to_BRAM_X0.RAMB18_X0Y0_DIBDI[3]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4_to_BRAM_X0.RAMB18_X0Y0_DIBDI[4]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5_to_BRAM_X0.RAMB18_X0Y0_DIBDI[5]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6_to_BRAM_X0.RAMB18_X0Y0_DIBDI[6]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7_to_BRAM_X0.RAMB18_X0Y0_DIBDI[7]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8_to_BRAM_X0.RAMB18_X0Y0_DIBDI[8]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9_to_BRAM_X0.RAMB18_X0Y0_DIBDI[9]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0_to_BRAM_X0.RAMB18_X0Y0_DIPADIP[0]" output="BRAM_X0.RAMB18_X0Y0_DIPADIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1_to_BRAM_X0.RAMB18_X0Y0_DIPADIP[1]" output="BRAM_X0.RAMB18_X0Y0_DIPADIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0_to_BRAM_X0.RAMB18_X0Y0_DIPBDIP[0]" output="BRAM_X0.RAMB18_X0Y0_DIPBDIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1_to_BRAM_X0.RAMB18_X0Y0_DIPBDIP[1]" output="BRAM_X0.RAMB18_X0Y0_DIPBDIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK" name="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK_to_BRAM_X0.RAMB18_X0Y0_RDCLK" output="BRAM_X0.RAMB18_X0Y0_RDCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN" name="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN_to_BRAM_X0.RAMB18_X0Y0_RDEN" output="BRAM_X0.RAMB18_X0Y0_RDEN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK_to_BRAM_X0.RAMB18_X0Y0_RDRCLK" output="BRAM_X0.RAMB18_X0Y0_RDRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB_to_BRAM_X0.RAMB18_X0Y0_REGCEB" output="BRAM_X0.RAMB18_X0Y0_REGCEB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE_to_BRAM_X0.RAMB18_X0Y0_REGCE" output="BRAM_X0.RAMB18_X0Y0_REGCE"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB_to_BRAM_X0.RAMB18_X0Y0_REGCLKB" output="BRAM_X0.RAMB18_X0Y0_REGCLKB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB_to_BRAM_X0.RAMB18_X0Y0_RSTRAMB" output="BRAM_X0.RAMB18_X0Y0_RSTRAMB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB_to_BRAM_X0.RAMB18_X0Y0_RSTREGB" output="BRAM_X0.RAMB18_X0Y0_RSTREGB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG_to_BRAM_X0.RAMB18_X0Y0_RSTREG" output="BRAM_X0.RAMB18_X0Y0_RSTREG"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM_to_BRAM_X0.RAMB18_X0Y0_RST" output="BRAM_X0.RAMB18_X0Y0_RST"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0_to_BRAM_X0.RAMB18_X0Y0_WEA[0]" output="BRAM_X0.RAMB18_X0Y0_WEA[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1_to_BRAM_X0.RAMB18_X0Y0_WEA[1]" output="BRAM_X0.RAMB18_X0Y0_WEA[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2_to_BRAM_X0.RAMB18_X0Y0_WEA[2]" output="BRAM_X0.RAMB18_X0Y0_WEA[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3_to_BRAM_X0.RAMB18_X0Y0_WEA[3]" output="BRAM_X0.RAMB18_X0Y0_WEA[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0_to_BRAM_X0.RAMB18_X0Y0_WEBWE[0]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1_to_BRAM_X0.RAMB18_X0Y0_WEBWE[1]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2_to_BRAM_X0.RAMB18_X0Y0_WEBWE[2]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3_to_BRAM_X0.RAMB18_X0Y0_WEBWE[3]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4_to_BRAM_X0.RAMB18_X0Y0_WEBWE[4]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5_to_BRAM_X0.RAMB18_X0Y0_WEBWE[5]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6_to_BRAM_X0.RAMB18_X0Y0_WEBWE[6]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7_to_BRAM_X0.RAMB18_X0Y0_WEBWE[7]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK" name="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK_to_BRAM_X0.RAMB18_X0Y0_WRCLK" output="BRAM_X0.RAMB18_X0Y0_WRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN" name="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN_to_BRAM_X0.RAMB18_X0Y0_WREN" output="BRAM_X0.RAMB18_X0Y0_WREN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[10]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[11]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[12]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[13]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[2]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[3]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[4]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[5]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[6]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[7]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[8]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[9]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0_to_BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1_to_BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0_to_BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1_to_BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[10]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[11]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[12]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[13]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[2]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[3]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[4]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[5]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[6]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[7]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[8]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[9]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK" name="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK_to_BRAM_X0.RAMB18_X0Y1_CLKARDCLK" output="BRAM_X0.RAMB18_X0Y1_CLKARDCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK" name="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK_to_BRAM_X0.RAMB18_X0Y1_CLKBWRCLK" output="BRAM_X0.RAMB18_X0Y1_CLKBWRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0_to_BRAM_X0.RAMB18_X0Y1_DIADI[0]" output="BRAM_X0.RAMB18_X0Y1_DIADI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10_to_BRAM_X0.RAMB18_X0Y1_DIADI[10]" output="BRAM_X0.RAMB18_X0Y1_DIADI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11_to_BRAM_X0.RAMB18_X0Y1_DIADI[11]" output="BRAM_X0.RAMB18_X0Y1_DIADI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12_to_BRAM_X0.RAMB18_X0Y1_DIADI[12]" output="BRAM_X0.RAMB18_X0Y1_DIADI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13_to_BRAM_X0.RAMB18_X0Y1_DIADI[13]" output="BRAM_X0.RAMB18_X0Y1_DIADI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14_to_BRAM_X0.RAMB18_X0Y1_DIADI[14]" output="BRAM_X0.RAMB18_X0Y1_DIADI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15_to_BRAM_X0.RAMB18_X0Y1_DIADI[15]" output="BRAM_X0.RAMB18_X0Y1_DIADI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1_to_BRAM_X0.RAMB18_X0Y1_DIADI[1]" output="BRAM_X0.RAMB18_X0Y1_DIADI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2_to_BRAM_X0.RAMB18_X0Y1_DIADI[2]" output="BRAM_X0.RAMB18_X0Y1_DIADI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3_to_BRAM_X0.RAMB18_X0Y1_DIADI[3]" output="BRAM_X0.RAMB18_X0Y1_DIADI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4_to_BRAM_X0.RAMB18_X0Y1_DIADI[4]" output="BRAM_X0.RAMB18_X0Y1_DIADI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5_to_BRAM_X0.RAMB18_X0Y1_DIADI[5]" output="BRAM_X0.RAMB18_X0Y1_DIADI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6_to_BRAM_X0.RAMB18_X0Y1_DIADI[6]" output="BRAM_X0.RAMB18_X0Y1_DIADI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7_to_BRAM_X0.RAMB18_X0Y1_DIADI[7]" output="BRAM_X0.RAMB18_X0Y1_DIADI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8_to_BRAM_X0.RAMB18_X0Y1_DIADI[8]" output="BRAM_X0.RAMB18_X0Y1_DIADI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9_to_BRAM_X0.RAMB18_X0Y1_DIADI[9]" output="BRAM_X0.RAMB18_X0Y1_DIADI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0_to_BRAM_X0.RAMB18_X0Y1_DIBDI[0]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10_to_BRAM_X0.RAMB18_X0Y1_DIBDI[10]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11_to_BRAM_X0.RAMB18_X0Y1_DIBDI[11]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12_to_BRAM_X0.RAMB18_X0Y1_DIBDI[12]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13_to_BRAM_X0.RAMB18_X0Y1_DIBDI[13]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14_to_BRAM_X0.RAMB18_X0Y1_DIBDI[14]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15_to_BRAM_X0.RAMB18_X0Y1_DIBDI[15]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1_to_BRAM_X0.RAMB18_X0Y1_DIBDI[1]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2_to_BRAM_X0.RAMB18_X0Y1_DIBDI[2]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3_to_BRAM_X0.RAMB18_X0Y1_DIBDI[3]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4_to_BRAM_X0.RAMB18_X0Y1_DIBDI[4]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5_to_BRAM_X0.RAMB18_X0Y1_DIBDI[5]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6_to_BRAM_X0.RAMB18_X0Y1_DIBDI[6]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7_to_BRAM_X0.RAMB18_X0Y1_DIBDI[7]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8_to_BRAM_X0.RAMB18_X0Y1_DIBDI[8]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9_to_BRAM_X0.RAMB18_X0Y1_DIBDI[9]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0_to_BRAM_X0.RAMB18_X0Y1_DIPADIP[0]" output="BRAM_X0.RAMB18_X0Y1_DIPADIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1_to_BRAM_X0.RAMB18_X0Y1_DIPADIP[1]" output="BRAM_X0.RAMB18_X0Y1_DIPADIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0_to_BRAM_X0.RAMB18_X0Y1_DIPBDIP[0]" output="BRAM_X0.RAMB18_X0Y1_DIPBDIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1_to_BRAM_X0.RAMB18_X0Y1_DIPBDIP[1]" output="BRAM_X0.RAMB18_X0Y1_DIPBDIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN" name="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN_to_BRAM_X0.RAMB18_X0Y1_ENARDEN" output="BRAM_X0.RAMB18_X0Y1_ENARDEN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN" name="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN_to_BRAM_X0.RAMB18_X0Y1_ENBWREN" output="BRAM_X0.RAMB18_X0Y1_ENBWREN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE_to_BRAM_X0.RAMB18_X0Y1_REGCEAREGCE" output="BRAM_X0.RAMB18_X0Y1_REGCEAREGCE"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB_to_BRAM_X0.RAMB18_X0Y1_REGCEB" output="BRAM_X0.RAMB18_X0Y1_REGCEB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK_to_BRAM_X0.RAMB18_X0Y1_REGCLKARDRCLK" output="BRAM_X0.RAMB18_X0Y1_REGCLKARDRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB_to_BRAM_X0.RAMB18_X0Y1_REGCLKB" output="BRAM_X0.RAMB18_X0Y1_REGCLKB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM_to_BRAM_X0.RAMB18_X0Y1_RSTRAMARSTRAM" output="BRAM_X0.RAMB18_X0Y1_RSTRAMARSTRAM"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB_to_BRAM_X0.RAMB18_X0Y1_RSTRAMB" output="BRAM_X0.RAMB18_X0Y1_RSTRAMB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG_to_BRAM_X0.RAMB18_X0Y1_RSTREGARSTREG" output="BRAM_X0.RAMB18_X0Y1_RSTREGARSTREG"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB_to_BRAM_X0.RAMB18_X0Y1_RSTREGB" output="BRAM_X0.RAMB18_X0Y1_RSTREGB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0_to_BRAM_X0.RAMB18_X0Y1_WEA[0]" output="BRAM_X0.RAMB18_X0Y1_WEA[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1_to_BRAM_X0.RAMB18_X0Y1_WEA[1]" output="BRAM_X0.RAMB18_X0Y1_WEA[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2_to_BRAM_X0.RAMB18_X0Y1_WEA[2]" output="BRAM_X0.RAMB18_X0Y1_WEA[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3_to_BRAM_X0.RAMB18_X0Y1_WEA[3]" output="BRAM_X0.RAMB18_X0Y1_WEA[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0_to_BRAM_X0.RAMB18_X0Y1_WEBWE[0]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1_to_BRAM_X0.RAMB18_X0Y1_WEBWE[1]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2_to_BRAM_X0.RAMB18_X0Y1_WEBWE[2]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3_to_BRAM_X0.RAMB18_X0Y1_WEBWE[3]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4_to_BRAM_X0.RAMB18_X0Y1_WEBWE[4]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5_to_BRAM_X0.RAMB18_X0Y1_WEBWE[5]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6_to_BRAM_X0.RAMB18_X0Y1_WEBWE[6]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7_to_BRAM_X0.RAMB18_X0Y1_WEBWE[7]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[15]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[15]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA" name="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA_to_BRAM_X0.RAMB36_X0Y0_CASCADEINA" output="BRAM_X0.RAMB36_X0Y0_CASCADEINA"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB" name="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB_to_BRAM_X0.RAMB36_X0Y0_CASCADEINB" output="BRAM_X0.RAMB36_X0Y0_CASCADEINB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL_to_BRAM_X0.RAMB36_X0Y0_CLKARDCLKL" output="BRAM_X0.RAMB36_X0Y0_CLKARDCLKL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU_to_BRAM_X0.RAMB36_X0Y0_CLKARDCLKU" output="BRAM_X0.RAMB36_X0Y0_CLKARDCLKU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL_to_BRAM_X0.RAMB36_X0Y0_CLKBWRCLKL" output="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU_to_BRAM_X0.RAMB36_X0Y0_CLKBWRCLKU" output="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0_to_BRAM_X0.RAMB36_X0Y0_DIADI[0]" output="BRAM_X0.RAMB36_X0Y0_DIADI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5_to_BRAM_X0.RAMB36_X0Y0_DIADI[10]" output="BRAM_X0.RAMB36_X0Y0_DIADI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5_to_BRAM_X0.RAMB36_X0Y0_DIADI[11]" output="BRAM_X0.RAMB36_X0Y0_DIADI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6_to_BRAM_X0.RAMB36_X0Y0_DIADI[12]" output="BRAM_X0.RAMB36_X0Y0_DIADI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6_to_BRAM_X0.RAMB36_X0Y0_DIADI[13]" output="BRAM_X0.RAMB36_X0Y0_DIADI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7_to_BRAM_X0.RAMB36_X0Y0_DIADI[14]" output="BRAM_X0.RAMB36_X0Y0_DIADI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7_to_BRAM_X0.RAMB36_X0Y0_DIADI[15]" output="BRAM_X0.RAMB36_X0Y0_DIADI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8_to_BRAM_X0.RAMB36_X0Y0_DIADI[16]" output="BRAM_X0.RAMB36_X0Y0_DIADI[16]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8_to_BRAM_X0.RAMB36_X0Y0_DIADI[17]" output="BRAM_X0.RAMB36_X0Y0_DIADI[17]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9_to_BRAM_X0.RAMB36_X0Y0_DIADI[18]" output="BRAM_X0.RAMB36_X0Y0_DIADI[18]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9_to_BRAM_X0.RAMB36_X0Y0_DIADI[19]" output="BRAM_X0.RAMB36_X0Y0_DIADI[19]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0_to_BRAM_X0.RAMB36_X0Y0_DIADI[1]" output="BRAM_X0.RAMB36_X0Y0_DIADI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10_to_BRAM_X0.RAMB36_X0Y0_DIADI[20]" output="BRAM_X0.RAMB36_X0Y0_DIADI[20]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10_to_BRAM_X0.RAMB36_X0Y0_DIADI[21]" output="BRAM_X0.RAMB36_X0Y0_DIADI[21]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11_to_BRAM_X0.RAMB36_X0Y0_DIADI[22]" output="BRAM_X0.RAMB36_X0Y0_DIADI[22]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11_to_BRAM_X0.RAMB36_X0Y0_DIADI[23]" output="BRAM_X0.RAMB36_X0Y0_DIADI[23]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12_to_BRAM_X0.RAMB36_X0Y0_DIADI[24]" output="BRAM_X0.RAMB36_X0Y0_DIADI[24]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12_to_BRAM_X0.RAMB36_X0Y0_DIADI[25]" output="BRAM_X0.RAMB36_X0Y0_DIADI[25]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13_to_BRAM_X0.RAMB36_X0Y0_DIADI[26]" output="BRAM_X0.RAMB36_X0Y0_DIADI[26]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13_to_BRAM_X0.RAMB36_X0Y0_DIADI[27]" output="BRAM_X0.RAMB36_X0Y0_DIADI[27]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14_to_BRAM_X0.RAMB36_X0Y0_DIADI[28]" output="BRAM_X0.RAMB36_X0Y0_DIADI[28]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14_to_BRAM_X0.RAMB36_X0Y0_DIADI[29]" output="BRAM_X0.RAMB36_X0Y0_DIADI[29]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1_to_BRAM_X0.RAMB36_X0Y0_DIADI[2]" output="BRAM_X0.RAMB36_X0Y0_DIADI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15_to_BRAM_X0.RAMB36_X0Y0_DIADI[30]" output="BRAM_X0.RAMB36_X0Y0_DIADI[30]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15_to_BRAM_X0.RAMB36_X0Y0_DIADI[31]" output="BRAM_X0.RAMB36_X0Y0_DIADI[31]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1_to_BRAM_X0.RAMB36_X0Y0_DIADI[3]" output="BRAM_X0.RAMB36_X0Y0_DIADI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2_to_BRAM_X0.RAMB36_X0Y0_DIADI[4]" output="BRAM_X0.RAMB36_X0Y0_DIADI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2_to_BRAM_X0.RAMB36_X0Y0_DIADI[5]" output="BRAM_X0.RAMB36_X0Y0_DIADI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3_to_BRAM_X0.RAMB36_X0Y0_DIADI[6]" output="BRAM_X0.RAMB36_X0Y0_DIADI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3_to_BRAM_X0.RAMB36_X0Y0_DIADI[7]" output="BRAM_X0.RAMB36_X0Y0_DIADI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4_to_BRAM_X0.RAMB36_X0Y0_DIADI[8]" output="BRAM_X0.RAMB36_X0Y0_DIADI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4_to_BRAM_X0.RAMB36_X0Y0_DIADI[9]" output="BRAM_X0.RAMB36_X0Y0_DIADI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0_to_BRAM_X0.RAMB36_X0Y0_DIBDI[0]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5_to_BRAM_X0.RAMB36_X0Y0_DIBDI[10]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5_to_BRAM_X0.RAMB36_X0Y0_DIBDI[11]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6_to_BRAM_X0.RAMB36_X0Y0_DIBDI[12]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6_to_BRAM_X0.RAMB36_X0Y0_DIBDI[13]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7_to_BRAM_X0.RAMB36_X0Y0_DIBDI[14]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7_to_BRAM_X0.RAMB36_X0Y0_DIBDI[15]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8_to_BRAM_X0.RAMB36_X0Y0_DIBDI[16]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[16]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8_to_BRAM_X0.RAMB36_X0Y0_DIBDI[17]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[17]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9_to_BRAM_X0.RAMB36_X0Y0_DIBDI[18]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[18]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9_to_BRAM_X0.RAMB36_X0Y0_DIBDI[19]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[19]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0_to_BRAM_X0.RAMB36_X0Y0_DIBDI[1]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10_to_BRAM_X0.RAMB36_X0Y0_DIBDI[20]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[20]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10_to_BRAM_X0.RAMB36_X0Y0_DIBDI[21]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[21]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11_to_BRAM_X0.RAMB36_X0Y0_DIBDI[22]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[22]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11_to_BRAM_X0.RAMB36_X0Y0_DIBDI[23]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[23]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12_to_BRAM_X0.RAMB36_X0Y0_DIBDI[24]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[24]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12_to_BRAM_X0.RAMB36_X0Y0_DIBDI[25]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[25]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13_to_BRAM_X0.RAMB36_X0Y0_DIBDI[26]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[26]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13_to_BRAM_X0.RAMB36_X0Y0_DIBDI[27]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[27]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14_to_BRAM_X0.RAMB36_X0Y0_DIBDI[28]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[28]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14_to_BRAM_X0.RAMB36_X0Y0_DIBDI[29]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[29]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1_to_BRAM_X0.RAMB36_X0Y0_DIBDI[2]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15_to_BRAM_X0.RAMB36_X0Y0_DIBDI[30]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[30]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15_to_BRAM_X0.RAMB36_X0Y0_DIBDI[31]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[31]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1_to_BRAM_X0.RAMB36_X0Y0_DIBDI[3]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2_to_BRAM_X0.RAMB36_X0Y0_DIBDI[4]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2_to_BRAM_X0.RAMB36_X0Y0_DIBDI[5]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3_to_BRAM_X0.RAMB36_X0Y0_DIBDI[6]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3_to_BRAM_X0.RAMB36_X0Y0_DIBDI[7]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4_to_BRAM_X0.RAMB36_X0Y0_DIBDI[8]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4_to_BRAM_X0.RAMB36_X0Y0_DIBDI[9]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[0]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[1]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[2]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[3]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[0]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[1]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[2]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[3]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL_to_BRAM_X0.RAMB36_X0Y0_ENARDENL" output="BRAM_X0.RAMB36_X0Y0_ENARDENL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU_to_BRAM_X0.RAMB36_X0Y0_ENARDENU" output="BRAM_X0.RAMB36_X0Y0_ENARDENU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL_to_BRAM_X0.RAMB36_X0Y0_ENBWRENL" output="BRAM_X0.RAMB36_X0Y0_ENBWRENL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU_to_BRAM_X0.RAMB36_X0Y0_ENBWRENU" output="BRAM_X0.RAMB36_X0Y0_ENBWRENU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR" name="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR_to_BRAM_X0.RAMB36_X0Y0_INJECTDBITERR" output="BRAM_X0.RAMB36_X0Y0_INJECTDBITERR"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR" name="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR_to_BRAM_X0.RAMB36_X0Y0_INJECTSBITERR" output="BRAM_X0.RAMB36_X0Y0_INJECTSBITERR"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL_to_BRAM_X0.RAMB36_X0Y0_REGCEAREGCEL" output="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU_to_BRAM_X0.RAMB36_X0Y0_REGCEAREGCEU" output="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL_to_BRAM_X0.RAMB36_X0Y0_REGCEBL" output="BRAM_X0.RAMB36_X0Y0_REGCEBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU_to_BRAM_X0.RAMB36_X0Y0_REGCEBU" output="BRAM_X0.RAMB36_X0Y0_REGCEBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL_to_BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKL" output="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU_to_BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKU" output="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL_to_BRAM_X0.RAMB36_X0Y0_REGCLKBL" output="BRAM_X0.RAMB36_X0Y0_REGCLKBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU_to_BRAM_X0.RAMB36_X0Y0_REGCLKBU" output="BRAM_X0.RAMB36_X0Y0_REGCLKBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST_to_BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMLRST" output="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMLRST"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU_to_BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMU" output="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL_to_BRAM_X0.RAMB36_X0Y0_RSTRAMBL" output="BRAM_X0.RAMB36_X0Y0_RSTRAMBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU_to_BRAM_X0.RAMB36_X0Y0_RSTRAMBU" output="BRAM_X0.RAMB36_X0Y0_RSTRAMBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL_to_BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGL" output="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU_to_BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGU" output="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL_to_BRAM_X0.RAMB36_X0Y0_RSTREGBL" output="BRAM_X0.RAMB36_X0Y0_RSTREGBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU_to_BRAM_X0.RAMB36_X0Y0_RSTREGBU" output="BRAM_X0.RAMB36_X0Y0_RSTREGBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST_to_BRAM_X0.RAMB36_X0Y0_TSTBRAMRST" output="BRAM_X0.RAMB36_X0Y0_TSTBRAMRST"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[0]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[10]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[11]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[12]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[1]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[2]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[3]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[4]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[5]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[6]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[7]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[8]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[9]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN_to_BRAM_X0.RAMB36_X0Y0_TSTFLAGIN" output="BRAM_X0.RAMB36_X0Y0_TSTFLAGIN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0_to_BRAM_X0.RAMB36_X0Y0_TSTIN[0]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1_to_BRAM_X0.RAMB36_X0Y0_TSTIN[1]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2_to_BRAM_X0.RAMB36_X0Y0_TSTIN[2]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3_to_BRAM_X0.RAMB36_X0Y0_TSTIN[3]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4_to_BRAM_X0.RAMB36_X0Y0_TSTIN[4]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF_to_BRAM_X0.RAMB36_X0Y0_TSTOFF" output="BRAM_X0.RAMB36_X0Y0_TSTOFF"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF_to_BRAM_X0.RAMB36_X0Y0_TSTRDCNTOFF" output="BRAM_X0.RAMB36_X0Y0_TSTRDCNTOFF"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[0]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[10]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[11]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[12]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[1]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[2]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[3]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[4]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[5]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[6]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[7]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[8]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[9]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF_to_BRAM_X0.RAMB36_X0Y0_TSTWRCNTOFF" output="BRAM_X0.RAMB36_X0Y0_TSTWRCNTOFF"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[0]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[10]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[11]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[12]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[1]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[2]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[3]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[4]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[5]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[6]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[7]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[8]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[9]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0_to_BRAM_X0.RAMB36_X0Y0_WEAL[0]" output="BRAM_X0.RAMB36_X0Y0_WEAL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1_to_BRAM_X0.RAMB36_X0Y0_WEAL[1]" output="BRAM_X0.RAMB36_X0Y0_WEAL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2_to_BRAM_X0.RAMB36_X0Y0_WEAL[2]" output="BRAM_X0.RAMB36_X0Y0_WEAL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3_to_BRAM_X0.RAMB36_X0Y0_WEAL[3]" output="BRAM_X0.RAMB36_X0Y0_WEAL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0_to_BRAM_X0.RAMB36_X0Y0_WEAU[0]" output="BRAM_X0.RAMB36_X0Y0_WEAU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1_to_BRAM_X0.RAMB36_X0Y0_WEAU[1]" output="BRAM_X0.RAMB36_X0Y0_WEAU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2_to_BRAM_X0.RAMB36_X0Y0_WEAU[2]" output="BRAM_X0.RAMB36_X0Y0_WEAU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3_to_BRAM_X0.RAMB36_X0Y0_WEAU[3]" output="BRAM_X0.RAMB36_X0Y0_WEAU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[0]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[1]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[2]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[3]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[4]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[5]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[6]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[7]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[0]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[1]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[2]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[3]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[4]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[5]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[6]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[7]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[7]"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-IOPAD">
      <clock name="ILOGICE3_CLK" num_pins="1"/>
      <clock name="ILOGICE3_CLKB" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIV" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIVP" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVPSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKSEL" num_pins="1"/>
      <clock name="ILOGICE3_OCLK" num_pins="1"/>
      <clock name="ILOGICE3_OCLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLK" num_pins="1"/>
      <clock name="OLOGICE3_CLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIV" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVF" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVFB" num_pins="1"/>
      <input name="IDELAYE2_C" num_pins="1"/>
      <input name="IDELAYE2_CE" num_pins="1"/>
      <input name="IDELAYE2_CINVCTRL" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN0" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN1" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN2" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN3" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN4" num_pins="1"/>
      <input name="IDELAYE2_DATAIN" num_pins="1"/>
      <input name="IDELAYE2_IFDLY0" num_pins="1"/>
      <input name="IDELAYE2_IFDLY1" num_pins="1"/>
      <input name="IDELAYE2_IFDLY2" num_pins="1"/>
      <input name="IDELAYE2_INC" num_pins="1"/>
      <input name="IDELAYE2_LD" num_pins="1"/>
      <input name="IDELAYE2_LDPIPEEN" num_pins="1"/>
      <input name="IDELAYE2_REGRST" num_pins="1"/>
      <input name="ILOGICE3_BITSLIP" num_pins="1"/>
      <input name="ILOGICE3_CE1" num_pins="1"/>
      <input name="ILOGICE3_CE2" num_pins="1"/>
      <input name="ILOGICE3_SR" num_pins="1"/>
      <input name="IOB33_IBUFDISABLE" num_pins="1"/>
      <input name="IOB33_INTERMDISABLE" num_pins="1"/>
      <input name="IOB33_KEEPER_INT_EN" num_pins="1"/>
      <input name="IOB33_PD_INT_EN" num_pins="1"/>
      <input name="IOB33_PU_INT_EN" num_pins="1"/>
      <input name="OLOGICE3_D1" num_pins="1"/>
      <input name="OLOGICE3_D2" num_pins="1"/>
      <input name="OLOGICE3_D3" num_pins="1"/>
      <input name="OLOGICE3_D4" num_pins="1"/>
      <input name="OLOGICE3_D5" num_pins="1"/>
      <input name="OLOGICE3_D6" num_pins="1"/>
      <input name="OLOGICE3_D7" num_pins="1"/>
      <input name="OLOGICE3_D8" num_pins="1"/>
      <input name="OLOGICE3_OCE" num_pins="1"/>
      <input name="OLOGICE3_SR" num_pins="1"/>
      <input name="OLOGICE3_T1" num_pins="1"/>
      <input name="OLOGICE3_T2" num_pins="1"/>
      <input name="OLOGICE3_T3" num_pins="1"/>
      <input name="OLOGICE3_T4" num_pins="1"/>
      <input name="OLOGICE3_TBYTEIN" num_pins="1"/>
      <input name="OLOGICE3_TCE" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT0" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT1" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT2" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT3" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT4" num_pins="1"/>
      <output name="ILOGICE3_O" num_pins="1"/>
      <output name="ILOGICE3_Q1" num_pins="1"/>
      <output name="ILOGICE3_Q2" num_pins="1"/>
      <output name="ILOGICE3_Q3" num_pins="1"/>
      <output name="ILOGICE3_Q4" num_pins="1"/>
      <output name="ILOGICE3_Q5" num_pins="1"/>
      <output name="ILOGICE3_Q6" num_pins="1"/>
      <output name="ILOGICE3_Q7" num_pins="1"/>
      <output name="ILOGICE3_Q8" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="IOB33_DIFFO_OUT" num_pins="1"/>
      <output name="IOB33_O_OUT" num_pins="1"/>
      <output name="IOB33_PADOUT" num_pins="1"/>
      <output name="IOB33_T_OUT" num_pins="1"/>
      <output name="OLOGICE3_IOCLKGLITCH" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="OLOGICE3_TBYTEOUT" num_pins="1"/>
      <pb_type blif_model=".subckt IDELAYE2_VPR" name="IDELAYE2" num_pb="1">
        <clock name="C" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CINVCTRL" num_pins="1"/>
        <input name="CNTVALUEIN0" num_pins="1"/>
        <input name="CNTVALUEIN1" num_pins="1"/>
        <input name="CNTVALUEIN2" num_pins="1"/>
        <input name="CNTVALUEIN3" num_pins="1"/>
        <input name="CNTVALUEIN4" num_pins="1"/>
        <input name="DATAIN" num_pins="1"/>
        <input name="IDATAIN" num_pins="1"/>
        <input name="INC" num_pins="1"/>
        <input name="LD" num_pins="1"/>
        <input name="LDPIPEEN" num_pins="1"/>
        <input name="REGRST" num_pins="1"/>
        <output name="CNTVALUEOUT0" num_pins="1"/>
        <output name="CNTVALUEOUT1" num_pins="1"/>
        <output name="CNTVALUEOUT2" num_pins="1"/>
        <output name="CNTVALUEOUT3" num_pins="1"/>
        <output name="CNTVALUEOUT4" num_pins="1"/>
        <output name="DATAOUT" num_pins="1"/>
        <T_setup clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{IDELAY}</meta>
          <meta name="fasm_params">
      IN_USE = IN_USE
      IDELAY_VALUE[4:0] = IDELAY_VALUE

      ZIDELAY_VALUE[4:0] = ZIDELAY_VALUE

      IS_DATAIN_INVERTED = IS_DATAIN_INVERTED
      IS_IDATAIN_INVERTED = IS_IDATAIN_INVERTED

      PIPE_SEL = PIPE_SEL
      CINVCTRL_SEL = CINVCTRL_SEL

      HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE

      IDELAY_TYPE_FIXED = IDELAY_TYPE_FIXED
      IDELAY_TYPE_VAR_LOAD = IDELAY_TYPE_VAR_LOAD
      IDELAY_TYPE_VARIABLE = IDELAY_TYPE_VARIABLE

      DELAY_SRC_DATAIN = DELAY_SRC_DATAIN
      DELAY_SRC_IDATAIN = DELAY_SRC_IDATAIN
    </meta>
        </metadata>
      </pb_type>
      <pb_type name="ILOGICE3" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <clock name="CLKB" num_pins="1"/>
        <clock name="CLKDIV" num_pins="1"/>
        <clock name="CLKDIVP" num_pins="1"/>
        <clock name="OCLK" num_pins="1"/>
        <clock name="OCLKB" num_pins="1"/>
        <input name="BITSLIP" num_pins="1"/>
        <input name="CE1" num_pins="1"/>
        <input name="CE2" num_pins="1"/>
        <input name="D" num_pins="1"/>
        <input name="DDLY" num_pins="1"/>
        <input name="DYNCLKDIVPSEL" num_pins="1"/>
        <input name="DYNCLKDIVSEL" num_pins="1"/>
        <input name="DYNCLKSEL" num_pins="1"/>
        <input name="OFB" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="TFB" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <output name="Q1" num_pins="1"/>
        <output name="Q2" num_pins="1"/>
        <output name="Q3" num_pins="1"/>
        <output name="Q4" num_pins="1"/>
        <output name="Q5" num_pins="1"/>
        <output name="Q6" num_pins="1"/>
        <output name="Q7" num_pins="1"/>
        <output name="Q8" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <mode name="PASS_THROUGH">
          <interconnect>
            <direct input="ILOGICE3.D" name="D_O" output="ILOGICE3.O">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.D : ZINV_D
          </meta>
              </metadata>
            </direct>
          </interconnect>
        </mode>
        <mode name="ISERDES_NO_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_NO_IDELAY_VPR" name="ISERDESE2_NO_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.D" max="1.2900000000000002e-10" out_port="ISERDESE2_NO_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.D" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="-3.500000000000001e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="1.43e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <!-- TODO: Some features are named after the IFF site, but do enable functionalities for the ISERDES -->
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">

          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_NO_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_NO_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_NO_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_NO_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_NO_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_NO_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_NO_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_NO_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_NO_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_NO_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_NO_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_NO_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_NO_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_NO_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_NO_IDELAY.CLK"/>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_NO_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.D" name="D" output="ISERDESE2_NO_IDELAY.D">
              <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
            </direct>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_NO_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_NO_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_NO_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_NO_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_NO_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_NO_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_NO_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ISERDES_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_IDELAY_VPR" name="ISERDESE2_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="DDLY" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_IDELAY.DDLY" max="1.3800000000000001e-10" out_port="ISERDESE2_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.DDLY" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="-3.4000000000000005e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="1.42e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">
          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_IDELAY.CLK"/>
            <direct input="ILOGICE3.DDLY" name="DDLY" output="ISERDESE2_IDELAY.DDLY">
              <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
            </direct>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ILOGIC">
          <pb_type blif_model=".subckt IDDR_VPR" name="IFF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <clock name="CKB" num_pins="1"/>
            <input name="CE" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <T_setup clock="CK" port="IFF.D" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.D" value="2.2e-11"/>
            <T_setup clock="CK" port="IFF.CE" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.CE" value="2.2e-11"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q1" min="1.87e-10"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q2" min="1.87e-10"/>
            <metadata>
              <meta name="fasm_features">
          IDDR.IN_USE
        </meta>
              <meta name="fasm_params">
          ZINV_D = ZINV_D
          IFF.ZINV_C = ZINV_C
          IFF.SRTYPE.SYNC = SRTYPE_SYNC
          IFF.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE = OPPOSITE_EDGE
          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4
          IFF.ZSRVAL_Q1 = ZSRVAL_Q12
          IFF.ZSRVAL_Q2 = ZSRVAL_Q12
          IFF.ZSRVAL_Q3 = ZSRVAL_Q34
          IFF.ZSRVAL_Q4 = ZSRVAL_Q34
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <!-- Input connections -->
            <!-- Output connections -->
            <!-- NOTE: There is a connection from ILOGICE3.D/ILOGICE3.DDLY bypassing
           the IDDR but it goes through an inverter controlled by it. Hence it
           is disabled -->
            <direct input="ILOGICE3.CE1" name="ILOGICE3.CE1_to_IFF.CE" output="IFF.CE"/>
            <direct input="ILOGICE3.CLKB" name="ILOGICE3.CLKB_to_IFF.CKB" output="IFF.CKB"/>
            <direct input="ILOGICE3.CLK" name="ILOGICE3.CLK_to_IFF.CK" output="IFF.CK"/>
            <mux input="ILOGICE3.DDLY ILOGICE3.D" name="IFFDELMUX" output="IFF.D">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.DDLY : IFFDELMUXE3.P0
            ILOGICE3.D : NULL
          </meta>
              </metadata>
              <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.D" out_port="IFF.D"/>
              <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.DDLY" out_port="IFF.D"/>
            </mux>
            <direct input="ILOGICE3.SR" name="ILOGICE3.SR_to_IFF.SR" output="IFF.SR"/>
            <direct input="IFF.Q1" name="IFF.Q1_to_ILOGICE3.Q1" output="ILOGICE3.Q1"/>
            <direct input="IFF.Q2" name="IFF.Q2_to_ILOGICE3.Q2" output="ILOGICE3.Q2"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{ILOGIC}</meta>
        </metadata>
      </pb_type>
      <pb_type name="IOB33" num_pb="1">
        <input name="DIFFI_IN" num_pins="1"/>
        <input name="DIFFO_IN" num_pins="1"/>
        <input name="IBUFDISABLE" num_pins="1"/>
        <input name="INTERMDISABLE" num_pins="1"/>
        <input name="KEEPER_INT_EN" num_pins="1"/>
        <input name="O" num_pins="1"/>
        <input name="PD_INT_EN" num_pins="1"/>
        <input name="PU_INT_EN" num_pins="1"/>
        <input name="T" num_pins="1"/>
        <output name="DIFFO_OUT" num_pins="1"/>
        <output name="I" num_pins="1"/>
        <output name="O_OUT" num_pins="1"/>
        <output name="PADOUT" num_pins="1"/>
        <output name="T_OUT" num_pins="1"/>
        <pb_type name="IOB33_MODES" num_pb="1">
          <input name="IBUFDISABLE" num_pins="1"/>
          <input name="INTERMDISABLE" num_pins="1"/>
          <input name="KEEPER_INT_EN" num_pins="1"/>
          <input name="O" num_pins="1"/>
          <input name="PD_INT_EN" num_pins="1"/>
          <input name="PU_INT_EN" num_pins="1"/>
          <input name="T" num_pins="1"/>
          <output name="I" num_pins="1"/>
          <mode name="NO_IBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="I" output="IOB33_MODES.I">
                <metadata>
                  <meta name="fasm_mux">
          inpad.inpad : LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY,LVCMOS25_LVCMOS33_LVTTL.IN,PULLTYPE.NONE
        </meta>
                </metadata>
                <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="NO_OBUF">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="O" output="outpad.outpad">
                <metadata>
                  <meta name="fasm_mux">
          IOB33_MODES.O : PULLTYPE.NONE,LVCMOS33_LVTTL.DRIVE.I12_I16,LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
        </meta>
                </metadata>
                <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IBUF">
            <pb_type blif_model=".subckt IBUF_VPR" name="IBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IBUF_VPR.I" max="10e-12" out_port="IBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="inpat.inpad_to_IBUF_VPR.I" output="IBUF_VPR.I">
                <pack_pattern in_port="inpad.inpad" name="inpad_to_IBUF" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
              </direct>
              <direct input="IBUF_VPR.O" name="IBUF_VPR.O_to_IOB33_MODES.I" output="IOB33_MODES.I">
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="OBUFT">
            <pb_type blif_model=".subckt OBUFT_VPR" name="OBUFT_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="OBUFT_VPR.I" max="10e-12" out_port="OBUFT_VPR.O"/>
              <delay_constant in_port="OBUFT_VPR.T" max="10e-12" out_port="OBUFT_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="IOB33_MODES.O_to_OBUFT_VPR.I" output="OBUFT_VPR.I">
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="IOB33_MODES.T_to_OBUFT_VPR.T" output="OBUFT_VPR.T">
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
              </direct>
              <direct input="OBUFT_VPR.O" name="OBUFT_VPR.O_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="OBUFT_VPR.O" name="OBUFT_to_outpad" out_port="outpad.outpad"/>
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IOBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt IOBUF_VPR" name="IOBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="IOPAD_$inp" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="IOPAD_$out" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IOBUF_VPR.I" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.T" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.IOPAD_$inp" max="10e-12" out_port="IOBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOBUF_VPR.O" name="I_to_IOBUF_VPR.O" output="IOB33_MODES.I">
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
              <direct input="inpad.inpad" name="inpad.inpad_to_IOBUF_VPR.IOPAD_$inp" output="IOBUF_VPR.IOPAD_$inp">
                <pack_pattern in_port="inpad.inpad" name="IOBUF_VPR_to_PAD" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
              </direct>
              <direct input="IOB33_MODES.O" name="O_to_IOBUF_VPR.I" output="IOBUF_VPR.I">
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="IOBUF_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="T_to_IOBUF_VPR.T" output="IOBUF_VPR.T"/>
              <direct input="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR.IOPAD_$out_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR_to_PAD" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <direct input="IOB33_MODES.I" name="I" output="IOB33.I">
            <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
          </direct>
          <direct input="IOB33.IBUFDISABLE" name="IBUFDISABLE" output="IOB33_MODES.IBUFDISABLE"/>
          <direct input="IOB33.INTERMDISABLE" name="INTERMDISABLE" output="IOB33_MODES.INTERMDISABLE"/>
          <direct input="IOB33.KEEPER_INT_EN" name="KEEPER_INT_EN" output="IOB33_MODES.KEEPER_INT_EN"/>
          <direct input="IOB33.O" name="O" output="IOB33_MODES.O">
            <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
          </direct>
          <direct input="IOB33.PD_INT_EN" name="PD_INT_EN" output="IOB33_MODES.PD_INT_EN"/>
          <direct input="IOB33.PU_INT_EN" name="PU_INT_EN" output="IOB33_MODES.PU_INT_EN"/>
          <direct input="IOB33.T" name="T" output="IOB33_MODES.T">
            <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="IOB33.T" out_port="IOB33_MODES.T"/>
          </direct>
        </interconnect>
        <metadata>
          <meta name="fasm_prefix">{IOB_TILE}.{IOB}</meta>
        </metadata>
      </pb_type>
      <pb_type name="OLOGICE3" num_pb="1">
        <input name="CLK" num_pins="1"/>
        <input name="CLKB" num_pins="1"/>
        <input name="CLKDIV" num_pins="1"/>
        <input name="CLKDIVB" num_pins="1"/>
        <input name="CLKDIVF" num_pins="1"/>
        <input name="CLKDIVFB" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="D7" num_pins="1"/>
        <input name="D8" num_pins="1"/>
        <input name="OCE" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="T1" num_pins="1"/>
        <input name="T2" num_pins="1"/>
        <input name="T3" num_pins="1"/>
        <input name="T4" num_pins="1"/>
        <input name="TBYTEIN" num_pins="1"/>
        <input name="TCE" num_pins="1"/>
        <output name="IOCLKGLITCH" num_pins="1"/>
        <output name="OFB" num_pins="1"/>
        <output name="OQ" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <output name="TBYTEOUT" num_pins="1"/>
        <output name="TFB" num_pins="1"/>
        <output name="TQ" num_pins="1"/>
        <mode name="OLOGIC">
          <!-- ODDR for T or passthrough -->
          <pb_type name="OLOGIC_TFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_TFF.T1" name="T1_to_TQ" output="OLOGIC_TFF.TQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_TFF.T1 : ZINV_T1,OSERDES.DATA_RATE_TQ.BUF
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="T_INV">
              <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
                <input name="TI" num_pins="1"/>
                <output name="TO" num_pins="1"/>
                <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.BUF
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="T_INV.TO" name="TO" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                </direct>
                <direct input="OLOGIC_TFF.T1" name="TI" output="T_INV.TI"/>
              </interconnect>
            </mode>
            <mode name="ODDR_TQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_TQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_TQ.CE" value="5.05e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.CE" value="-6.800000000000001e-11"/>
                <T_setup clock="CK" port="ODDR_TQ.D1" value="8.85e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D1" value="-3.02e-10"/>
                <T_setup clock="CK" port="ODDR_TQ.D2" value="7.880000000000001e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D2" value="-3.02e-10"/>
                <T_clock_to_Q clock="CK" max="5.520000000000001e-10" port="ODDR_TQ.Q" min="1.92e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.DDR
              TDDR.SRUSED
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              ZINV_T1 = ZINV_D1
              ZINV_T2 = ZINV_D2
              OSERDES.TSRTYPE.SYNC = SRTYPE_SYNC
              ZINIT_TQ = ZINIT_Q
              ZSRVAL_TQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_TFF.TCE" name="OLOGIC_TFF.TCE_to_ODDR.CE" output="ODDR_TQ.CE"/>
                <direct input="OLOGIC_TFF.CLK" name="OLOGIC_TFF.CLK_to_ODDR.CK" output="ODDR_TQ.CK"/>
                <direct input="OLOGIC_TFF.T1" name="OLOGIC_TFF.T1_to_ODDR.D1" output="ODDR_TQ.D1"/>
                <direct input="OLOGIC_TFF.T2" name="OLOGIC_TFF.T2_to_ODDR.D2" output="ODDR_TQ.D2"/>
                <direct input="OLOGIC_TFF.SR" name="OLOGIC_TFF.SR_to_ODDR.SR" output="ODDR_TQ.SR"/>
                <direct input="ODDR_TQ.Q" name="ODDR.Q_to_OLOGIC_TFF.TQ" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="ODDR_TQ.Q" out_port="OLOGIC_TFF.TQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <!-- ODDR for D or passthrough -->
          <pb_type name="OLOGIC_OFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_OFF.D1" name="D1_to_OQ" output="OLOGIC_OFF.OQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_OFF.D1 : OMUX.D1,OQUSED
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="ODDR_OQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_OQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_OQ.CE" value="4.82e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.CE" value="-1.24e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D1" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D1" value="-1.6400000000000003e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D2" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D2" value="-1.6400000000000003e-10"/>
                <T_clock_to_Q clock="CK" max="4.72e-10" port="ODDR_OQ.Q" min="1.77e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OQUSED
              OSERDES.DATA_RATE_OQ.DDR
              ODDR.SRUSED
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              IS_D1_INVERTED = INV_D1
              IS_D2_INVERTED = INV_D2
              OSERDES.SRTYPE.SYNC = SRTYPE_SYNC
              ODDR.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
              ZINIT_OQ = ZINIT_Q
              ZSRVAL_OQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_OFF.OCE" name="OLOGIC_OFF.OCE_to_ODDR.CE" output="ODDR_OQ.CE"/>
                <direct input="OLOGIC_OFF.CLK" name="OLOGIC_OFF.CLK_to_ODDR.CK" output="ODDR_OQ.CK"/>
                <direct input="OLOGIC_OFF.D1" name="OLOGIC_OFF.D1_to_ODDR.D1" output="ODDR_OQ.D1"/>
                <direct input="OLOGIC_OFF.D2" name="OLOGIC_OFF.D2_to_ODDR.D2" output="ODDR_OQ.D2"/>
                <direct input="OLOGIC_OFF.SR" name="OLOGIC_OFF.SR_to_ODDR.SR" output="ODDR_OQ.SR"/>
                <direct input="ODDR_OQ.Q" name="ODDR.Q_to_OLOGIC_OFF.OQ" output="OLOGIC_OFF.OQ">
                  <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <direct input="OLOGIC_OFF.OFB" name="OLOGIC_OFF.OFB_to_OLOGICE3.OFB" output="OLOGICE3.OFB"/>
            <direct input="OLOGIC_OFF.OQ" name="OLOGIC_OFF.OQ_to_OLOGICE3.OQ" output="OLOGICE3.OQ">
              <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OLOGIC_TFF.TFB" name="OLOGIC_TFF.TFB_to_OLOGICE3.TFB" output="OLOGICE3.TFB"/>
            <direct input="OLOGIC_TFF.TQ" name="OLOGIC_TFF.TQ_to_OLOGICE3.TQ" output="OLOGICE3.TQ">
              <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
            </direct>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_OFF.CLK" output="OLOGIC_OFF.CLK"/>
            <direct input="OLOGICE3.D1" name="OLOGICE3.D1_to_OLOGIC_OFF.D1" output="OLOGIC_OFF.D1"/>
            <direct input="OLOGICE3.D2" name="OLOGICE3.D2_to_OLOGIC_OFF.D2" output="OLOGIC_OFF.D2"/>
            <direct input="OLOGICE3.OCE" name="OLOGICE3.OCE_to_OLOGIC_OFF.OCE" output="OLOGIC_OFF.OCE"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_OFF.SR" output="OLOGIC_OFF.SR"/>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_TFF.CLK" output="OLOGIC_TFF.CLK"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_TFF.SR" output="OLOGIC_TFF.SR"/>
            <direct input="OLOGICE3.T1" name="OLOGICE3.T1_to_OLOGIC_TFF.T1" output="OLOGIC_TFF.T1"/>
            <direct input="OLOGICE3.T2" name="OLOGICE3.T2_to_OLOGIC_TFF.T2" output="OLOGIC_TFF.T2"/>
            <direct input="OLOGICE3.TCE" name="OLOGICE3.TCE_to_OLOGIC_TFF.TCE" output="OLOGIC_TFF.TCE"/>
          </interconnect>
        </mode>
        <mode name="OSERDES">
          <pb_type blif_model=".subckt OSERDESE2_VPR" name="OSERDESE2" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="D3" num_pins="1"/>
            <input name="D4" num_pins="1"/>
            <input name="D5" num_pins="1"/>
            <input name="D6" num_pins="1"/>
            <input name="D7" num_pins="1"/>
            <input name="D8" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="T3" num_pins="1"/>
            <input name="T4" num_pins="1"/>
            <input name="TBYTEIN" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="IOCLKGLITCH" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <output name="TBYTEOUT" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <delay_constant in_port="OSERDESE2.T1" max="0.0" out_port="OSERDESE2.TBYTEOUT" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OFB" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OQ" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TFB" min="1.92e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TQ" min="1.92e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="5.67e-10" port="OSERDESE2.IOCLKGLITCH" min="1.9600000000000002e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D1" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D1" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D2" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D2" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D3" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D3" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D4" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D4" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D5" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D5" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D6" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D6" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D7" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D7" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D8" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D8" value="-7.3e-11"/>
            <T_clock_to_Q clock="CLKDIV" max="0.0" port="OSERDESE2.T1" min="0.0"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T1" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T1" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T2" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T2" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T3" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T3" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T4" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T4" value="-1.85e-10"/>
            <T_setup clock="CLK" port="OSERDESE2.OCE" value="5.04e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.OCE" value="-5.9e-11"/>
            <T_setup clock="CLK" port="OSERDESE2.TCE" value="5.05e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.TCE" value="-6.800000000000001e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.RST" value="8.490000000000001e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.RST" value="-4.000000000000001e-12"/>
            <metadata>
              <meta name="fasm_features">
          OSERDES.IN_USE
          OSERDES.SRTYPE.SYNC
          OSERDES.TSRTYPE.SYNC
          ODDR.DDR_CLK_EDGE.SAME_EDGE
          OQUSED
          ODDR.SRUSED
        </meta>
              <meta name="fasm_params">
          OSERDES.SERDES_MODE.SLAVE = SERDES_MODE_SLAVE

          OSERDES.TRISTATE_WIDTH.W4 = TRISTATE_WIDTH_W4

          OSERDES.DATA_RATE_OQ.DDR = DATA_RATE_OQ_DDR
          OSERDES.DATA_RATE_OQ.SDR = DATA_RATE_OQ_SDR
          OSERDES.DATA_RATE_TQ.BUF = DATA_RATE_TQ_BUF
          OSERDES.DATA_RATE_TQ.DDR = DATA_RATE_TQ_DDR
          OSERDES.DATA_RATE_TQ.SDR = DATA_RATE_TQ_SDR
          TDDR.SRUSED = TQ_USED

          OSERDES.DATA_WIDTH.SDR.W2 = DATA_WIDTH_SDR_W2
          OSERDES.DATA_WIDTH.SDR.W3 = DATA_WIDTH_SDR_W3
          OSERDES.DATA_WIDTH.SDR.W4 = DATA_WIDTH_SDR_W4
          OSERDES.DATA_WIDTH.SDR.W5 = DATA_WIDTH_SDR_W5
          OSERDES.DATA_WIDTH.SDR.W6 = DATA_WIDTH_SDR_W6
          OSERDES.DATA_WIDTH.SDR.W7 = DATA_WIDTH_SDR_W7
          OSERDES.DATA_WIDTH.SDR.W8 = DATA_WIDTH_SDR_W8

          OSERDES.DATA_WIDTH.DDR.W4 = DATA_WIDTH_DDR_W4
          OSERDES.DATA_WIDTH.DDR.W6 = DATA_WIDTH_DDR_W6
          OSERDES.DATA_WIDTH.DDR.W8 = DATA_WIDTH_DDR_W8

          ZINIT_OQ = ZINIT_OQ
          ZINIT_TQ = ZINIT_TQ
          ZINV_CLK = ZINV_CLK
          ZSRVAL_OQ = ZSRVAL_OQ
          ZSRVAL_TQ = ZSRVAL_TQ

          ZINV_T1 = ZINV_T1
          ZINV_T2 = ZINV_T2
          ZINV_T3 = ZINV_T3
          ZINV_T4 = ZINV_T4

          IS_D1_INVERTED = IS_D1_INVERTED
          IS_D2_INVERTED = IS_D2_INVERTED
          IS_D3_INVERTED = IS_D3_INVERTED
          IS_D4_INVERTED = IS_D4_INVERTED
          IS_D5_INVERTED = IS_D5_INVERTED
          IS_D6_INVERTED = IS_D6_INVERTED
          IS_D7_INVERTED = IS_D7_INVERTED
          IS_D8_INVERTED = IS_D8_INVERTED
        </meta>
            </metadata>
          </pb_type>
          <!-- This is a model of the inverter for T signal. It is used when the T
         net bypasses the OSERDES and is connected to const0. In that case
         the route actually goes to const1 and this inverter is used.

         Note that there are no fasm features emitted. That's because not
         emitting the ZINV_T1 feature enables the inversion.

         When the T signal is connected to the OSERDES then the inversion is
         controlled by its parameter. -->
          <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
            <input name="TI" num_pins="1"/>
            <output name="TO" num_pins="1"/>
            <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
          </pb_type>
          <interconnect>
            <!-- This is a routing mux that allows the T signal to bypass the OSERDES
           when it is in "TQ BUF" mode. This is used when the T connection is
           routed to const0, see the comment on the "T_INV" pb_type above.

           When T is connected to const0 it is being actually routed to cons1
           through the T_INV inverter and the T1 input pin. When it is connected
           to the OSERDES it is routed to the TQ output of it. -->
            <direct input="OSERDESE2.IOCLKGLITCH" name="IOCLKGLITCH" output="OLOGICE3.IOCLKGLITCH"/>
            <direct input="OSERDESE2.OFB" name="OFB" output="OLOGICE3.OFB"/>
            <direct input="OSERDESE2.OQ" name="OQ" output="OLOGICE3.OQ">
              <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OSERDESE2.SHIFTOUT1" name="SHIFTOUT1" output="OLOGICE3.SHIFTOUT1"/>
            <direct input="OSERDESE2.SHIFTOUT2" name="SHIFTOUT2" output="OLOGICE3.SHIFTOUT2"/>
            <direct input="OSERDESE2.TBYTEOUT" name="TBYTEOUT" output="OLOGICE3.TBYTEOUT"/>
            <direct input="OSERDESE2.TFB" name="TFB" output="OLOGICE3.TFB"/>
            <mux input="OSERDESE2.TQ T_INV.TO" name="TQ" output="OLOGICE3.TQ">
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="T_INV.TO" out_port="OLOGICE3.TQ"/>
            </mux>
            <direct input="OLOGICE3.CLKDIV" name="CLKDIV" output="OSERDESE2.CLKDIV"/>
            <direct input="OLOGICE3.CLK" name="CLK" output="OSERDESE2.CLK"/>
            <direct input="OLOGICE3.D1" name="D1" output="OSERDESE2.D1"/>
            <direct input="OLOGICE3.D2" name="D2" output="OSERDESE2.D2"/>
            <direct input="OLOGICE3.D3" name="D3" output="OSERDESE2.D3"/>
            <direct input="OLOGICE3.D4" name="D4" output="OSERDESE2.D4"/>
            <direct input="OLOGICE3.D5" name="D5" output="OSERDESE2.D5"/>
            <direct input="OLOGICE3.D6" name="D6" output="OSERDESE2.D6"/>
            <direct input="OLOGICE3.D7" name="D7" output="OSERDESE2.D7"/>
            <direct input="OLOGICE3.D8" name="D8" output="OSERDESE2.D8"/>
            <direct input="OLOGICE3.OCE" name="OCE" output="OSERDESE2.OCE"/>
            <direct input="OLOGICE3.SR" name="SR" output="OSERDESE2.RST"/>
            <direct input="OLOGICE3.SHIFTIN1" name="SHIFTIN1" output="OSERDESE2.SHIFTIN1"/>
            <direct input="OLOGICE3.SHIFTIN2" name="SHIFTIN2" output="OSERDESE2.SHIFTIN2"/>
            <direct input="OLOGICE3.T1" name="T1" output="OSERDESE2.T1"/>
            <direct input="OLOGICE3.T2" name="T2" output="OSERDESE2.T2"/>
            <direct input="OLOGICE3.T3" name="T3" output="OSERDESE2.T3"/>
            <direct input="OLOGICE3.T4" name="T4" output="OSERDESE2.T4"/>
            <direct input="OLOGICE3.TBYTEIN" name="TBYTEIN" output="OSERDESE2.TBYTEIN"/>
            <direct input="OLOGICE3.TCE" name="TCE" output="OSERDESE2.TCE"/>
            <direct input="OLOGICE3.T1" name="T1_to_T_INV.TI" output="T_INV.TI"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{OLOGIC}</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <direct input="IDELAYE2.CNTVALUEOUT0" name="IDELAYE2.CNTVALUEOUT0_to_BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0" output="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
        <direct input="IDELAYE2.CNTVALUEOUT1" name="IDELAYE2.CNTVALUEOUT1_to_BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1" output="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
        <direct input="IDELAYE2.CNTVALUEOUT2" name="IDELAYE2.CNTVALUEOUT2_to_BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2" output="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
        <direct input="IDELAYE2.CNTVALUEOUT3" name="IDELAYE2.CNTVALUEOUT3_to_BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3" output="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
        <direct input="IDELAYE2.CNTVALUEOUT4" name="IDELAYE2.CNTVALUEOUT4_to_BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4" output="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
        <direct input="ILOGICE3.O" name="ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O" output="BLK-TL-IOPAD.ILOGICE3_O"/>
        <direct input="ILOGICE3.Q1" name="ILOGICE3.Q1_to_BLK-TL-IOPAD.ILOGICE3_Q1" output="BLK-TL-IOPAD.ILOGICE3_Q1"/>
        <direct input="ILOGICE3.Q2" name="ILOGICE3.Q2_to_BLK-TL-IOPAD.ILOGICE3_Q2" output="BLK-TL-IOPAD.ILOGICE3_Q2"/>
        <direct input="ILOGICE3.Q3" name="ILOGICE3.Q3_to_BLK-TL-IOPAD.ILOGICE3_Q3" output="BLK-TL-IOPAD.ILOGICE3_Q3"/>
        <direct input="ILOGICE3.Q4" name="ILOGICE3.Q4_to_BLK-TL-IOPAD.ILOGICE3_Q4" output="BLK-TL-IOPAD.ILOGICE3_Q4"/>
        <direct input="ILOGICE3.Q5" name="ILOGICE3.Q5_to_BLK-TL-IOPAD.ILOGICE3_Q5" output="BLK-TL-IOPAD.ILOGICE3_Q5"/>
        <direct input="ILOGICE3.Q6" name="ILOGICE3.Q6_to_BLK-TL-IOPAD.ILOGICE3_Q6" output="BLK-TL-IOPAD.ILOGICE3_Q6"/>
        <direct input="ILOGICE3.Q7" name="ILOGICE3.Q7_to_BLK-TL-IOPAD.ILOGICE3_Q7" output="BLK-TL-IOPAD.ILOGICE3_Q7"/>
        <direct input="ILOGICE3.Q8" name="ILOGICE3.Q8_to_BLK-TL-IOPAD.ILOGICE3_Q8" output="BLK-TL-IOPAD.ILOGICE3_Q8"/>
        <direct input="ILOGICE3.SHIFTOUT1" name="ILOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
        <direct input="ILOGICE3.SHIFTOUT2" name="ILOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
        <direct input="IOB33.DIFFO_OUT" name="IOB33.DIFFO_OUT_to_BLK-TL-IOPAD.IOB33_DIFFO_OUT" output="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
        <direct input="IOB33.O_OUT" name="IOB33.O_OUT_to_BLK-TL-IOPAD.IOB33_O_OUT" output="BLK-TL-IOPAD.IOB33_O_OUT"/>
        <direct input="IOB33.PADOUT" name="IOB33.PADOUT_to_BLK-TL-IOPAD.IOB33_PADOUT" output="BLK-TL-IOPAD.IOB33_PADOUT"/>
        <direct input="IOB33.T_OUT" name="IOB33.T_OUT_to_BLK-TL-IOPAD.IOB33_T_OUT" output="BLK-TL-IOPAD.IOB33_T_OUT"/>
        <direct input="OLOGICE3.IOCLKGLITCH" name="OLOGICE3.IOCLKGLITCH_to_BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH" output="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
        <direct input="OLOGICE3.SHIFTOUT1" name="OLOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
        <direct input="OLOGICE3.SHIFTOUT2" name="OLOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
        <direct input="OLOGICE3.TBYTEOUT" name="OLOGICE3.TBYTEOUT_to_BLK-TL-IOPAD.OLOGICE3_TBYTEOUT" output="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CE" name="BLK-TL-IOPAD.IDELAYE2_CE_to_IDELAYE2.CE" output="IDELAYE2.CE"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CINVCTRL" name="BLK-TL-IOPAD.IDELAYE2_CINVCTRL_to_IDELAYE2.CINVCTRL" output="IDELAYE2.CINVCTRL"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0" name="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0_to_IDELAYE2.CNTVALUEIN0" output="IDELAYE2.CNTVALUEIN0"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1" name="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1_to_IDELAYE2.CNTVALUEIN1" output="IDELAYE2.CNTVALUEIN1"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2" name="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2_to_IDELAYE2.CNTVALUEIN2" output="IDELAYE2.CNTVALUEIN2"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3" name="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3_to_IDELAYE2.CNTVALUEIN3" output="IDELAYE2.CNTVALUEIN3"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4" name="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4_to_IDELAYE2.CNTVALUEIN4" output="IDELAYE2.CNTVALUEIN4"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_C" name="BLK-TL-IOPAD.IDELAYE2_C_to_IDELAYE2.C" output="IDELAYE2.C"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_DATAIN" name="BLK-TL-IOPAD.IDELAYE2_DATAIN_to_IDELAYE2.DATAIN" output="IDELAYE2.DATAIN"/>
        <direct input="IOB33.I" name="IOB33.I_to_IDELAYE2.IDATAIN" output="IDELAYE2.IDATAIN">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="IDELAYE2.IDATAIN"/>
        </direct>
        <direct input="BLK-TL-IOPAD.IDELAYE2_INC" name="BLK-TL-IOPAD.IDELAYE2_INC_to_IDELAYE2.INC" output="IDELAYE2.INC"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN" name="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN_to_IDELAYE2.LDPIPEEN" output="IDELAYE2.LDPIPEEN"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_LD" name="BLK-TL-IOPAD.IDELAYE2_LD_to_IDELAYE2.LD" output="IDELAYE2.LD"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_REGRST" name="BLK-TL-IOPAD.IDELAYE2_REGRST_to_IDELAYE2.REGRST" output="IDELAYE2.REGRST"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_BITSLIP" name="BLK-TL-IOPAD.ILOGICE3_BITSLIP_to_ILOGICE3.BITSLIP" output="ILOGICE3.BITSLIP"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CE1" name="BLK-TL-IOPAD.ILOGICE3_CE1_to_ILOGICE3.CE1" output="ILOGICE3.CE1"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CE2" name="BLK-TL-IOPAD.ILOGICE3_CE2_to_ILOGICE3.CE2" output="ILOGICE3.CE2"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CLKB" name="BLK-TL-IOPAD.ILOGICE3_CLKB_to_ILOGICE3.CLKB" output="ILOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CLKDIVP" name="BLK-TL-IOPAD.ILOGICE3_CLKDIVP_to_ILOGICE3.CLKDIVP" output="ILOGICE3.CLKDIVP"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CLKDIV" name="BLK-TL-IOPAD.ILOGICE3_CLKDIV_to_ILOGICE3.CLKDIV" output="ILOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CLK" name="BLK-TL-IOPAD.ILOGICE3_CLK_to_ILOGICE3.CLK" output="ILOGICE3.CLK"/>
        <direct input="IDELAYE2.DATAOUT" name="IDELAYE2.DATAOUT_to_ILOGICE3.DDLY" output="ILOGICE3.DDLY">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
        </direct>
        <direct input="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL" name="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL_to_ILOGICE3.DYNCLKDIVPSEL" output="ILOGICE3.DYNCLKDIVPSEL"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL" name="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL_to_ILOGICE3.DYNCLKDIVSEL" output="ILOGICE3.DYNCLKDIVSEL"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL" name="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL_to_ILOGICE3.DYNCLKSEL" output="ILOGICE3.DYNCLKSEL"/>
        <direct input="IOB33.I" name="IOB33.I_to_ILOGICE3.D" output="ILOGICE3.D">
          <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="ILOGICE3.D"/>
        </direct>
        <direct input="BLK-TL-IOPAD.ILOGICE3_OCLKB" name="BLK-TL-IOPAD.ILOGICE3_OCLKB_to_ILOGICE3.OCLKB" output="ILOGICE3.OCLKB"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_OCLK" name="BLK-TL-IOPAD.ILOGICE3_OCLK_to_ILOGICE3.OCLK" output="ILOGICE3.OCLK"/>
        <direct input="OLOGICE3.OFB" name="OLOGICE3.OFB_to_ILOGICE3.OFB" output="ILOGICE3.OFB"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_SR" name="BLK-TL-IOPAD.ILOGICE3_SR_to_ILOGICE3.SR" output="ILOGICE3.SR"/>
        <direct input="OLOGICE3.TFB" name="OLOGICE3.TFB_to_ILOGICE3.TFB" output="ILOGICE3.TFB"/>
        <direct input="BLK-TL-IOPAD.IOB33_IBUFDISABLE" name="BLK-TL-IOPAD.IOB33_IBUFDISABLE_to_IOB33.IBUFDISABLE" output="IOB33.IBUFDISABLE"/>
        <direct input="BLK-TL-IOPAD.IOB33_INTERMDISABLE" name="BLK-TL-IOPAD.IOB33_INTERMDISABLE_to_IOB33.INTERMDISABLE" output="IOB33.INTERMDISABLE"/>
        <direct input="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN" name="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN_to_IOB33.KEEPER_INT_EN" output="IOB33.KEEPER_INT_EN"/>
        <direct input="OLOGICE3.OQ" name="OLOGICE3.OQ_to_IOB33.O" output="IOB33.O">
          <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
          <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
          <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
          <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
        </direct>
        <direct input="BLK-TL-IOPAD.IOB33_PD_INT_EN" name="BLK-TL-IOPAD.IOB33_PD_INT_EN_to_IOB33.PD_INT_EN" output="IOB33.PD_INT_EN"/>
        <direct input="BLK-TL-IOPAD.IOB33_PU_INT_EN" name="BLK-TL-IOPAD.IOB33_PU_INT_EN_to_IOB33.PU_INT_EN" output="IOB33.PU_INT_EN"/>
        <direct input="OLOGICE3.TQ" name="OLOGICE3.TQ_to_IOB33.T" output="IOB33.T">
          <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGICE3.TQ" out_port="IOB33.T"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGICE3.TQ" out_port="IOB33.T"/>
          <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGICE3.TQ" out_port="IOB33.T"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="OLOGICE3.TQ" out_port="IOB33.T"/>
        </direct>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLKB" name="BLK-TL-IOPAD.OLOGICE3_CLKB_to_OLOGICE3.CLKB" output="OLOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLKDIVB" name="BLK-TL-IOPAD.OLOGICE3_CLKDIVB_to_OLOGICE3.CLKDIVB" output="OLOGICE3.CLKDIVB"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB" name="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB_to_OLOGICE3.CLKDIVFB" output="OLOGICE3.CLKDIVFB"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLKDIVF" name="BLK-TL-IOPAD.OLOGICE3_CLKDIVF_to_OLOGICE3.CLKDIVF" output="OLOGICE3.CLKDIVF"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLKDIV" name="BLK-TL-IOPAD.OLOGICE3_CLKDIV_to_OLOGICE3.CLKDIV" output="OLOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLK" name="BLK-TL-IOPAD.OLOGICE3_CLK_to_OLOGICE3.CLK" output="OLOGICE3.CLK"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D1" name="BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1" output="OLOGICE3.D1"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D2" name="BLK-TL-IOPAD.OLOGICE3_D2_to_OLOGICE3.D2" output="OLOGICE3.D2"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D3" name="BLK-TL-IOPAD.OLOGICE3_D3_to_OLOGICE3.D3" output="OLOGICE3.D3"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D4" name="BLK-TL-IOPAD.OLOGICE3_D4_to_OLOGICE3.D4" output="OLOGICE3.D4"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D5" name="BLK-TL-IOPAD.OLOGICE3_D5_to_OLOGICE3.D5" output="OLOGICE3.D5"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D6" name="BLK-TL-IOPAD.OLOGICE3_D6_to_OLOGICE3.D6" output="OLOGICE3.D6"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D7" name="BLK-TL-IOPAD.OLOGICE3_D7_to_OLOGICE3.D7" output="OLOGICE3.D7"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D8" name="BLK-TL-IOPAD.OLOGICE3_D8_to_OLOGICE3.D8" output="OLOGICE3.D8"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_OCE" name="BLK-TL-IOPAD.OLOGICE3_OCE_to_OLOGICE3.OCE" output="OLOGICE3.OCE"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_SR" name="BLK-TL-IOPAD.OLOGICE3_SR_to_OLOGICE3.SR" output="OLOGICE3.SR"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_T1" name="BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1" output="OLOGICE3.T1"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_T2" name="BLK-TL-IOPAD.OLOGICE3_T2_to_OLOGICE3.T2" output="OLOGICE3.T2"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_T3" name="BLK-TL-IOPAD.OLOGICE3_T3_to_OLOGICE3.T3" output="OLOGICE3.T3"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_T4" name="BLK-TL-IOPAD.OLOGICE3_T4_to_OLOGICE3.T4" output="OLOGICE3.T4"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_TBYTEIN" name="BLK-TL-IOPAD.OLOGICE3_TBYTEIN_to_OLOGICE3.TBYTEIN" output="OLOGICE3.TBYTEIN"/>
        <direct input="OLOGICE3.TBYTEOUT" name="OLOGICE3.TBYTEOUT_to_OLOGICE3.TBYTEIN" output="OLOGICE3.TBYTEIN"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_TCE" name="BLK-TL-IOPAD.OLOGICE3_TCE_to_OLOGICE3.TCE" output="OLOGICE3.TCE"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-IOPAD_M">
      <clock name="ILOGICE3_CLK" num_pins="1"/>
      <clock name="ILOGICE3_CLKB" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIV" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIVP" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVPSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKSEL" num_pins="1"/>
      <clock name="ILOGICE3_OCLK" num_pins="1"/>
      <clock name="ILOGICE3_OCLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLK" num_pins="1"/>
      <clock name="OLOGICE3_CLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIV" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVF" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVFB" num_pins="1"/>
      <input name="IDELAYE2_C" num_pins="1"/>
      <input name="IDELAYE2_CE" num_pins="1"/>
      <input name="IDELAYE2_CINVCTRL" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN0" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN1" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN2" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN3" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN4" num_pins="1"/>
      <input name="IDELAYE2_DATAIN" num_pins="1"/>
      <input name="IDELAYE2_IFDLY0" num_pins="1"/>
      <input name="IDELAYE2_IFDLY1" num_pins="1"/>
      <input name="IDELAYE2_IFDLY2" num_pins="1"/>
      <input name="IDELAYE2_INC" num_pins="1"/>
      <input name="IDELAYE2_LD" num_pins="1"/>
      <input name="IDELAYE2_LDPIPEEN" num_pins="1"/>
      <input name="IDELAYE2_REGRST" num_pins="1"/>
      <input name="ILOGICE3_BITSLIP" num_pins="1"/>
      <input name="ILOGICE3_CE1" num_pins="1"/>
      <input name="ILOGICE3_CE2" num_pins="1"/>
      <input name="ILOGICE3_SR" num_pins="1"/>
      <input name="IOB33M_DIFFI_IN" num_pins="1"/>
      <input name="IOB33M_IBUFDISABLE" num_pins="1"/>
      <input name="IOB33M_INTERMDISABLE" num_pins="1"/>
      <input name="IOB33M_KEEPER_INT_EN" num_pins="1"/>
      <input name="IOB33M_PD_INT_EN" num_pins="1"/>
      <input name="IOB33M_PU_INT_EN" num_pins="1"/>
      <input name="OLOGICE3_D1" num_pins="1"/>
      <input name="OLOGICE3_D2" num_pins="1"/>
      <input name="OLOGICE3_D3" num_pins="1"/>
      <input name="OLOGICE3_D4" num_pins="1"/>
      <input name="OLOGICE3_D5" num_pins="1"/>
      <input name="OLOGICE3_D6" num_pins="1"/>
      <input name="OLOGICE3_D7" num_pins="1"/>
      <input name="OLOGICE3_D8" num_pins="1"/>
      <input name="OLOGICE3_OCE" num_pins="1"/>
      <input name="OLOGICE3_SHIFTIN1" num_pins="1"/>
      <input name="OLOGICE3_SHIFTIN2" num_pins="1"/>
      <input name="OLOGICE3_SR" num_pins="1"/>
      <input name="OLOGICE3_T1" num_pins="1"/>
      <input name="OLOGICE3_T2" num_pins="1"/>
      <input name="OLOGICE3_T3" num_pins="1"/>
      <input name="OLOGICE3_T4" num_pins="1"/>
      <input name="OLOGICE3_TBYTEIN" num_pins="1"/>
      <input name="OLOGICE3_TCE" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT0" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT1" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT2" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT3" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT4" num_pins="1"/>
      <output name="ILOGICE3_O" num_pins="1"/>
      <output name="ILOGICE3_Q1" num_pins="1"/>
      <output name="ILOGICE3_Q2" num_pins="1"/>
      <output name="ILOGICE3_Q3" num_pins="1"/>
      <output name="ILOGICE3_Q4" num_pins="1"/>
      <output name="ILOGICE3_Q5" num_pins="1"/>
      <output name="ILOGICE3_Q6" num_pins="1"/>
      <output name="ILOGICE3_Q7" num_pins="1"/>
      <output name="ILOGICE3_Q8" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="IOB33M_DIFFO_OUT" num_pins="1"/>
      <output name="IOB33M_O_OUT" num_pins="1"/>
      <output name="IOB33M_PADOUT" num_pins="1"/>
      <output name="IOB33M_T_OUT" num_pins="1"/>
      <output name="OLOGICE3_IOCLKGLITCH" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="OLOGICE3_TBYTEOUT" num_pins="1"/>
      <pb_type blif_model=".subckt IDELAYE2_VPR" name="IDELAYE2" num_pb="1">
        <clock name="C" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CINVCTRL" num_pins="1"/>
        <input name="CNTVALUEIN0" num_pins="1"/>
        <input name="CNTVALUEIN1" num_pins="1"/>
        <input name="CNTVALUEIN2" num_pins="1"/>
        <input name="CNTVALUEIN3" num_pins="1"/>
        <input name="CNTVALUEIN4" num_pins="1"/>
        <input name="DATAIN" num_pins="1"/>
        <input name="IDATAIN" num_pins="1"/>
        <input name="INC" num_pins="1"/>
        <input name="LD" num_pins="1"/>
        <input name="LDPIPEEN" num_pins="1"/>
        <input name="REGRST" num_pins="1"/>
        <output name="CNTVALUEOUT0" num_pins="1"/>
        <output name="CNTVALUEOUT1" num_pins="1"/>
        <output name="CNTVALUEOUT2" num_pins="1"/>
        <output name="CNTVALUEOUT3" num_pins="1"/>
        <output name="CNTVALUEOUT4" num_pins="1"/>
        <output name="DATAOUT" num_pins="1"/>
        <T_setup clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{IDELAY}</meta>
          <meta name="fasm_params">
      IN_USE = IN_USE
      IDELAY_VALUE[4:0] = IDELAY_VALUE

      ZIDELAY_VALUE[4:0] = ZIDELAY_VALUE

      IS_DATAIN_INVERTED = IS_DATAIN_INVERTED
      IS_IDATAIN_INVERTED = IS_IDATAIN_INVERTED

      PIPE_SEL = PIPE_SEL
      CINVCTRL_SEL = CINVCTRL_SEL

      HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE

      IDELAY_TYPE_FIXED = IDELAY_TYPE_FIXED
      IDELAY_TYPE_VAR_LOAD = IDELAY_TYPE_VAR_LOAD
      IDELAY_TYPE_VARIABLE = IDELAY_TYPE_VARIABLE

      DELAY_SRC_DATAIN = DELAY_SRC_DATAIN
      DELAY_SRC_IDATAIN = DELAY_SRC_IDATAIN
    </meta>
        </metadata>
      </pb_type>
      <pb_type name="ILOGICE3" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <clock name="CLKB" num_pins="1"/>
        <clock name="CLKDIV" num_pins="1"/>
        <clock name="CLKDIVP" num_pins="1"/>
        <clock name="OCLK" num_pins="1"/>
        <clock name="OCLKB" num_pins="1"/>
        <input name="BITSLIP" num_pins="1"/>
        <input name="CE1" num_pins="1"/>
        <input name="CE2" num_pins="1"/>
        <input name="D" num_pins="1"/>
        <input name="DDLY" num_pins="1"/>
        <input name="DYNCLKDIVPSEL" num_pins="1"/>
        <input name="DYNCLKDIVSEL" num_pins="1"/>
        <input name="DYNCLKSEL" num_pins="1"/>
        <input name="OFB" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="TFB" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <output name="Q1" num_pins="1"/>
        <output name="Q2" num_pins="1"/>
        <output name="Q3" num_pins="1"/>
        <output name="Q4" num_pins="1"/>
        <output name="Q5" num_pins="1"/>
        <output name="Q6" num_pins="1"/>
        <output name="Q7" num_pins="1"/>
        <output name="Q8" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <mode name="PASS_THROUGH">
          <interconnect>
            <direct input="ILOGICE3.D" name="D_O" output="ILOGICE3.O">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.D : ZINV_D
          </meta>
              </metadata>
            </direct>
          </interconnect>
        </mode>
        <mode name="ISERDES_NO_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_NO_IDELAY_VPR" name="ISERDESE2_NO_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.D" max="1.2900000000000002e-10" out_port="ISERDESE2_NO_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.D" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="-3.500000000000001e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="1.43e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <!-- TODO: Some features are named after the IFF site, but do enable functionalities for the ISERDES -->
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">

          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_NO_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_NO_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_NO_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_NO_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_NO_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_NO_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_NO_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_NO_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_NO_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_NO_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_NO_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_NO_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_NO_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_NO_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_NO_IDELAY.CLK"/>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_NO_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.D" name="D" output="ISERDESE2_NO_IDELAY.D">
              <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
            </direct>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_NO_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_NO_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_NO_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_NO_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_NO_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_NO_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_NO_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ISERDES_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_IDELAY_VPR" name="ISERDESE2_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="DDLY" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_IDELAY.DDLY" max="1.3800000000000001e-10" out_port="ISERDESE2_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.DDLY" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="-3.4000000000000005e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="1.42e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">
          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_IDELAY.CLK"/>
            <direct input="ILOGICE3.DDLY" name="DDLY" output="ISERDESE2_IDELAY.DDLY">
              <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
            </direct>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ILOGIC">
          <pb_type blif_model=".subckt IDDR_VPR" name="IFF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <clock name="CKB" num_pins="1"/>
            <input name="CE" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <T_setup clock="CK" port="IFF.D" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.D" value="2.2e-11"/>
            <T_setup clock="CK" port="IFF.CE" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.CE" value="2.2e-11"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q1" min="1.87e-10"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q2" min="1.87e-10"/>
            <metadata>
              <meta name="fasm_features">
          IDDR.IN_USE
        </meta>
              <meta name="fasm_params">
          ZINV_D = ZINV_D
          IFF.ZINV_C = ZINV_C
          IFF.SRTYPE.SYNC = SRTYPE_SYNC
          IFF.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE = OPPOSITE_EDGE
          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4
          IFF.ZSRVAL_Q1 = ZSRVAL_Q12
          IFF.ZSRVAL_Q2 = ZSRVAL_Q12
          IFF.ZSRVAL_Q3 = ZSRVAL_Q34
          IFF.ZSRVAL_Q4 = ZSRVAL_Q34
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <!-- Input connections -->
            <!-- Output connections -->
            <!-- NOTE: There is a connection from ILOGICE3.D/ILOGICE3.DDLY bypassing
           the IDDR but it goes through an inverter controlled by it. Hence it
           is disabled -->
            <direct input="ILOGICE3.CE1" name="ILOGICE3.CE1_to_IFF.CE" output="IFF.CE"/>
            <direct input="ILOGICE3.CLKB" name="ILOGICE3.CLKB_to_IFF.CKB" output="IFF.CKB"/>
            <direct input="ILOGICE3.CLK" name="ILOGICE3.CLK_to_IFF.CK" output="IFF.CK"/>
            <mux input="ILOGICE3.DDLY ILOGICE3.D" name="IFFDELMUX" output="IFF.D">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.DDLY : IFFDELMUXE3.P0
            ILOGICE3.D : NULL
          </meta>
              </metadata>
              <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.D" out_port="IFF.D"/>
              <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.DDLY" out_port="IFF.D"/>
            </mux>
            <direct input="ILOGICE3.SR" name="ILOGICE3.SR_to_IFF.SR" output="IFF.SR"/>
            <direct input="IFF.Q1" name="IFF.Q1_to_ILOGICE3.Q1" output="ILOGICE3.Q1"/>
            <direct input="IFF.Q2" name="IFF.Q2_to_ILOGICE3.Q2" output="ILOGICE3.Q2"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{ILOGIC}</meta>
        </metadata>
      </pb_type>
      <pb_type name="IOB33M" num_pb="1">
        <input name="DIFFI_IN" num_pins="1"/>
        <input name="IBUFDISABLE" num_pins="1"/>
        <input name="INTERMDISABLE" num_pins="1"/>
        <input name="KEEPER_INT_EN" num_pins="1"/>
        <input name="O" num_pins="1"/>
        <input name="PD_INT_EN" num_pins="1"/>
        <input name="PU_INT_EN" num_pins="1"/>
        <input name="T" num_pins="1"/>
        <output name="DIFFO_OUT" num_pins="1"/>
        <output name="I" num_pins="1"/>
        <output name="O_OUT" num_pins="1"/>
        <output name="PADOUT" num_pins="1"/>
        <output name="T_OUT" num_pins="1"/>
        <pb_type name="IOB33_MODES" num_pb="1">
          <input name="DIFFI_IN" num_pins="1"/>
          <input name="IBUFDISABLE" num_pins="1"/>
          <input name="INTERMDISABLE" num_pins="1"/>
          <input name="KEEPER_INT_EN" num_pins="1"/>
          <input name="O" num_pins="1"/>
          <input name="PD_INT_EN" num_pins="1"/>
          <input name="PU_INT_EN" num_pins="1"/>
          <input name="T" num_pins="1"/>
          <output name="DIFFO_OUT" num_pins="1"/>
          <output name="I" num_pins="1"/>
          <output name="O_OUT" num_pins="1"/>
          <output name="PADOUT" num_pins="1"/>
          <output name="T_OUT" num_pins="1"/>
          <mode name="NO_IBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="I" output="IOB33_MODES.I">
                <metadata>
                  <meta name="fasm_mux">
          inpad.inpad : LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY,LVCMOS25_LVCMOS33_LVTTL.IN,PULLTYPE.NONE
        </meta>
                </metadata>
                <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="NO_OBUF">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="O" output="outpad.outpad">
                <metadata>
                  <meta name="fasm_mux">
          IOB33_MODES.O : PULLTYPE.NONE,LVCMOS33_LVTTL.DRIVE.I12_I16,LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
        </meta>
                </metadata>
                <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IBUF">
            <pb_type blif_model=".subckt IBUF_VPR" name="IBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IBUF_VPR.I" max="10e-12" out_port="IBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="inpat.inpad_to_IBUF_VPR.I" output="IBUF_VPR.I">
                <pack_pattern in_port="inpad.inpad" name="inpad_to_IBUF" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
              </direct>
              <direct input="IBUF_VPR.O" name="IBUF_VPR.O_to_IOB33_MODES.I" output="IOB33_MODES.I">
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_M" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_M" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="OBUFT">
            <pb_type blif_model=".subckt OBUFT_VPR" name="OBUFT_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="OBUFT_VPR.I" max="10e-12" out_port="OBUFT_VPR.O"/>
              <delay_constant in_port="OBUFT_VPR.T" max="10e-12" out_port="OBUFT_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="IOB33_MODES.O_to_OBUFT_VPR.I" output="OBUFT_VPR.I">
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="IOB33_MODES.T_to_OBUFT_VPR.T" output="OBUFT_VPR.T">
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
              </direct>
              <direct input="OBUFT_VPR.O" name="OBUFT_VPR.O_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="OBUFT_VPR.O" name="OBUFT_to_outpad" out_port="outpad.outpad"/>
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IOBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt IOBUF_VPR" name="IOBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="IOPAD_$inp" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="IOPAD_$out" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IOBUF_VPR.I" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.T" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.IOPAD_$inp" max="10e-12" out_port="IOBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOBUF_VPR.O" name="I_to_IOBUF_VPR.O" output="IOB33_MODES.I">
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
              <direct input="inpad.inpad" name="inpad.inpad_to_IOBUF_VPR.IOPAD_$inp" output="IOBUF_VPR.IOPAD_$inp">
                <pack_pattern in_port="inpad.inpad" name="IOBUF_VPR_to_PAD" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
              </direct>
              <direct input="IOB33_MODES.O" name="O_to_IOBUF_VPR.I" output="IOBUF_VPR.I">
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="IOBUF_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="T_to_IOBUF_VPR.T" output="IOBUF_VPR.T"/>
              <direct input="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR.IOPAD_$out_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR_to_PAD" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="OBUFTDS_M">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt OBUFTDS_M_VPR" name="OBUFTDS_M_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <output name="OB" num_pins="1"/>
              <delay_constant in_port="OBUFTDS_M_VPR.I" max="10e-12" out_port="OBUFTDS_M_VPR.OB"/>
              <delay_constant in_port="OBUFTDS_M_VPR.T" max="10e-12" out_port="OBUFTDS_M_VPR.OB"/>
              <delay_constant in_port="OBUFTDS_M_VPR.I" max="10e-12" out_port="OBUFTDS_M_VPR.O"/>
              <delay_constant in_port="OBUFTDS_M_VPR.T" max="10e-12" out_port="OBUFTDS_M_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
            LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
            LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
            LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
            LVDS_25.DRIVE.I_FIXED = LVDS_25_DRIVE_I_FIXED
            LVDS_25.OUT = LVDS_25_OUT
            SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
            SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
            TMDS_33.DRIVE.I_FIXED = TMDS_33_DRIVE_I_FIXED
            TMDS_33.OUT = TMDS_33_OUT
            IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
            IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
            IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
            PULLTYPE.PULLUP = PULLTYPE_PULLUP
            PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
            PULLTYPE.NONE = PULLTYPE_NONE
            PULLTYPE.KEEPER = PULLTYPE_KEEPER
          </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="OBUFTDS_M_VPR.OB" name="OB" output="IOB33_MODES.DIFFO_OUT"/>
              <direct input="IOB33_MODES.O" name="I" output="OBUFTDS_M_VPR.I">
                <pack_pattern name="OSERDES_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFTDS_M_VPR.I"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFTDS_M_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="T" output="OBUFTDS_M_VPR.T">
                <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.T" out_port="OBUFTDS_M_VPR.T"/>
              </direct>
              <direct input="OBUFTDS_M_VPR.O" name="O" output="outpad.outpad">
                <pack_pattern in_port="OBUFTDS_M_VPR.O" name="OBUFTDS_M_to_outpad" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OBUFTDS_M_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OBUFTDS_M_VPR.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IOBUFDS_M">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt IOBUFDS_M_VPR" name="IOBUFDS_M_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="IB" num_pins="1"/>
              <input name="IOPAD_$inp" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="IOPAD_$out" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <output name="OB" num_pins="1"/>
              <delay_constant in_port="IOBUFDS_M_VPR.I" max="10e-12" out_port="IOBUFDS_M_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUFDS_M_VPR.T" max="10e-12" out_port="IOBUFDS_M_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUFDS_M_VPR.I" max="10e-12" out_port="IOBUFDS_M_VPR.OB"/>
              <delay_constant in_port="IOBUFDS_M_VPR.T" max="10e-12" out_port="IOBUFDS_M_VPR.OB"/>
              <delay_constant in_port="IOBUFDS_M_VPR.IB" max="10e-12" out_port="IOBUFDS_M_VPR.O"/>
              <delay_constant in_port="IOBUFDS_M_VPR.IOPAD_$inp" max="10e-12" out_port="IOBUFDS_M_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
            LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
            LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
            LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
            LVDS_25_SSTL135_SSTL15.IN_DIFF = LVDS_25_SSTL135_SSTL15_IN_DIFF
            TMDS_33.IN_DIFF = TMDS_33_IN_DIFF
            LVDS_25.DRIVE.I_FIXED = LVDS_25_DRIVE_I_FIXED
            LVDS_25.OUT = LVDS_25_OUT
            SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
            SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
            TMDS_33.DRIVE.I_FIXED = TMDS_33_DRIVE_I_FIXED
            TMDS_33.OUT = TMDS_33_OUT
            IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
            IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
            IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
            PULLTYPE.PULLUP = PULLTYPE_PULLUP
            PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
            PULLTYPE.NONE = PULLTYPE_NONE
            PULLTYPE.KEEPER = PULLTYPE_KEEPER
          </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOBUFDS_M_VPR.OB" name="OB" output="IOB33_MODES.DIFFO_OUT"/>
              <direct input="IOBUFDS_M_VPR.O" name="O" output="IOB33_MODES.I">
                <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOBUFDS_M_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOBUFDS_M_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
              <direct input="IOB33_MODES.DIFFI_IN" name="IB" output="IOBUFDS_M_VPR.IB"/>
              <direct input="inpad.inpad" name="IOPAD_$inp" output="IOBUFDS_M_VPR.IOPAD_$inp">
                <pack_pattern in_port="inpad.inpad" name="IOBUFDS_M_VPR_to_PAD" out_port="IOBUFDS_M_VPR.IOPAD_$inp"/>
                <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUFDS_M_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUFDS_M_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUFDS_M_VPR.IOPAD_$inp"/>
              </direct>
              <direct input="IOB33_MODES.O" name="I" output="IOBUFDS_M_VPR.I">
                <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="IOBUFDS_M_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="T" output="IOBUFDS_M_VPR.T"/>
              <direct input="IOBUFDS_M_VPR.IOPAD_$out" name="IOPAD_$out" output="outpad.outpad">
                <pack_pattern in_port="IOBUFDS_M_VPR.IOPAD_$out" name="IOBUFDS_M_VPR_to_PAD" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOBUFDS_M_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOBUFDS_M_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOBUFDS_M_VPR.IOPAD_$out" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <direct input="IOB33_MODES.DIFFO_OUT" name="DIFFO_OUT" output="IOB33M.DIFFO_OUT"/>
          <direct input="IOB33_MODES.I" name="I" output="IOB33M.I">
            <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
          </direct>
          <direct input="IOB33_MODES.O_OUT" name="O_OUT" output="IOB33M.O_OUT"/>
          <direct input="IOB33_MODES.PADOUT" name="PADOUT" output="IOB33M.PADOUT"/>
          <direct input="IOB33_MODES.T_OUT" name="T_OUT" output="IOB33M.T_OUT"/>
          <direct input="IOB33M.DIFFI_IN" name="DIFFI_IN" output="IOB33_MODES.DIFFI_IN"/>
          <direct input="IOB33M.IBUFDISABLE" name="IBUFDISABLE" output="IOB33_MODES.IBUFDISABLE"/>
          <direct input="IOB33M.INTERMDISABLE" name="INTERMDISABLE" output="IOB33_MODES.INTERMDISABLE"/>
          <direct input="IOB33M.KEEPER_INT_EN" name="KEEPER_INT_EN" output="IOB33_MODES.KEEPER_INT_EN"/>
          <direct input="IOB33M.O" name="O" output="IOB33_MODES.O">
            <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
          </direct>
          <direct input="IOB33M.PD_INT_EN" name="PD_INT_EN" output="IOB33_MODES.PD_INT_EN"/>
          <direct input="IOB33M.PU_INT_EN" name="PU_INT_EN" output="IOB33_MODES.PU_INT_EN"/>
          <direct input="IOB33M.T" name="T" output="IOB33_MODES.T">
            <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33M.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33M.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33M.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33M.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.T" out_port="IOB33_MODES.T"/>
          </direct>
        </interconnect>
        <metadata>
          <meta name="fasm_prefix">{IOB_TILE}.{IOB}</meta>
        </metadata>
      </pb_type>
      <pb_type name="OLOGICE3" num_pb="1">
        <input name="CLK" num_pins="1"/>
        <input name="CLKB" num_pins="1"/>
        <input name="CLKDIV" num_pins="1"/>
        <input name="CLKDIVB" num_pins="1"/>
        <input name="CLKDIVF" num_pins="1"/>
        <input name="CLKDIVFB" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="D7" num_pins="1"/>
        <input name="D8" num_pins="1"/>
        <input name="OCE" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="T1" num_pins="1"/>
        <input name="T2" num_pins="1"/>
        <input name="T3" num_pins="1"/>
        <input name="T4" num_pins="1"/>
        <input name="TBYTEIN" num_pins="1"/>
        <input name="TCE" num_pins="1"/>
        <output name="IOCLKGLITCH" num_pins="1"/>
        <output name="OFB" num_pins="1"/>
        <output name="OQ" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <output name="TBYTEOUT" num_pins="1"/>
        <output name="TFB" num_pins="1"/>
        <output name="TQ" num_pins="1"/>
        <mode name="OLOGIC">
          <!-- ODDR for T or passthrough -->
          <pb_type name="OLOGIC_TFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_TFF.T1" name="T1_to_TQ" output="OLOGIC_TFF.TQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_TFF.T1 : ZINV_T1,OSERDES.DATA_RATE_TQ.BUF
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="T_INV">
              <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
                <input name="TI" num_pins="1"/>
                <output name="TO" num_pins="1"/>
                <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.BUF
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="T_INV.TO" name="TO" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                </direct>
                <direct input="OLOGIC_TFF.T1" name="TI" output="T_INV.TI"/>
              </interconnect>
            </mode>
            <mode name="ODDR_TQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_TQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_TQ.CE" value="5.05e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.CE" value="-6.800000000000001e-11"/>
                <T_setup clock="CK" port="ODDR_TQ.D1" value="8.85e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D1" value="-3.02e-10"/>
                <T_setup clock="CK" port="ODDR_TQ.D2" value="7.880000000000001e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D2" value="-3.02e-10"/>
                <T_clock_to_Q clock="CK" max="5.520000000000001e-10" port="ODDR_TQ.Q" min="1.92e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.DDR
              TDDR.SRUSED
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              ZINV_T1 = ZINV_D1
              ZINV_T2 = ZINV_D2
              OSERDES.TSRTYPE.SYNC = SRTYPE_SYNC
              ZINIT_TQ = ZINIT_Q
              ZSRVAL_TQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_TFF.TCE" name="OLOGIC_TFF.TCE_to_ODDR.CE" output="ODDR_TQ.CE"/>
                <direct input="OLOGIC_TFF.CLK" name="OLOGIC_TFF.CLK_to_ODDR.CK" output="ODDR_TQ.CK"/>
                <direct input="OLOGIC_TFF.T1" name="OLOGIC_TFF.T1_to_ODDR.D1" output="ODDR_TQ.D1"/>
                <direct input="OLOGIC_TFF.T2" name="OLOGIC_TFF.T2_to_ODDR.D2" output="ODDR_TQ.D2"/>
                <direct input="OLOGIC_TFF.SR" name="OLOGIC_TFF.SR_to_ODDR.SR" output="ODDR_TQ.SR"/>
                <direct input="ODDR_TQ.Q" name="ODDR.Q_to_OLOGIC_TFF.TQ" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="ODDR_TQ.Q" out_port="OLOGIC_TFF.TQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <!-- ODDR for D or passthrough -->
          <pb_type name="OLOGIC_OFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_OFF.D1" name="D1_to_OQ" output="OLOGIC_OFF.OQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_OFF.D1 : OMUX.D1,OQUSED
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="ODDR_OQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_OQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_OQ.CE" value="4.82e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.CE" value="-1.24e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D1" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D1" value="-1.6400000000000003e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D2" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D2" value="-1.6400000000000003e-10"/>
                <T_clock_to_Q clock="CK" max="4.72e-10" port="ODDR_OQ.Q" min="1.77e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OQUSED
              OSERDES.DATA_RATE_OQ.DDR
              ODDR.SRUSED
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              IS_D1_INVERTED = INV_D1
              IS_D2_INVERTED = INV_D2
              OSERDES.SRTYPE.SYNC = SRTYPE_SYNC
              ODDR.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
              ZINIT_OQ = ZINIT_Q
              ZSRVAL_OQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_OFF.OCE" name="OLOGIC_OFF.OCE_to_ODDR.CE" output="ODDR_OQ.CE"/>
                <direct input="OLOGIC_OFF.CLK" name="OLOGIC_OFF.CLK_to_ODDR.CK" output="ODDR_OQ.CK"/>
                <direct input="OLOGIC_OFF.D1" name="OLOGIC_OFF.D1_to_ODDR.D1" output="ODDR_OQ.D1"/>
                <direct input="OLOGIC_OFF.D2" name="OLOGIC_OFF.D2_to_ODDR.D2" output="ODDR_OQ.D2"/>
                <direct input="OLOGIC_OFF.SR" name="OLOGIC_OFF.SR_to_ODDR.SR" output="ODDR_OQ.SR"/>
                <direct input="ODDR_OQ.Q" name="ODDR.Q_to_OLOGIC_OFF.OQ" output="OLOGIC_OFF.OQ">
                  <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <direct input="OLOGIC_OFF.OFB" name="OLOGIC_OFF.OFB_to_OLOGICE3.OFB" output="OLOGICE3.OFB"/>
            <direct input="OLOGIC_OFF.OQ" name="OLOGIC_OFF.OQ_to_OLOGICE3.OQ" output="OLOGICE3.OQ">
              <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OLOGIC_TFF.TFB" name="OLOGIC_TFF.TFB_to_OLOGICE3.TFB" output="OLOGICE3.TFB"/>
            <direct input="OLOGIC_TFF.TQ" name="OLOGIC_TFF.TQ_to_OLOGICE3.TQ" output="OLOGICE3.TQ">
              <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
            </direct>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_OFF.CLK" output="OLOGIC_OFF.CLK"/>
            <direct input="OLOGICE3.D1" name="OLOGICE3.D1_to_OLOGIC_OFF.D1" output="OLOGIC_OFF.D1"/>
            <direct input="OLOGICE3.D2" name="OLOGICE3.D2_to_OLOGIC_OFF.D2" output="OLOGIC_OFF.D2"/>
            <direct input="OLOGICE3.OCE" name="OLOGICE3.OCE_to_OLOGIC_OFF.OCE" output="OLOGIC_OFF.OCE"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_OFF.SR" output="OLOGIC_OFF.SR"/>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_TFF.CLK" output="OLOGIC_TFF.CLK"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_TFF.SR" output="OLOGIC_TFF.SR"/>
            <direct input="OLOGICE3.T1" name="OLOGICE3.T1_to_OLOGIC_TFF.T1" output="OLOGIC_TFF.T1"/>
            <direct input="OLOGICE3.T2" name="OLOGICE3.T2_to_OLOGIC_TFF.T2" output="OLOGIC_TFF.T2"/>
            <direct input="OLOGICE3.TCE" name="OLOGICE3.TCE_to_OLOGIC_TFF.TCE" output="OLOGIC_TFF.TCE"/>
          </interconnect>
        </mode>
        <mode name="OSERDES">
          <pb_type blif_model=".subckt OSERDESE2_VPR" name="OSERDESE2" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="D3" num_pins="1"/>
            <input name="D4" num_pins="1"/>
            <input name="D5" num_pins="1"/>
            <input name="D6" num_pins="1"/>
            <input name="D7" num_pins="1"/>
            <input name="D8" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="T3" num_pins="1"/>
            <input name="T4" num_pins="1"/>
            <input name="TBYTEIN" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="IOCLKGLITCH" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <output name="TBYTEOUT" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <delay_constant in_port="OSERDESE2.T1" max="0.0" out_port="OSERDESE2.TBYTEOUT" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OFB" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OQ" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TFB" min="1.92e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TQ" min="1.92e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="5.67e-10" port="OSERDESE2.IOCLKGLITCH" min="1.9600000000000002e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D1" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D1" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D2" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D2" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D3" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D3" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D4" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D4" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D5" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D5" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D6" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D6" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D7" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D7" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D8" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D8" value="-7.3e-11"/>
            <T_clock_to_Q clock="CLKDIV" max="0.0" port="OSERDESE2.T1" min="0.0"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T1" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T1" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T2" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T2" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T3" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T3" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T4" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T4" value="-1.85e-10"/>
            <T_setup clock="CLK" port="OSERDESE2.OCE" value="5.04e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.OCE" value="-5.9e-11"/>
            <T_setup clock="CLK" port="OSERDESE2.TCE" value="5.05e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.TCE" value="-6.800000000000001e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.RST" value="8.490000000000001e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.RST" value="-4.000000000000001e-12"/>
            <metadata>
              <meta name="fasm_features">
          OSERDES.IN_USE
          OSERDES.SRTYPE.SYNC
          OSERDES.TSRTYPE.SYNC
          ODDR.DDR_CLK_EDGE.SAME_EDGE
          OQUSED
          ODDR.SRUSED
        </meta>
              <meta name="fasm_params">
          OSERDES.SERDES_MODE.SLAVE = SERDES_MODE_SLAVE

          OSERDES.TRISTATE_WIDTH.W4 = TRISTATE_WIDTH_W4

          OSERDES.DATA_RATE_OQ.DDR = DATA_RATE_OQ_DDR
          OSERDES.DATA_RATE_OQ.SDR = DATA_RATE_OQ_SDR
          OSERDES.DATA_RATE_TQ.BUF = DATA_RATE_TQ_BUF
          OSERDES.DATA_RATE_TQ.DDR = DATA_RATE_TQ_DDR
          OSERDES.DATA_RATE_TQ.SDR = DATA_RATE_TQ_SDR
          TDDR.SRUSED = TQ_USED

          OSERDES.DATA_WIDTH.SDR.W2 = DATA_WIDTH_SDR_W2
          OSERDES.DATA_WIDTH.SDR.W3 = DATA_WIDTH_SDR_W3
          OSERDES.DATA_WIDTH.SDR.W4 = DATA_WIDTH_SDR_W4
          OSERDES.DATA_WIDTH.SDR.W5 = DATA_WIDTH_SDR_W5
          OSERDES.DATA_WIDTH.SDR.W6 = DATA_WIDTH_SDR_W6
          OSERDES.DATA_WIDTH.SDR.W7 = DATA_WIDTH_SDR_W7
          OSERDES.DATA_WIDTH.SDR.W8 = DATA_WIDTH_SDR_W8

          OSERDES.DATA_WIDTH.DDR.W4 = DATA_WIDTH_DDR_W4
          OSERDES.DATA_WIDTH.DDR.W6 = DATA_WIDTH_DDR_W6
          OSERDES.DATA_WIDTH.DDR.W8 = DATA_WIDTH_DDR_W8

          ZINIT_OQ = ZINIT_OQ
          ZINIT_TQ = ZINIT_TQ
          ZINV_CLK = ZINV_CLK
          ZSRVAL_OQ = ZSRVAL_OQ
          ZSRVAL_TQ = ZSRVAL_TQ

          ZINV_T1 = ZINV_T1
          ZINV_T2 = ZINV_T2
          ZINV_T3 = ZINV_T3
          ZINV_T4 = ZINV_T4

          IS_D1_INVERTED = IS_D1_INVERTED
          IS_D2_INVERTED = IS_D2_INVERTED
          IS_D3_INVERTED = IS_D3_INVERTED
          IS_D4_INVERTED = IS_D4_INVERTED
          IS_D5_INVERTED = IS_D5_INVERTED
          IS_D6_INVERTED = IS_D6_INVERTED
          IS_D7_INVERTED = IS_D7_INVERTED
          IS_D8_INVERTED = IS_D8_INVERTED
        </meta>
            </metadata>
          </pb_type>
          <!-- This is a model of the inverter for T signal. It is used when the T
         net bypasses the OSERDES and is connected to const0. In that case
         the route actually goes to const1 and this inverter is used.

         Note that there are no fasm features emitted. That's because not
         emitting the ZINV_T1 feature enables the inversion.

         When the T signal is connected to the OSERDES then the inversion is
         controlled by its parameter. -->
          <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
            <input name="TI" num_pins="1"/>
            <output name="TO" num_pins="1"/>
            <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
          </pb_type>
          <interconnect>
            <!-- This is a routing mux that allows the T signal to bypass the OSERDES
           when it is in "TQ BUF" mode. This is used when the T connection is
           routed to const0, see the comment on the "T_INV" pb_type above.

           When T is connected to const0 it is being actually routed to cons1
           through the T_INV inverter and the T1 input pin. When it is connected
           to the OSERDES it is routed to the TQ output of it. -->
            <direct input="OSERDESE2.IOCLKGLITCH" name="IOCLKGLITCH" output="OLOGICE3.IOCLKGLITCH"/>
            <direct input="OSERDESE2.OFB" name="OFB" output="OLOGICE3.OFB"/>
            <direct input="OSERDESE2.OQ" name="OQ" output="OLOGICE3.OQ">
              <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OSERDESE2.SHIFTOUT1" name="SHIFTOUT1" output="OLOGICE3.SHIFTOUT1"/>
            <direct input="OSERDESE2.SHIFTOUT2" name="SHIFTOUT2" output="OLOGICE3.SHIFTOUT2"/>
            <direct input="OSERDESE2.TBYTEOUT" name="TBYTEOUT" output="OLOGICE3.TBYTEOUT"/>
            <direct input="OSERDESE2.TFB" name="TFB" output="OLOGICE3.TFB"/>
            <mux input="OSERDESE2.TQ T_INV.TO" name="TQ" output="OLOGICE3.TQ">
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="T_INV.TO" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="T_INV.TO" out_port="OLOGICE3.TQ"/>
            </mux>
            <direct input="OLOGICE3.CLKDIV" name="CLKDIV" output="OSERDESE2.CLKDIV"/>
            <direct input="OLOGICE3.CLK" name="CLK" output="OSERDESE2.CLK"/>
            <direct input="OLOGICE3.D1" name="D1" output="OSERDESE2.D1"/>
            <direct input="OLOGICE3.D2" name="D2" output="OSERDESE2.D2"/>
            <direct input="OLOGICE3.D3" name="D3" output="OSERDESE2.D3"/>
            <direct input="OLOGICE3.D4" name="D4" output="OSERDESE2.D4"/>
            <direct input="OLOGICE3.D5" name="D5" output="OSERDESE2.D5"/>
            <direct input="OLOGICE3.D6" name="D6" output="OSERDESE2.D6"/>
            <direct input="OLOGICE3.D7" name="D7" output="OSERDESE2.D7"/>
            <direct input="OLOGICE3.D8" name="D8" output="OSERDESE2.D8"/>
            <direct input="OLOGICE3.OCE" name="OCE" output="OSERDESE2.OCE"/>
            <direct input="OLOGICE3.SR" name="SR" output="OSERDESE2.RST"/>
            <direct input="OLOGICE3.SHIFTIN1" name="SHIFTIN1" output="OSERDESE2.SHIFTIN1"/>
            <direct input="OLOGICE3.SHIFTIN2" name="SHIFTIN2" output="OSERDESE2.SHIFTIN2"/>
            <direct input="OLOGICE3.T1" name="T1" output="OSERDESE2.T1"/>
            <direct input="OLOGICE3.T2" name="T2" output="OSERDESE2.T2"/>
            <direct input="OLOGICE3.T3" name="T3" output="OSERDESE2.T3"/>
            <direct input="OLOGICE3.T4" name="T4" output="OSERDESE2.T4"/>
            <direct input="OLOGICE3.TBYTEIN" name="TBYTEIN" output="OSERDESE2.TBYTEIN"/>
            <direct input="OLOGICE3.TCE" name="TCE" output="OSERDESE2.TCE"/>
            <direct input="OLOGICE3.T1" name="T1_to_T_INV.TI" output="T_INV.TI"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{OLOGIC}</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <direct input="IDELAYE2.CNTVALUEOUT0" name="IDELAYE2.CNTVALUEOUT0_to_BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT0" output="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT0"/>
        <direct input="IDELAYE2.CNTVALUEOUT1" name="IDELAYE2.CNTVALUEOUT1_to_BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT1" output="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT1"/>
        <direct input="IDELAYE2.CNTVALUEOUT2" name="IDELAYE2.CNTVALUEOUT2_to_BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT2" output="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT2"/>
        <direct input="IDELAYE2.CNTVALUEOUT3" name="IDELAYE2.CNTVALUEOUT3_to_BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT3" output="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT3"/>
        <direct input="IDELAYE2.CNTVALUEOUT4" name="IDELAYE2.CNTVALUEOUT4_to_BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT4" output="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT4"/>
        <direct input="ILOGICE3.O" name="ILOGICE3.O_to_BLK-TL-IOPAD_M.ILOGICE3_O" output="BLK-TL-IOPAD_M.ILOGICE3_O"/>
        <direct input="ILOGICE3.Q1" name="ILOGICE3.Q1_to_BLK-TL-IOPAD_M.ILOGICE3_Q1" output="BLK-TL-IOPAD_M.ILOGICE3_Q1"/>
        <direct input="ILOGICE3.Q2" name="ILOGICE3.Q2_to_BLK-TL-IOPAD_M.ILOGICE3_Q2" output="BLK-TL-IOPAD_M.ILOGICE3_Q2"/>
        <direct input="ILOGICE3.Q3" name="ILOGICE3.Q3_to_BLK-TL-IOPAD_M.ILOGICE3_Q3" output="BLK-TL-IOPAD_M.ILOGICE3_Q3"/>
        <direct input="ILOGICE3.Q4" name="ILOGICE3.Q4_to_BLK-TL-IOPAD_M.ILOGICE3_Q4" output="BLK-TL-IOPAD_M.ILOGICE3_Q4"/>
        <direct input="ILOGICE3.Q5" name="ILOGICE3.Q5_to_BLK-TL-IOPAD_M.ILOGICE3_Q5" output="BLK-TL-IOPAD_M.ILOGICE3_Q5"/>
        <direct input="ILOGICE3.Q6" name="ILOGICE3.Q6_to_BLK-TL-IOPAD_M.ILOGICE3_Q6" output="BLK-TL-IOPAD_M.ILOGICE3_Q6"/>
        <direct input="ILOGICE3.Q7" name="ILOGICE3.Q7_to_BLK-TL-IOPAD_M.ILOGICE3_Q7" output="BLK-TL-IOPAD_M.ILOGICE3_Q7"/>
        <direct input="ILOGICE3.Q8" name="ILOGICE3.Q8_to_BLK-TL-IOPAD_M.ILOGICE3_Q8" output="BLK-TL-IOPAD_M.ILOGICE3_Q8"/>
        <direct input="ILOGICE3.SHIFTOUT1" name="ILOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT1"/>
        <direct input="ILOGICE3.SHIFTOUT2" name="ILOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT2"/>
        <direct input="IOB33M.DIFFO_OUT" name="IOB33M.DIFFO_OUT_to_BLK-TL-IOPAD_M.IOB33M_DIFFO_OUT" output="BLK-TL-IOPAD_M.IOB33M_DIFFO_OUT"/>
        <direct input="IOB33M.O_OUT" name="IOB33M.O_OUT_to_BLK-TL-IOPAD_M.IOB33M_O_OUT" output="BLK-TL-IOPAD_M.IOB33M_O_OUT"/>
        <direct input="IOB33M.PADOUT" name="IOB33M.PADOUT_to_BLK-TL-IOPAD_M.IOB33M_PADOUT" output="BLK-TL-IOPAD_M.IOB33M_PADOUT"/>
        <direct input="IOB33M.T_OUT" name="IOB33M.T_OUT_to_BLK-TL-IOPAD_M.IOB33M_T_OUT" output="BLK-TL-IOPAD_M.IOB33M_T_OUT"/>
        <direct input="OLOGICE3.IOCLKGLITCH" name="OLOGICE3.IOCLKGLITCH_to_BLK-TL-IOPAD_M.OLOGICE3_IOCLKGLITCH" output="BLK-TL-IOPAD_M.OLOGICE3_IOCLKGLITCH"/>
        <direct input="OLOGICE3.SHIFTOUT1" name="OLOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT1"/>
        <direct input="OLOGICE3.SHIFTOUT2" name="OLOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT2"/>
        <direct input="OLOGICE3.TBYTEOUT" name="OLOGICE3.TBYTEOUT_to_BLK-TL-IOPAD_M.OLOGICE3_TBYTEOUT" output="BLK-TL-IOPAD_M.OLOGICE3_TBYTEOUT"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CE" name="BLK-TL-IOPAD_M.IDELAYE2_CE_to_IDELAYE2.CE" output="IDELAYE2.CE"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CINVCTRL" name="BLK-TL-IOPAD_M.IDELAYE2_CINVCTRL_to_IDELAYE2.CINVCTRL" output="IDELAYE2.CINVCTRL"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN0" name="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN0_to_IDELAYE2.CNTVALUEIN0" output="IDELAYE2.CNTVALUEIN0"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN1" name="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN1_to_IDELAYE2.CNTVALUEIN1" output="IDELAYE2.CNTVALUEIN1"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN2" name="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN2_to_IDELAYE2.CNTVALUEIN2" output="IDELAYE2.CNTVALUEIN2"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN3" name="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN3_to_IDELAYE2.CNTVALUEIN3" output="IDELAYE2.CNTVALUEIN3"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN4" name="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN4_to_IDELAYE2.CNTVALUEIN4" output="IDELAYE2.CNTVALUEIN4"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_C" name="BLK-TL-IOPAD_M.IDELAYE2_C_to_IDELAYE2.C" output="IDELAYE2.C"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_DATAIN" name="BLK-TL-IOPAD_M.IDELAYE2_DATAIN_to_IDELAYE2.DATAIN" output="IDELAYE2.DATAIN"/>
        <direct input="IOB33M.I" name="IOB33M.I_to_IDELAYE2.IDATAIN" output="IDELAYE2.IDATAIN">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="IDELAYE2.IDATAIN"/>
        </direct>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_INC" name="BLK-TL-IOPAD_M.IDELAYE2_INC_to_IDELAYE2.INC" output="IDELAYE2.INC"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_LDPIPEEN" name="BLK-TL-IOPAD_M.IDELAYE2_LDPIPEEN_to_IDELAYE2.LDPIPEEN" output="IDELAYE2.LDPIPEEN"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_LD" name="BLK-TL-IOPAD_M.IDELAYE2_LD_to_IDELAYE2.LD" output="IDELAYE2.LD"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_REGRST" name="BLK-TL-IOPAD_M.IDELAYE2_REGRST_to_IDELAYE2.REGRST" output="IDELAYE2.REGRST"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_BITSLIP" name="BLK-TL-IOPAD_M.ILOGICE3_BITSLIP_to_ILOGICE3.BITSLIP" output="ILOGICE3.BITSLIP"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CE1" name="BLK-TL-IOPAD_M.ILOGICE3_CE1_to_ILOGICE3.CE1" output="ILOGICE3.CE1"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CE2" name="BLK-TL-IOPAD_M.ILOGICE3_CE2_to_ILOGICE3.CE2" output="ILOGICE3.CE2"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CLKB" name="BLK-TL-IOPAD_M.ILOGICE3_CLKB_to_ILOGICE3.CLKB" output="ILOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CLKDIVP" name="BLK-TL-IOPAD_M.ILOGICE3_CLKDIVP_to_ILOGICE3.CLKDIVP" output="ILOGICE3.CLKDIVP"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CLKDIV" name="BLK-TL-IOPAD_M.ILOGICE3_CLKDIV_to_ILOGICE3.CLKDIV" output="ILOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CLK" name="BLK-TL-IOPAD_M.ILOGICE3_CLK_to_ILOGICE3.CLK" output="ILOGICE3.CLK"/>
        <direct input="IDELAYE2.DATAOUT" name="IDELAYE2.DATAOUT_to_ILOGICE3.DDLY" output="ILOGICE3.DDLY">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
        </direct>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVPSEL" name="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVPSEL_to_ILOGICE3.DYNCLKDIVPSEL" output="ILOGICE3.DYNCLKDIVPSEL"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVSEL" name="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVSEL_to_ILOGICE3.DYNCLKDIVSEL" output="ILOGICE3.DYNCLKDIVSEL"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKSEL" name="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKSEL_to_ILOGICE3.DYNCLKSEL" output="ILOGICE3.DYNCLKSEL"/>
        <direct input="IOB33M.I" name="IOB33M.I_to_ILOGICE3.D" output="ILOGICE3.D">
          <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="ILOGICE3.D"/>
        </direct>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_OCLKB" name="BLK-TL-IOPAD_M.ILOGICE3_OCLKB_to_ILOGICE3.OCLKB" output="ILOGICE3.OCLKB"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_OCLK" name="BLK-TL-IOPAD_M.ILOGICE3_OCLK_to_ILOGICE3.OCLK" output="ILOGICE3.OCLK"/>
        <direct input="OLOGICE3.OFB" name="OLOGICE3.OFB_to_ILOGICE3.OFB" output="ILOGICE3.OFB"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_SR" name="BLK-TL-IOPAD_M.ILOGICE3_SR_to_ILOGICE3.SR" output="ILOGICE3.SR"/>
        <direct input="OLOGICE3.TFB" name="OLOGICE3.TFB_to_ILOGICE3.TFB" output="ILOGICE3.TFB"/>
        <direct input="BLK-TL-IOPAD_M.IOB33M_DIFFI_IN" name="BLK-TL-IOPAD_M.IOB33M_DIFFI_IN_to_IOB33M.DIFFI_IN" output="IOB33M.DIFFI_IN"/>
        <direct input="BLK-TL-IOPAD_M.IOB33M_IBUFDISABLE" name="BLK-TL-IOPAD_M.IOB33M_IBUFDISABLE_to_IOB33M.IBUFDISABLE" output="IOB33M.IBUFDISABLE"/>
        <direct input="BLK-TL-IOPAD_M.IOB33M_INTERMDISABLE" name="BLK-TL-IOPAD_M.IOB33M_INTERMDISABLE_to_IOB33M.INTERMDISABLE" output="IOB33M.INTERMDISABLE"/>
        <direct input="BLK-TL-IOPAD_M.IOB33M_KEEPER_INT_EN" name="BLK-TL-IOPAD_M.IOB33M_KEEPER_INT_EN_to_IOB33M.KEEPER_INT_EN" output="IOB33M.KEEPER_INT_EN"/>
        <direct input="OLOGICE3.OQ" name="OLOGICE3.OQ_to_IOB33M.O" output="IOB33M.O">
          <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
        </direct>
        <direct input="BLK-TL-IOPAD_M.IOB33M_PD_INT_EN" name="BLK-TL-IOPAD_M.IOB33M_PD_INT_EN_to_IOB33M.PD_INT_EN" output="IOB33M.PD_INT_EN"/>
        <direct input="BLK-TL-IOPAD_M.IOB33M_PU_INT_EN" name="BLK-TL-IOPAD_M.IOB33M_PU_INT_EN_to_IOB33M.PU_INT_EN" output="IOB33M.PU_INT_EN"/>
        <direct input="OLOGICE3.TQ" name="OLOGICE3.TQ_to_IOB33M.T" output="IOB33M.T">
          <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGICE3.TQ" out_port="IOB33M.T"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGICE3.TQ" out_port="IOB33M.T"/>
          <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGICE3.TQ" out_port="IOB33M.T"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="OLOGICE3.TQ" out_port="IOB33M.T"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OLOGICE3.TQ" out_port="IOB33M.T"/>
        </direct>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLKB" name="BLK-TL-IOPAD_M.OLOGICE3_CLKB_to_OLOGICE3.CLKB" output="OLOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVB" name="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVB_to_OLOGICE3.CLKDIVB" output="OLOGICE3.CLKDIVB"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVFB" name="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVFB_to_OLOGICE3.CLKDIVFB" output="OLOGICE3.CLKDIVFB"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVF" name="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVF_to_OLOGICE3.CLKDIVF" output="OLOGICE3.CLKDIVF"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLKDIV" name="BLK-TL-IOPAD_M.OLOGICE3_CLKDIV_to_OLOGICE3.CLKDIV" output="OLOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLK" name="BLK-TL-IOPAD_M.OLOGICE3_CLK_to_OLOGICE3.CLK" output="OLOGICE3.CLK"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D1" name="BLK-TL-IOPAD_M.OLOGICE3_D1_to_OLOGICE3.D1" output="OLOGICE3.D1"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D2" name="BLK-TL-IOPAD_M.OLOGICE3_D2_to_OLOGICE3.D2" output="OLOGICE3.D2"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D3" name="BLK-TL-IOPAD_M.OLOGICE3_D3_to_OLOGICE3.D3" output="OLOGICE3.D3"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D4" name="BLK-TL-IOPAD_M.OLOGICE3_D4_to_OLOGICE3.D4" output="OLOGICE3.D4"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D5" name="BLK-TL-IOPAD_M.OLOGICE3_D5_to_OLOGICE3.D5" output="OLOGICE3.D5"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D6" name="BLK-TL-IOPAD_M.OLOGICE3_D6_to_OLOGICE3.D6" output="OLOGICE3.D6"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D7" name="BLK-TL-IOPAD_M.OLOGICE3_D7_to_OLOGICE3.D7" output="OLOGICE3.D7"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D8" name="BLK-TL-IOPAD_M.OLOGICE3_D8_to_OLOGICE3.D8" output="OLOGICE3.D8"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_OCE" name="BLK-TL-IOPAD_M.OLOGICE3_OCE_to_OLOGICE3.OCE" output="OLOGICE3.OCE"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN1" name="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN1_to_OLOGICE3.SHIFTIN1" output="OLOGICE3.SHIFTIN1"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN2" name="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN2_to_OLOGICE3.SHIFTIN2" output="OLOGICE3.SHIFTIN2"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_SR" name="BLK-TL-IOPAD_M.OLOGICE3_SR_to_OLOGICE3.SR" output="OLOGICE3.SR"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_T1" name="BLK-TL-IOPAD_M.OLOGICE3_T1_to_OLOGICE3.T1" output="OLOGICE3.T1"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_T2" name="BLK-TL-IOPAD_M.OLOGICE3_T2_to_OLOGICE3.T2" output="OLOGICE3.T2"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_T3" name="BLK-TL-IOPAD_M.OLOGICE3_T3_to_OLOGICE3.T3" output="OLOGICE3.T3"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_T4" name="BLK-TL-IOPAD_M.OLOGICE3_T4_to_OLOGICE3.T4" output="OLOGICE3.T4"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_TBYTEIN" name="BLK-TL-IOPAD_M.OLOGICE3_TBYTEIN_to_OLOGICE3.TBYTEIN" output="OLOGICE3.TBYTEIN"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_TCE" name="BLK-TL-IOPAD_M.OLOGICE3_TCE_to_OLOGICE3.TCE" output="OLOGICE3.TCE"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-IOPAD_S">
      <clock name="ILOGICE3_CLK" num_pins="1"/>
      <clock name="ILOGICE3_CLKB" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIV" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIVP" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVPSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKSEL" num_pins="1"/>
      <clock name="ILOGICE3_OCLK" num_pins="1"/>
      <clock name="ILOGICE3_OCLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLK" num_pins="1"/>
      <clock name="OLOGICE3_CLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIV" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVF" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVFB" num_pins="1"/>
      <input name="IDELAYE2_C" num_pins="1"/>
      <input name="IDELAYE2_CE" num_pins="1"/>
      <input name="IDELAYE2_CINVCTRL" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN0" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN1" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN2" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN3" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN4" num_pins="1"/>
      <input name="IDELAYE2_DATAIN" num_pins="1"/>
      <input name="IDELAYE2_IFDLY0" num_pins="1"/>
      <input name="IDELAYE2_IFDLY1" num_pins="1"/>
      <input name="IDELAYE2_IFDLY2" num_pins="1"/>
      <input name="IDELAYE2_INC" num_pins="1"/>
      <input name="IDELAYE2_LD" num_pins="1"/>
      <input name="IDELAYE2_LDPIPEEN" num_pins="1"/>
      <input name="IDELAYE2_REGRST" num_pins="1"/>
      <input name="ILOGICE3_BITSLIP" num_pins="1"/>
      <input name="ILOGICE3_CE1" num_pins="1"/>
      <input name="ILOGICE3_CE2" num_pins="1"/>
      <input name="ILOGICE3_SHIFTIN1" num_pins="1"/>
      <input name="ILOGICE3_SHIFTIN2" num_pins="1"/>
      <input name="ILOGICE3_SR" num_pins="1"/>
      <input name="IOB33S_DIFFI_IN" num_pins="1"/>
      <input name="IOB33S_DIFFO_IN" num_pins="1"/>
      <input name="IOB33S_DIFF_TERM_INT_EN" num_pins="1"/>
      <input name="IOB33S_IBUFDISABLE" num_pins="1"/>
      <input name="IOB33S_INTERMDISABLE" num_pins="1"/>
      <input name="IOB33S_KEEPER_INT_EN" num_pins="1"/>
      <input name="IOB33S_O_IN" num_pins="1"/>
      <input name="IOB33S_PD_INT_EN" num_pins="1"/>
      <input name="IOB33S_PU_INT_EN" num_pins="1"/>
      <input name="IOB33S_T_IN" num_pins="1"/>
      <input name="OLOGICE3_D1" num_pins="1"/>
      <input name="OLOGICE3_D2" num_pins="1"/>
      <input name="OLOGICE3_D3" num_pins="1"/>
      <input name="OLOGICE3_D4" num_pins="1"/>
      <input name="OLOGICE3_D5" num_pins="1"/>
      <input name="OLOGICE3_D6" num_pins="1"/>
      <input name="OLOGICE3_D7" num_pins="1"/>
      <input name="OLOGICE3_D8" num_pins="1"/>
      <input name="OLOGICE3_OCE" num_pins="1"/>
      <input name="OLOGICE3_SR" num_pins="1"/>
      <input name="OLOGICE3_T1" num_pins="1"/>
      <input name="OLOGICE3_T2" num_pins="1"/>
      <input name="OLOGICE3_T3" num_pins="1"/>
      <input name="OLOGICE3_T4" num_pins="1"/>
      <input name="OLOGICE3_TBYTEIN" num_pins="1"/>
      <input name="OLOGICE3_TCE" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT0" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT1" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT2" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT3" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT4" num_pins="1"/>
      <output name="ILOGICE3_O" num_pins="1"/>
      <output name="ILOGICE3_Q1" num_pins="1"/>
      <output name="ILOGICE3_Q2" num_pins="1"/>
      <output name="ILOGICE3_Q3" num_pins="1"/>
      <output name="ILOGICE3_Q4" num_pins="1"/>
      <output name="ILOGICE3_Q5" num_pins="1"/>
      <output name="ILOGICE3_Q6" num_pins="1"/>
      <output name="ILOGICE3_Q7" num_pins="1"/>
      <output name="ILOGICE3_Q8" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="IOB33S_DIFFO_OUT" num_pins="1"/>
      <output name="IOB33S_O_OUT" num_pins="1"/>
      <output name="IOB33S_PADOUT" num_pins="1"/>
      <output name="IOB33S_T_OUT" num_pins="1"/>
      <output name="OLOGICE3_IOCLKGLITCH" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="OLOGICE3_TBYTEOUT" num_pins="1"/>
      <pb_type blif_model=".subckt IDELAYE2_VPR" name="IDELAYE2" num_pb="1">
        <clock name="C" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CINVCTRL" num_pins="1"/>
        <input name="CNTVALUEIN0" num_pins="1"/>
        <input name="CNTVALUEIN1" num_pins="1"/>
        <input name="CNTVALUEIN2" num_pins="1"/>
        <input name="CNTVALUEIN3" num_pins="1"/>
        <input name="CNTVALUEIN4" num_pins="1"/>
        <input name="DATAIN" num_pins="1"/>
        <input name="IDATAIN" num_pins="1"/>
        <input name="INC" num_pins="1"/>
        <input name="LD" num_pins="1"/>
        <input name="LDPIPEEN" num_pins="1"/>
        <input name="REGRST" num_pins="1"/>
        <output name="CNTVALUEOUT0" num_pins="1"/>
        <output name="CNTVALUEOUT1" num_pins="1"/>
        <output name="CNTVALUEOUT2" num_pins="1"/>
        <output name="CNTVALUEOUT3" num_pins="1"/>
        <output name="CNTVALUEOUT4" num_pins="1"/>
        <output name="DATAOUT" num_pins="1"/>
        <T_setup clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{IDELAY}</meta>
          <meta name="fasm_params">
      IN_USE = IN_USE
      IDELAY_VALUE[4:0] = IDELAY_VALUE

      ZIDELAY_VALUE[4:0] = ZIDELAY_VALUE

      IS_DATAIN_INVERTED = IS_DATAIN_INVERTED
      IS_IDATAIN_INVERTED = IS_IDATAIN_INVERTED

      PIPE_SEL = PIPE_SEL
      CINVCTRL_SEL = CINVCTRL_SEL

      HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE

      IDELAY_TYPE_FIXED = IDELAY_TYPE_FIXED
      IDELAY_TYPE_VAR_LOAD = IDELAY_TYPE_VAR_LOAD
      IDELAY_TYPE_VARIABLE = IDELAY_TYPE_VARIABLE

      DELAY_SRC_DATAIN = DELAY_SRC_DATAIN
      DELAY_SRC_IDATAIN = DELAY_SRC_IDATAIN
    </meta>
        </metadata>
      </pb_type>
      <pb_type name="ILOGICE3" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <clock name="CLKB" num_pins="1"/>
        <clock name="CLKDIV" num_pins="1"/>
        <clock name="CLKDIVP" num_pins="1"/>
        <clock name="OCLK" num_pins="1"/>
        <clock name="OCLKB" num_pins="1"/>
        <input name="BITSLIP" num_pins="1"/>
        <input name="CE1" num_pins="1"/>
        <input name="CE2" num_pins="1"/>
        <input name="D" num_pins="1"/>
        <input name="DDLY" num_pins="1"/>
        <input name="DYNCLKDIVPSEL" num_pins="1"/>
        <input name="DYNCLKDIVSEL" num_pins="1"/>
        <input name="DYNCLKSEL" num_pins="1"/>
        <input name="OFB" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="TFB" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <output name="Q1" num_pins="1"/>
        <output name="Q2" num_pins="1"/>
        <output name="Q3" num_pins="1"/>
        <output name="Q4" num_pins="1"/>
        <output name="Q5" num_pins="1"/>
        <output name="Q6" num_pins="1"/>
        <output name="Q7" num_pins="1"/>
        <output name="Q8" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <mode name="PASS_THROUGH">
          <interconnect>
            <direct input="ILOGICE3.D" name="D_O" output="ILOGICE3.O">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.D : ZINV_D
          </meta>
              </metadata>
            </direct>
          </interconnect>
        </mode>
        <mode name="ISERDES_NO_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_NO_IDELAY_VPR" name="ISERDESE2_NO_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.D" max="1.2900000000000002e-10" out_port="ISERDESE2_NO_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.D" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="-3.500000000000001e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="1.43e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <!-- TODO: Some features are named after the IFF site, but do enable functionalities for the ISERDES -->
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">

          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_NO_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_NO_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_NO_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_NO_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_NO_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_NO_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_NO_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_NO_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_NO_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_NO_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_NO_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_NO_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_NO_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_NO_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_NO_IDELAY.CLK"/>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_NO_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.D" name="D" output="ISERDESE2_NO_IDELAY.D">
              <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
            </direct>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_NO_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_NO_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_NO_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_NO_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_NO_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_NO_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_NO_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ISERDES_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_IDELAY_VPR" name="ISERDESE2_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="DDLY" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_IDELAY.DDLY" max="1.3800000000000001e-10" out_port="ISERDESE2_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.DDLY" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="-3.4000000000000005e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="1.42e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">
          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_IDELAY.CLK"/>
            <direct input="ILOGICE3.DDLY" name="DDLY" output="ISERDESE2_IDELAY.DDLY">
              <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
            </direct>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ILOGIC">
          <pb_type blif_model=".subckt IDDR_VPR" name="IFF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <clock name="CKB" num_pins="1"/>
            <input name="CE" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <T_setup clock="CK" port="IFF.D" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.D" value="2.2e-11"/>
            <T_setup clock="CK" port="IFF.CE" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.CE" value="2.2e-11"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q1" min="1.87e-10"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q2" min="1.87e-10"/>
            <metadata>
              <meta name="fasm_features">
          IDDR.IN_USE
        </meta>
              <meta name="fasm_params">
          ZINV_D = ZINV_D
          IFF.ZINV_C = ZINV_C
          IFF.SRTYPE.SYNC = SRTYPE_SYNC
          IFF.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE = OPPOSITE_EDGE
          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4
          IFF.ZSRVAL_Q1 = ZSRVAL_Q12
          IFF.ZSRVAL_Q2 = ZSRVAL_Q12
          IFF.ZSRVAL_Q3 = ZSRVAL_Q34
          IFF.ZSRVAL_Q4 = ZSRVAL_Q34
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <!-- Input connections -->
            <!-- Output connections -->
            <!-- NOTE: There is a connection from ILOGICE3.D/ILOGICE3.DDLY bypassing
           the IDDR but it goes through an inverter controlled by it. Hence it
           is disabled -->
            <direct input="ILOGICE3.CE1" name="ILOGICE3.CE1_to_IFF.CE" output="IFF.CE"/>
            <direct input="ILOGICE3.CLKB" name="ILOGICE3.CLKB_to_IFF.CKB" output="IFF.CKB"/>
            <direct input="ILOGICE3.CLK" name="ILOGICE3.CLK_to_IFF.CK" output="IFF.CK"/>
            <mux input="ILOGICE3.DDLY ILOGICE3.D" name="IFFDELMUX" output="IFF.D">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.DDLY : IFFDELMUXE3.P0
            ILOGICE3.D : NULL
          </meta>
              </metadata>
              <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.D" out_port="IFF.D"/>
              <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.DDLY" out_port="IFF.D"/>
            </mux>
            <direct input="ILOGICE3.SR" name="ILOGICE3.SR_to_IFF.SR" output="IFF.SR"/>
            <direct input="IFF.Q1" name="IFF.Q1_to_ILOGICE3.Q1" output="ILOGICE3.Q1"/>
            <direct input="IFF.Q2" name="IFF.Q2_to_ILOGICE3.Q2" output="ILOGICE3.Q2"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{ILOGIC}</meta>
        </metadata>
      </pb_type>
      <pb_type name="IOB33S" num_pb="1">
        <input name="DIFFI_IN" num_pins="1"/>
        <input name="DIFFO_IN" num_pins="1"/>
        <input name="IBUFDISABLE" num_pins="1"/>
        <input name="INTERMDISABLE" num_pins="1"/>
        <input name="KEEPER_INT_EN" num_pins="1"/>
        <input name="O" num_pins="1"/>
        <input name="PD_INT_EN" num_pins="1"/>
        <input name="PU_INT_EN" num_pins="1"/>
        <input name="T" num_pins="1"/>
        <output name="DIFFO_OUT" num_pins="1"/>
        <output name="I" num_pins="1"/>
        <output name="O_OUT" num_pins="1"/>
        <output name="PADOUT" num_pins="1"/>
        <output name="T_OUT" num_pins="1"/>
        <pb_type name="IOB33_MODES" num_pb="1">
          <input name="DIFFI_IN" num_pins="1"/>
          <input name="DIFFO_IN" num_pins="1"/>
          <input name="IBUFDISABLE" num_pins="1"/>
          <input name="INTERMDISABLE" num_pins="1"/>
          <input name="KEEPER_INT_EN" num_pins="1"/>
          <input name="O" num_pins="1"/>
          <input name="PD_INT_EN" num_pins="1"/>
          <input name="PU_INT_EN" num_pins="1"/>
          <input name="T" num_pins="1"/>
          <output name="DIFFO_OUT" num_pins="1"/>
          <output name="I" num_pins="1"/>
          <output name="O_OUT" num_pins="1"/>
          <output name="PADOUT" num_pins="1"/>
          <output name="T_OUT" num_pins="1"/>
          <mode name="NO_IBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="I" output="IOB33_MODES.I">
                <metadata>
                  <meta name="fasm_mux">
          inpad.inpad : LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY,LVCMOS25_LVCMOS33_LVTTL.IN,PULLTYPE.NONE
        </meta>
                </metadata>
                <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="NO_OBUF">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="O" output="outpad.outpad">
                <metadata>
                  <meta name="fasm_mux">
          IOB33_MODES.O : PULLTYPE.NONE,LVCMOS33_LVTTL.DRIVE.I12_I16,LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
        </meta>
                </metadata>
                <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IBUF">
            <pb_type blif_model=".subckt IBUF_VPR" name="IBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IBUF_VPR.I" max="10e-12" out_port="IBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="inpat.inpad_to_IBUF_VPR.I" output="IBUF_VPR.I">
                <pack_pattern in_port="inpad.inpad" name="inpad_to_IBUF" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
              </direct>
              <direct input="IBUF_VPR.O" name="IBUF_VPR.O_to_IOB33_MODES.I" output="IOB33_MODES.I">
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_S" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_S" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="OBUFT">
            <pb_type blif_model=".subckt OBUFT_VPR" name="OBUFT_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="OBUFT_VPR.I" max="10e-12" out_port="OBUFT_VPR.O"/>
              <delay_constant in_port="OBUFT_VPR.T" max="10e-12" out_port="OBUFT_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="IOB33_MODES.O_to_OBUFT_VPR.I" output="OBUFT_VPR.I">
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="IOB33_MODES.T_to_OBUFT_VPR.T" output="OBUFT_VPR.T">
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
              </direct>
              <direct input="OBUFT_VPR.O" name="OBUFT_VPR.O_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="OBUFT_VPR.O" name="OBUFT_to_outpad" out_port="outpad.outpad"/>
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IOBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt IOBUF_VPR" name="IOBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="IOPAD_$inp" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="IOPAD_$out" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IOBUF_VPR.I" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.T" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.IOPAD_$inp" max="10e-12" out_port="IOBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOBUF_VPR.O" name="I_to_IOBUF_VPR.O" output="IOB33_MODES.I">
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
              <direct input="inpad.inpad" name="inpad.inpad_to_IOBUF_VPR.IOPAD_$inp" output="IOBUF_VPR.IOPAD_$inp">
                <pack_pattern in_port="inpad.inpad" name="IOBUF_VPR_to_PAD" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
              </direct>
              <direct input="IOB33_MODES.O" name="O_to_IOBUF_VPR.I" output="IOBUF_VPR.I">
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="IOBUF_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="T_to_IOBUF_VPR.T" output="IOBUF_VPR.T"/>
              <direct input="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR.IOPAD_$out_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR_to_PAD" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="OBUFTDS_S">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt OBUFTDS_S_VPR" name="OBUFTDS_S_VPR" num_pb="1">
              <input name="IB" num_pins="1"/>
              <output name="OB" num_pins="1"/>
              <delay_constant in_port="OBUFTDS_S_VPR.IB" max="10e-12" out_port="OBUFTDS_S_VPR.OB"/>
              <metadata>
                <meta name="fasm_params">
            LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
            LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
            LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
            SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
            SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
            IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
            IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
            IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
            PULLTYPE.PULLUP = PULLTYPE_PULLUP
            PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
            PULLTYPE.NONE = PULLTYPE_NONE
            PULLTYPE.KEEPER = PULLTYPE_KEEPER
          </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.DIFFO_IN" name="DIFFO_IN" output="OBUFTDS_S_VPR.IB"/>
              <direct input="OBUFTDS_S_VPR.OB" name="O" output="outpad.outpad">
                <pack_pattern in_port="OBUFTDS_S_VPR.OB" name="OBUFTDS_S_to_outpad" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IOBUFDS_S">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt IOBUFDS_S_VPR" name="IOBUFDS_S_VPR" num_pb="1">
              <input name="IB" num_pins="1"/>
              <input name="IOPAD_$inp" num_pins="1"/>
              <output name="IOPAD_$out" num_pins="1"/>
              <output name="OB" num_pins="1"/>
              <delay_constant in_port="IOBUFDS_S_VPR.IB" max="10e-12" out_port="IOBUFDS_S_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUFDS_S_VPR.IOPAD_$inp" max="10e-12" out_port="IOBUFDS_S_VPR.OB"/>
              <metadata>
                <meta name="fasm_params">
            LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
            LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
            LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
            SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
            LVDS_25_SSTL135_SSTL15.IN_DIFF = LVDS_25_SSTL135_SSTL15_IN_DIFF
            SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
            IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
            IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
            IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
            PULLTYPE.PULLUP = PULLTYPE_PULLUP
            PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
            PULLTYPE.NONE = PULLTYPE_NONE
            PULLTYPE.KEEPER = PULLTYPE_KEEPER
          </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOBUFDS_S_VPR.OB" name="OB" output="IOB33_MODES.PADOUT"/>
              <direct input="IOB33_MODES.DIFFO_IN" name="IB" output="IOBUFDS_S_VPR.IB"/>
              <direct input="inpad.inpad" name="IOPAD_$inp" output="IOBUFDS_S_VPR.IOPAD_$inp">
                <pack_pattern in_port="inpad.inpad" name="IOBUFDS_S_VPR_to_PAD" out_port="IOBUFDS_S_VPR.IOPAD_$inp"/>
              </direct>
              <direct input="IOBUFDS_S_VPR.IOPAD_$out" name="IOPAD_$out" output="outpad.outpad">
                <pack_pattern in_port="IOBUFDS_S_VPR.IOPAD_$out" name="IOBUFDS_S_VPR_to_PAD" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <direct input="IOB33_MODES.DIFFO_OUT" name="DIFFO_OUT" output="IOB33S.DIFFO_OUT"/>
          <direct input="IOB33_MODES.I" name="I" output="IOB33S.I">
            <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
          </direct>
          <direct input="IOB33_MODES.O_OUT" name="O_OUT" output="IOB33S.O_OUT"/>
          <direct input="IOB33_MODES.PADOUT" name="PADOUT" output="IOB33S.PADOUT"/>
          <direct input="IOB33_MODES.T_OUT" name="T_OUT" output="IOB33S.T_OUT"/>
          <direct input="IOB33S.DIFFI_IN" name="DIFFI_IN" output="IOB33_MODES.DIFFI_IN"/>
          <direct input="IOB33S.DIFFO_IN" name="DIFFO_IN" output="IOB33_MODES.DIFFO_IN"/>
          <direct input="IOB33S.IBUFDISABLE" name="IBUFDISABLE" output="IOB33_MODES.IBUFDISABLE"/>
          <direct input="IOB33S.INTERMDISABLE" name="INTERMDISABLE" output="IOB33_MODES.INTERMDISABLE"/>
          <direct input="IOB33S.KEEPER_INT_EN" name="KEEPER_INT_EN" output="IOB33_MODES.KEEPER_INT_EN"/>
          <direct input="IOB33S.O" name="O" output="IOB33_MODES.O">
            <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
          </direct>
          <direct input="IOB33S.PD_INT_EN" name="PD_INT_EN" output="IOB33_MODES.PD_INT_EN"/>
          <direct input="IOB33S.PU_INT_EN" name="PU_INT_EN" output="IOB33_MODES.PU_INT_EN"/>
          <direct input="IOB33S.T" name="T" output="IOB33_MODES.T">
            <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33S.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33S.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33S.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33S.T" out_port="IOB33_MODES.T"/>
          </direct>
        </interconnect>
        <metadata>
          <meta name="fasm_prefix">{IOB_TILE}.{IOB}</meta>
        </metadata>
      </pb_type>
      <pb_type name="OLOGICE3" num_pb="1">
        <input name="CLK" num_pins="1"/>
        <input name="CLKB" num_pins="1"/>
        <input name="CLKDIV" num_pins="1"/>
        <input name="CLKDIVB" num_pins="1"/>
        <input name="CLKDIVF" num_pins="1"/>
        <input name="CLKDIVFB" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="D7" num_pins="1"/>
        <input name="D8" num_pins="1"/>
        <input name="OCE" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="T1" num_pins="1"/>
        <input name="T2" num_pins="1"/>
        <input name="T3" num_pins="1"/>
        <input name="T4" num_pins="1"/>
        <input name="TBYTEIN" num_pins="1"/>
        <input name="TCE" num_pins="1"/>
        <output name="IOCLKGLITCH" num_pins="1"/>
        <output name="OFB" num_pins="1"/>
        <output name="OQ" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <output name="TBYTEOUT" num_pins="1"/>
        <output name="TFB" num_pins="1"/>
        <output name="TQ" num_pins="1"/>
        <mode name="OLOGIC">
          <!-- ODDR for T or passthrough -->
          <pb_type name="OLOGIC_TFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_TFF.T1" name="T1_to_TQ" output="OLOGIC_TFF.TQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_TFF.T1 : ZINV_T1,OSERDES.DATA_RATE_TQ.BUF
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="T_INV">
              <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
                <input name="TI" num_pins="1"/>
                <output name="TO" num_pins="1"/>
                <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.BUF
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="T_INV.TO" name="TO" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                </direct>
                <direct input="OLOGIC_TFF.T1" name="TI" output="T_INV.TI"/>
              </interconnect>
            </mode>
            <mode name="ODDR_TQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_TQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_TQ.CE" value="5.05e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.CE" value="-6.800000000000001e-11"/>
                <T_setup clock="CK" port="ODDR_TQ.D1" value="8.85e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D1" value="-3.02e-10"/>
                <T_setup clock="CK" port="ODDR_TQ.D2" value="7.880000000000001e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D2" value="-3.02e-10"/>
                <T_clock_to_Q clock="CK" max="5.520000000000001e-10" port="ODDR_TQ.Q" min="1.92e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.DDR
              TDDR.SRUSED
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              ZINV_T1 = ZINV_D1
              ZINV_T2 = ZINV_D2
              OSERDES.TSRTYPE.SYNC = SRTYPE_SYNC
              ZINIT_TQ = ZINIT_Q
              ZSRVAL_TQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_TFF.TCE" name="OLOGIC_TFF.TCE_to_ODDR.CE" output="ODDR_TQ.CE"/>
                <direct input="OLOGIC_TFF.CLK" name="OLOGIC_TFF.CLK_to_ODDR.CK" output="ODDR_TQ.CK"/>
                <direct input="OLOGIC_TFF.T1" name="OLOGIC_TFF.T1_to_ODDR.D1" output="ODDR_TQ.D1"/>
                <direct input="OLOGIC_TFF.T2" name="OLOGIC_TFF.T2_to_ODDR.D2" output="ODDR_TQ.D2"/>
                <direct input="OLOGIC_TFF.SR" name="OLOGIC_TFF.SR_to_ODDR.SR" output="ODDR_TQ.SR"/>
                <direct input="ODDR_TQ.Q" name="ODDR.Q_to_OLOGIC_TFF.TQ" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="ODDR_TQ.Q" out_port="OLOGIC_TFF.TQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <!-- ODDR for D or passthrough -->
          <pb_type name="OLOGIC_OFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_OFF.D1" name="D1_to_OQ" output="OLOGIC_OFF.OQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_OFF.D1 : OMUX.D1,OQUSED
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="ODDR_OQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_OQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_OQ.CE" value="4.82e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.CE" value="-1.24e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D1" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D1" value="-1.6400000000000003e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D2" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D2" value="-1.6400000000000003e-10"/>
                <T_clock_to_Q clock="CK" max="4.72e-10" port="ODDR_OQ.Q" min="1.77e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OQUSED
              OSERDES.DATA_RATE_OQ.DDR
              ODDR.SRUSED
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              IS_D1_INVERTED = INV_D1
              IS_D2_INVERTED = INV_D2
              OSERDES.SRTYPE.SYNC = SRTYPE_SYNC
              ODDR.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
              ZINIT_OQ = ZINIT_Q
              ZSRVAL_OQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_OFF.OCE" name="OLOGIC_OFF.OCE_to_ODDR.CE" output="ODDR_OQ.CE"/>
                <direct input="OLOGIC_OFF.CLK" name="OLOGIC_OFF.CLK_to_ODDR.CK" output="ODDR_OQ.CK"/>
                <direct input="OLOGIC_OFF.D1" name="OLOGIC_OFF.D1_to_ODDR.D1" output="ODDR_OQ.D1"/>
                <direct input="OLOGIC_OFF.D2" name="OLOGIC_OFF.D2_to_ODDR.D2" output="ODDR_OQ.D2"/>
                <direct input="OLOGIC_OFF.SR" name="OLOGIC_OFF.SR_to_ODDR.SR" output="ODDR_OQ.SR"/>
                <direct input="ODDR_OQ.Q" name="ODDR.Q_to_OLOGIC_OFF.OQ" output="OLOGIC_OFF.OQ">
                  <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <direct input="OLOGIC_OFF.OFB" name="OLOGIC_OFF.OFB_to_OLOGICE3.OFB" output="OLOGICE3.OFB"/>
            <direct input="OLOGIC_OFF.OQ" name="OLOGIC_OFF.OQ_to_OLOGICE3.OQ" output="OLOGICE3.OQ">
              <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OLOGIC_TFF.TFB" name="OLOGIC_TFF.TFB_to_OLOGICE3.TFB" output="OLOGICE3.TFB"/>
            <direct input="OLOGIC_TFF.TQ" name="OLOGIC_TFF.TQ_to_OLOGICE3.TQ" output="OLOGICE3.TQ">
              <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
            </direct>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_OFF.CLK" output="OLOGIC_OFF.CLK"/>
            <direct input="OLOGICE3.D1" name="OLOGICE3.D1_to_OLOGIC_OFF.D1" output="OLOGIC_OFF.D1"/>
            <direct input="OLOGICE3.D2" name="OLOGICE3.D2_to_OLOGIC_OFF.D2" output="OLOGIC_OFF.D2"/>
            <direct input="OLOGICE3.OCE" name="OLOGICE3.OCE_to_OLOGIC_OFF.OCE" output="OLOGIC_OFF.OCE"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_OFF.SR" output="OLOGIC_OFF.SR"/>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_TFF.CLK" output="OLOGIC_TFF.CLK"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_TFF.SR" output="OLOGIC_TFF.SR"/>
            <direct input="OLOGICE3.T1" name="OLOGICE3.T1_to_OLOGIC_TFF.T1" output="OLOGIC_TFF.T1"/>
            <direct input="OLOGICE3.T2" name="OLOGICE3.T2_to_OLOGIC_TFF.T2" output="OLOGIC_TFF.T2"/>
            <direct input="OLOGICE3.TCE" name="OLOGICE3.TCE_to_OLOGIC_TFF.TCE" output="OLOGIC_TFF.TCE"/>
          </interconnect>
        </mode>
        <mode name="OSERDES">
          <pb_type blif_model=".subckt OSERDESE2_VPR" name="OSERDESE2" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="D3" num_pins="1"/>
            <input name="D4" num_pins="1"/>
            <input name="D5" num_pins="1"/>
            <input name="D6" num_pins="1"/>
            <input name="D7" num_pins="1"/>
            <input name="D8" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="T3" num_pins="1"/>
            <input name="T4" num_pins="1"/>
            <input name="TBYTEIN" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="IOCLKGLITCH" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <output name="TBYTEOUT" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <delay_constant in_port="OSERDESE2.T1" max="0.0" out_port="OSERDESE2.TBYTEOUT" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OFB" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OQ" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TFB" min="1.92e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TQ" min="1.92e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="5.67e-10" port="OSERDESE2.IOCLKGLITCH" min="1.9600000000000002e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D1" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D1" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D2" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D2" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D3" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D3" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D4" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D4" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D5" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D5" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D6" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D6" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D7" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D7" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D8" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D8" value="-7.3e-11"/>
            <T_clock_to_Q clock="CLKDIV" max="0.0" port="OSERDESE2.T1" min="0.0"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T1" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T1" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T2" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T2" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T3" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T3" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T4" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T4" value="-1.85e-10"/>
            <T_setup clock="CLK" port="OSERDESE2.OCE" value="5.04e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.OCE" value="-5.9e-11"/>
            <T_setup clock="CLK" port="OSERDESE2.TCE" value="5.05e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.TCE" value="-6.800000000000001e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.RST" value="8.490000000000001e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.RST" value="-4.000000000000001e-12"/>
            <metadata>
              <meta name="fasm_features">
          OSERDES.IN_USE
          OSERDES.SRTYPE.SYNC
          OSERDES.TSRTYPE.SYNC
          ODDR.DDR_CLK_EDGE.SAME_EDGE
          OQUSED
          ODDR.SRUSED
        </meta>
              <meta name="fasm_params">
          OSERDES.SERDES_MODE.SLAVE = SERDES_MODE_SLAVE

          OSERDES.TRISTATE_WIDTH.W4 = TRISTATE_WIDTH_W4

          OSERDES.DATA_RATE_OQ.DDR = DATA_RATE_OQ_DDR
          OSERDES.DATA_RATE_OQ.SDR = DATA_RATE_OQ_SDR
          OSERDES.DATA_RATE_TQ.BUF = DATA_RATE_TQ_BUF
          OSERDES.DATA_RATE_TQ.DDR = DATA_RATE_TQ_DDR
          OSERDES.DATA_RATE_TQ.SDR = DATA_RATE_TQ_SDR
          TDDR.SRUSED = TQ_USED

          OSERDES.DATA_WIDTH.SDR.W2 = DATA_WIDTH_SDR_W2
          OSERDES.DATA_WIDTH.SDR.W3 = DATA_WIDTH_SDR_W3
          OSERDES.DATA_WIDTH.SDR.W4 = DATA_WIDTH_SDR_W4
          OSERDES.DATA_WIDTH.SDR.W5 = DATA_WIDTH_SDR_W5
          OSERDES.DATA_WIDTH.SDR.W6 = DATA_WIDTH_SDR_W6
          OSERDES.DATA_WIDTH.SDR.W7 = DATA_WIDTH_SDR_W7
          OSERDES.DATA_WIDTH.SDR.W8 = DATA_WIDTH_SDR_W8

          OSERDES.DATA_WIDTH.DDR.W4 = DATA_WIDTH_DDR_W4
          OSERDES.DATA_WIDTH.DDR.W6 = DATA_WIDTH_DDR_W6
          OSERDES.DATA_WIDTH.DDR.W8 = DATA_WIDTH_DDR_W8

          ZINIT_OQ = ZINIT_OQ
          ZINIT_TQ = ZINIT_TQ
          ZINV_CLK = ZINV_CLK
          ZSRVAL_OQ = ZSRVAL_OQ
          ZSRVAL_TQ = ZSRVAL_TQ

          ZINV_T1 = ZINV_T1
          ZINV_T2 = ZINV_T2
          ZINV_T3 = ZINV_T3
          ZINV_T4 = ZINV_T4

          IS_D1_INVERTED = IS_D1_INVERTED
          IS_D2_INVERTED = IS_D2_INVERTED
          IS_D3_INVERTED = IS_D3_INVERTED
          IS_D4_INVERTED = IS_D4_INVERTED
          IS_D5_INVERTED = IS_D5_INVERTED
          IS_D6_INVERTED = IS_D6_INVERTED
          IS_D7_INVERTED = IS_D7_INVERTED
          IS_D8_INVERTED = IS_D8_INVERTED
        </meta>
            </metadata>
          </pb_type>
          <!-- This is a model of the inverter for T signal. It is used when the T
         net bypasses the OSERDES and is connected to const0. In that case
         the route actually goes to const1 and this inverter is used.

         Note that there are no fasm features emitted. That's because not
         emitting the ZINV_T1 feature enables the inversion.

         When the T signal is connected to the OSERDES then the inversion is
         controlled by its parameter. -->
          <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
            <input name="TI" num_pins="1"/>
            <output name="TO" num_pins="1"/>
            <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
          </pb_type>
          <interconnect>
            <!-- This is a routing mux that allows the T signal to bypass the OSERDES
           when it is in "TQ BUF" mode. This is used when the T connection is
           routed to const0, see the comment on the "T_INV" pb_type above.

           When T is connected to const0 it is being actually routed to cons1
           through the T_INV inverter and the T1 input pin. When it is connected
           to the OSERDES it is routed to the TQ output of it. -->
            <direct input="OSERDESE2.IOCLKGLITCH" name="IOCLKGLITCH" output="OLOGICE3.IOCLKGLITCH"/>
            <direct input="OSERDESE2.OFB" name="OFB" output="OLOGICE3.OFB"/>
            <direct input="OSERDESE2.OQ" name="OQ" output="OLOGICE3.OQ">
              <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_S" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_S" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OSERDESE2.SHIFTOUT1" name="SHIFTOUT1" output="OLOGICE3.SHIFTOUT1"/>
            <direct input="OSERDESE2.SHIFTOUT2" name="SHIFTOUT2" output="OLOGICE3.SHIFTOUT2"/>
            <direct input="OSERDESE2.TBYTEOUT" name="TBYTEOUT" output="OLOGICE3.TBYTEOUT"/>
            <direct input="OSERDESE2.TFB" name="TFB" output="OLOGICE3.TFB"/>
            <mux input="OSERDESE2.TQ T_INV.TO" name="TQ" output="OLOGICE3.TQ">
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="T_INV.TO" out_port="OLOGICE3.TQ"/>
            </mux>
            <direct input="OLOGICE3.CLKDIV" name="CLKDIV" output="OSERDESE2.CLKDIV"/>
            <direct input="OLOGICE3.CLK" name="CLK" output="OSERDESE2.CLK"/>
            <direct input="OLOGICE3.D1" name="D1" output="OSERDESE2.D1"/>
            <direct input="OLOGICE3.D2" name="D2" output="OSERDESE2.D2"/>
            <direct input="OLOGICE3.D3" name="D3" output="OSERDESE2.D3"/>
            <direct input="OLOGICE3.D4" name="D4" output="OSERDESE2.D4"/>
            <direct input="OLOGICE3.D5" name="D5" output="OSERDESE2.D5"/>
            <direct input="OLOGICE3.D6" name="D6" output="OSERDESE2.D6"/>
            <direct input="OLOGICE3.D7" name="D7" output="OSERDESE2.D7"/>
            <direct input="OLOGICE3.D8" name="D8" output="OSERDESE2.D8"/>
            <direct input="OLOGICE3.OCE" name="OCE" output="OSERDESE2.OCE"/>
            <direct input="OLOGICE3.SR" name="SR" output="OSERDESE2.RST"/>
            <direct input="OLOGICE3.SHIFTIN1" name="SHIFTIN1" output="OSERDESE2.SHIFTIN1"/>
            <direct input="OLOGICE3.SHIFTIN2" name="SHIFTIN2" output="OSERDESE2.SHIFTIN2"/>
            <direct input="OLOGICE3.T1" name="T1" output="OSERDESE2.T1"/>
            <direct input="OLOGICE3.T2" name="T2" output="OSERDESE2.T2"/>
            <direct input="OLOGICE3.T3" name="T3" output="OSERDESE2.T3"/>
            <direct input="OLOGICE3.T4" name="T4" output="OSERDESE2.T4"/>
            <direct input="OLOGICE3.TBYTEIN" name="TBYTEIN" output="OSERDESE2.TBYTEIN"/>
            <direct input="OLOGICE3.TCE" name="TCE" output="OSERDESE2.TCE"/>
            <direct input="OLOGICE3.T1" name="T1_to_T_INV.TI" output="T_INV.TI"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{OLOGIC}</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <direct input="IDELAYE2.CNTVALUEOUT0" name="IDELAYE2.CNTVALUEOUT0_to_BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT0" output="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT0"/>
        <direct input="IDELAYE2.CNTVALUEOUT1" name="IDELAYE2.CNTVALUEOUT1_to_BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT1" output="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT1"/>
        <direct input="IDELAYE2.CNTVALUEOUT2" name="IDELAYE2.CNTVALUEOUT2_to_BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT2" output="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT2"/>
        <direct input="IDELAYE2.CNTVALUEOUT3" name="IDELAYE2.CNTVALUEOUT3_to_BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT3" output="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT3"/>
        <direct input="IDELAYE2.CNTVALUEOUT4" name="IDELAYE2.CNTVALUEOUT4_to_BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT4" output="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT4"/>
        <direct input="ILOGICE3.O" name="ILOGICE3.O_to_BLK-TL-IOPAD_S.ILOGICE3_O" output="BLK-TL-IOPAD_S.ILOGICE3_O"/>
        <direct input="ILOGICE3.Q1" name="ILOGICE3.Q1_to_BLK-TL-IOPAD_S.ILOGICE3_Q1" output="BLK-TL-IOPAD_S.ILOGICE3_Q1"/>
        <direct input="ILOGICE3.Q2" name="ILOGICE3.Q2_to_BLK-TL-IOPAD_S.ILOGICE3_Q2" output="BLK-TL-IOPAD_S.ILOGICE3_Q2"/>
        <direct input="ILOGICE3.Q3" name="ILOGICE3.Q3_to_BLK-TL-IOPAD_S.ILOGICE3_Q3" output="BLK-TL-IOPAD_S.ILOGICE3_Q3"/>
        <direct input="ILOGICE3.Q4" name="ILOGICE3.Q4_to_BLK-TL-IOPAD_S.ILOGICE3_Q4" output="BLK-TL-IOPAD_S.ILOGICE3_Q4"/>
        <direct input="ILOGICE3.Q5" name="ILOGICE3.Q5_to_BLK-TL-IOPAD_S.ILOGICE3_Q5" output="BLK-TL-IOPAD_S.ILOGICE3_Q5"/>
        <direct input="ILOGICE3.Q6" name="ILOGICE3.Q6_to_BLK-TL-IOPAD_S.ILOGICE3_Q6" output="BLK-TL-IOPAD_S.ILOGICE3_Q6"/>
        <direct input="ILOGICE3.Q7" name="ILOGICE3.Q7_to_BLK-TL-IOPAD_S.ILOGICE3_Q7" output="BLK-TL-IOPAD_S.ILOGICE3_Q7"/>
        <direct input="ILOGICE3.Q8" name="ILOGICE3.Q8_to_BLK-TL-IOPAD_S.ILOGICE3_Q8" output="BLK-TL-IOPAD_S.ILOGICE3_Q8"/>
        <direct input="ILOGICE3.SHIFTOUT1" name="ILOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT1"/>
        <direct input="ILOGICE3.SHIFTOUT2" name="ILOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT2"/>
        <direct input="IOB33S.DIFFO_OUT" name="IOB33S.DIFFO_OUT_to_BLK-TL-IOPAD_S.IOB33S_DIFFO_OUT" output="BLK-TL-IOPAD_S.IOB33S_DIFFO_OUT"/>
        <direct input="IOB33S.O_OUT" name="IOB33S.O_OUT_to_BLK-TL-IOPAD_S.IOB33S_O_OUT" output="BLK-TL-IOPAD_S.IOB33S_O_OUT"/>
        <direct input="IOB33S.PADOUT" name="IOB33S.PADOUT_to_BLK-TL-IOPAD_S.IOB33S_PADOUT" output="BLK-TL-IOPAD_S.IOB33S_PADOUT"/>
        <direct input="IOB33S.T_OUT" name="IOB33S.T_OUT_to_BLK-TL-IOPAD_S.IOB33S_T_OUT" output="BLK-TL-IOPAD_S.IOB33S_T_OUT"/>
        <direct input="OLOGICE3.IOCLKGLITCH" name="OLOGICE3.IOCLKGLITCH_to_BLK-TL-IOPAD_S.OLOGICE3_IOCLKGLITCH" output="BLK-TL-IOPAD_S.OLOGICE3_IOCLKGLITCH"/>
        <direct input="OLOGICE3.SHIFTOUT1" name="OLOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT1"/>
        <direct input="OLOGICE3.SHIFTOUT2" name="OLOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT2"/>
        <direct input="OLOGICE3.TBYTEOUT" name="OLOGICE3.TBYTEOUT_to_BLK-TL-IOPAD_S.OLOGICE3_TBYTEOUT" output="BLK-TL-IOPAD_S.OLOGICE3_TBYTEOUT"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CE" name="BLK-TL-IOPAD_S.IDELAYE2_CE_to_IDELAYE2.CE" output="IDELAYE2.CE"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CINVCTRL" name="BLK-TL-IOPAD_S.IDELAYE2_CINVCTRL_to_IDELAYE2.CINVCTRL" output="IDELAYE2.CINVCTRL"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN0" name="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN0_to_IDELAYE2.CNTVALUEIN0" output="IDELAYE2.CNTVALUEIN0"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN1" name="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN1_to_IDELAYE2.CNTVALUEIN1" output="IDELAYE2.CNTVALUEIN1"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN2" name="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN2_to_IDELAYE2.CNTVALUEIN2" output="IDELAYE2.CNTVALUEIN2"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN3" name="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN3_to_IDELAYE2.CNTVALUEIN3" output="IDELAYE2.CNTVALUEIN3"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN4" name="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN4_to_IDELAYE2.CNTVALUEIN4" output="IDELAYE2.CNTVALUEIN4"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_C" name="BLK-TL-IOPAD_S.IDELAYE2_C_to_IDELAYE2.C" output="IDELAYE2.C"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_DATAIN" name="BLK-TL-IOPAD_S.IDELAYE2_DATAIN_to_IDELAYE2.DATAIN" output="IDELAYE2.DATAIN"/>
        <direct input="IOB33S.I" name="IOB33S.I_to_IDELAYE2.IDATAIN" output="IDELAYE2.IDATAIN">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="IDELAYE2.IDATAIN"/>
        </direct>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_INC" name="BLK-TL-IOPAD_S.IDELAYE2_INC_to_IDELAYE2.INC" output="IDELAYE2.INC"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_LDPIPEEN" name="BLK-TL-IOPAD_S.IDELAYE2_LDPIPEEN_to_IDELAYE2.LDPIPEEN" output="IDELAYE2.LDPIPEEN"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_LD" name="BLK-TL-IOPAD_S.IDELAYE2_LD_to_IDELAYE2.LD" output="IDELAYE2.LD"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_REGRST" name="BLK-TL-IOPAD_S.IDELAYE2_REGRST_to_IDELAYE2.REGRST" output="IDELAYE2.REGRST"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_BITSLIP" name="BLK-TL-IOPAD_S.ILOGICE3_BITSLIP_to_ILOGICE3.BITSLIP" output="ILOGICE3.BITSLIP"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CE1" name="BLK-TL-IOPAD_S.ILOGICE3_CE1_to_ILOGICE3.CE1" output="ILOGICE3.CE1"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CE2" name="BLK-TL-IOPAD_S.ILOGICE3_CE2_to_ILOGICE3.CE2" output="ILOGICE3.CE2"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CLKB" name="BLK-TL-IOPAD_S.ILOGICE3_CLKB_to_ILOGICE3.CLKB" output="ILOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CLKDIVP" name="BLK-TL-IOPAD_S.ILOGICE3_CLKDIVP_to_ILOGICE3.CLKDIVP" output="ILOGICE3.CLKDIVP"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CLKDIV" name="BLK-TL-IOPAD_S.ILOGICE3_CLKDIV_to_ILOGICE3.CLKDIV" output="ILOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CLK" name="BLK-TL-IOPAD_S.ILOGICE3_CLK_to_ILOGICE3.CLK" output="ILOGICE3.CLK"/>
        <direct input="IDELAYE2.DATAOUT" name="IDELAYE2.DATAOUT_to_ILOGICE3.DDLY" output="ILOGICE3.DDLY">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
        </direct>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVPSEL" name="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVPSEL_to_ILOGICE3.DYNCLKDIVPSEL" output="ILOGICE3.DYNCLKDIVPSEL"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVSEL" name="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVSEL_to_ILOGICE3.DYNCLKDIVSEL" output="ILOGICE3.DYNCLKDIVSEL"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKSEL" name="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKSEL_to_ILOGICE3.DYNCLKSEL" output="ILOGICE3.DYNCLKSEL"/>
        <direct input="IOB33S.I" name="IOB33S.I_to_ILOGICE3.D" output="ILOGICE3.D">
          <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="ILOGICE3.D"/>
        </direct>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_OCLKB" name="BLK-TL-IOPAD_S.ILOGICE3_OCLKB_to_ILOGICE3.OCLKB" output="ILOGICE3.OCLKB"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_OCLK" name="BLK-TL-IOPAD_S.ILOGICE3_OCLK_to_ILOGICE3.OCLK" output="ILOGICE3.OCLK"/>
        <direct input="OLOGICE3.OFB" name="OLOGICE3.OFB_to_ILOGICE3.OFB" output="ILOGICE3.OFB"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN1" name="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN1_to_ILOGICE3.SHIFTIN1" output="ILOGICE3.SHIFTIN1"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN2" name="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN2_to_ILOGICE3.SHIFTIN2" output="ILOGICE3.SHIFTIN2"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_SR" name="BLK-TL-IOPAD_S.ILOGICE3_SR_to_ILOGICE3.SR" output="ILOGICE3.SR"/>
        <direct input="OLOGICE3.TFB" name="OLOGICE3.TFB_to_ILOGICE3.TFB" output="ILOGICE3.TFB"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_DIFFI_IN" name="BLK-TL-IOPAD_S.IOB33S_DIFFI_IN_to_IOB33S.DIFFI_IN" output="IOB33S.DIFFI_IN"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_DIFFO_IN" name="BLK-TL-IOPAD_S.IOB33S_DIFFO_IN_to_IOB33S.DIFFO_IN" output="IOB33S.DIFFO_IN"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_IBUFDISABLE" name="BLK-TL-IOPAD_S.IOB33S_IBUFDISABLE_to_IOB33S.IBUFDISABLE" output="IOB33S.IBUFDISABLE"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_INTERMDISABLE" name="BLK-TL-IOPAD_S.IOB33S_INTERMDISABLE_to_IOB33S.INTERMDISABLE" output="IOB33S.INTERMDISABLE"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_KEEPER_INT_EN" name="BLK-TL-IOPAD_S.IOB33S_KEEPER_INT_EN_to_IOB33S.KEEPER_INT_EN" output="IOB33S.KEEPER_INT_EN"/>
        <direct input="OLOGICE3.OQ" name="OLOGICE3.OQ_to_IOB33S.O" output="IOB33S.O">
          <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
          <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
          <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
          <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
        </direct>
        <direct input="BLK-TL-IOPAD_S.IOB33S_PD_INT_EN" name="BLK-TL-IOPAD_S.IOB33S_PD_INT_EN_to_IOB33S.PD_INT_EN" output="IOB33S.PD_INT_EN"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_PU_INT_EN" name="BLK-TL-IOPAD_S.IOB33S_PU_INT_EN_to_IOB33S.PU_INT_EN" output="IOB33S.PU_INT_EN"/>
        <direct input="OLOGICE3.TQ" name="OLOGICE3.TQ_to_IOB33S.T" output="IOB33S.T">
          <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGICE3.TQ" out_port="IOB33S.T"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGICE3.TQ" out_port="IOB33S.T"/>
          <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGICE3.TQ" out_port="IOB33S.T"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="OLOGICE3.TQ" out_port="IOB33S.T"/>
        </direct>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLKB" name="BLK-TL-IOPAD_S.OLOGICE3_CLKB_to_OLOGICE3.CLKB" output="OLOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVB" name="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVB_to_OLOGICE3.CLKDIVB" output="OLOGICE3.CLKDIVB"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVFB" name="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVFB_to_OLOGICE3.CLKDIVFB" output="OLOGICE3.CLKDIVFB"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVF" name="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVF_to_OLOGICE3.CLKDIVF" output="OLOGICE3.CLKDIVF"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLKDIV" name="BLK-TL-IOPAD_S.OLOGICE3_CLKDIV_to_OLOGICE3.CLKDIV" output="OLOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLK" name="BLK-TL-IOPAD_S.OLOGICE3_CLK_to_OLOGICE3.CLK" output="OLOGICE3.CLK"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D1" name="BLK-TL-IOPAD_S.OLOGICE3_D1_to_OLOGICE3.D1" output="OLOGICE3.D1"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D2" name="BLK-TL-IOPAD_S.OLOGICE3_D2_to_OLOGICE3.D2" output="OLOGICE3.D2"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D3" name="BLK-TL-IOPAD_S.OLOGICE3_D3_to_OLOGICE3.D3" output="OLOGICE3.D3"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D4" name="BLK-TL-IOPAD_S.OLOGICE3_D4_to_OLOGICE3.D4" output="OLOGICE3.D4"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D5" name="BLK-TL-IOPAD_S.OLOGICE3_D5_to_OLOGICE3.D5" output="OLOGICE3.D5"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D6" name="BLK-TL-IOPAD_S.OLOGICE3_D6_to_OLOGICE3.D6" output="OLOGICE3.D6"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D7" name="BLK-TL-IOPAD_S.OLOGICE3_D7_to_OLOGICE3.D7" output="OLOGICE3.D7"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D8" name="BLK-TL-IOPAD_S.OLOGICE3_D8_to_OLOGICE3.D8" output="OLOGICE3.D8"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_OCE" name="BLK-TL-IOPAD_S.OLOGICE3_OCE_to_OLOGICE3.OCE" output="OLOGICE3.OCE"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_SR" name="BLK-TL-IOPAD_S.OLOGICE3_SR_to_OLOGICE3.SR" output="OLOGICE3.SR"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_T1" name="BLK-TL-IOPAD_S.OLOGICE3_T1_to_OLOGICE3.T1" output="OLOGICE3.T1"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_T2" name="BLK-TL-IOPAD_S.OLOGICE3_T2_to_OLOGICE3.T2" output="OLOGICE3.T2"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_T3" name="BLK-TL-IOPAD_S.OLOGICE3_T3_to_OLOGICE3.T3" output="OLOGICE3.T3"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_T4" name="BLK-TL-IOPAD_S.OLOGICE3_T4_to_OLOGICE3.T4" output="OLOGICE3.T4"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_TBYTEIN" name="BLK-TL-IOPAD_S.OLOGICE3_TBYTEIN_to_OLOGICE3.TBYTEIN" output="OLOGICE3.TBYTEIN"/>
        <direct input="OLOGICE3.TBYTEOUT" name="OLOGICE3.TBYTEOUT_to_OLOGICE3.TBYTEIN" output="OLOGICE3.TBYTEIN"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_TCE" name="BLK-TL-IOPAD_S.OLOGICE3_TCE_to_OLOGICE3.TCE" output="OLOGICE3.TCE"/>
      </interconnect>
    </pb_type>
    <!-- Model of BUFG group in BUFG_CLK_TOP/BOT -->
    <pb_type name="BLK-TL-BUFGCTRL">
      <clock name="I0" num_pins="1"/>
      <clock name="I1" num_pins="1"/>
      <input name="CE0" num_pins="1"/>
      <input name="CE1" num_pins="1"/>
      <input name="IGNORE0" num_pins="1"/>
      <input name="IGNORE1" num_pins="1"/>
      <input name="S0" num_pins="1"/>
      <input name="S1" num_pins="1"/>
      <output name="O" num_pins="1"/>
      <mode name="EMPTY">
        <pb_type blif_model=".latch" name="empty" num_pb="1"/>
        <interconnect/>
      </mode>
      <mode name="BUFGCTRL">
        <pb_type blif_model=".subckt BUFGCTRL_VPR" name="BUFGCTRL_VPR" num_pb="1">
          <clock name="I0" num_pins="1"/>
          <clock name="I1" num_pins="1"/>
          <input name="CE0" num_pins="1"/>
          <input name="CE1" num_pins="1"/>
          <input name="IGNORE0" num_pins="1"/>
          <input name="IGNORE1" num_pins="1"/>
          <input name="S0" num_pins="1"/>
          <input name="S1" num_pins="1"/>
          <output name="O" num_pins="1"/>
          <metadata>
            <meta name="fasm_params">
          ZPRESELECT_I0 = ZPRESELECT_I0
          ZPRESELECT_I1 = ZPRESELECT_I1
          IS_IGNORE0_INVERTED = IS_IGNORE0_INVERTED
          IS_IGNORE1_INVERTED = IS_IGNORE1_INVERTED
          ZINV_CE0 = ZINV_CE0
          ZINV_CE1 = ZINV_CE1
          ZINV_S0 = ZINV_S0
          ZINV_S1 = ZINV_S1
        </meta>
          </metadata>
        </pb_type>
        <interconnect>
          <direct input="BUFGCTRL_VPR.O" name="O" output="BLK-TL-BUFGCTRL.O"/>
          <direct input="BLK-TL-BUFGCTRL.CE0" name="CE0" output="BUFGCTRL_VPR.CE0"/>
          <direct input="BLK-TL-BUFGCTRL.CE1" name="CE1" output="BUFGCTRL_VPR.CE1"/>
          <direct input="BLK-TL-BUFGCTRL.I0" name="I0" output="BUFGCTRL_VPR.I0"/>
          <direct input="BLK-TL-BUFGCTRL.I1" name="I1" output="BUFGCTRL_VPR.I1"/>
          <direct input="BLK-TL-BUFGCTRL.IGNORE0" name="IGNORE0" output="BUFGCTRL_VPR.IGNORE0"/>
          <direct input="BLK-TL-BUFGCTRL.IGNORE1" name="IGNORE1" output="BUFGCTRL_VPR.IGNORE1"/>
          <direct input="BLK-TL-BUFGCTRL.S0" name="S0" output="BUFGCTRL_VPR.S0"/>
          <direct input="BLK-TL-BUFGCTRL.S1" name="S1" output="BUFGCTRL_VPR.S1"/>
        </interconnect>
        <metadata>
          <meta name="fasm_features">
        IN_USE
      </meta>
        </metadata>
      </mode>
    </pb_type>
    <pb_type name="BLK-TL-PLLE2_ADV">
      <clock name="PLLE2_ADV_CLKFBIN" num_pins="1"/>
      <clock name="PLLE2_ADV_CLKIN1" num_pins="1"/>
      <clock name="PLLE2_ADV_CLKIN2" num_pins="1"/>
      <clock name="PLLE2_ADV_CLKINSEL" num_pins="1"/>
      <clock name="PLLE2_ADV_DCLK" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR0" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR1" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR2" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR3" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR4" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR5" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR6" num_pins="1"/>
      <input name="PLLE2_ADV_DEN" num_pins="1"/>
      <input name="PLLE2_ADV_DI0" num_pins="1"/>
      <input name="PLLE2_ADV_DI1" num_pins="1"/>
      <input name="PLLE2_ADV_DI10" num_pins="1"/>
      <input name="PLLE2_ADV_DI11" num_pins="1"/>
      <input name="PLLE2_ADV_DI12" num_pins="1"/>
      <input name="PLLE2_ADV_DI13" num_pins="1"/>
      <input name="PLLE2_ADV_DI14" num_pins="1"/>
      <input name="PLLE2_ADV_DI15" num_pins="1"/>
      <input name="PLLE2_ADV_DI2" num_pins="1"/>
      <input name="PLLE2_ADV_DI3" num_pins="1"/>
      <input name="PLLE2_ADV_DI4" num_pins="1"/>
      <input name="PLLE2_ADV_DI5" num_pins="1"/>
      <input name="PLLE2_ADV_DI6" num_pins="1"/>
      <input name="PLLE2_ADV_DI7" num_pins="1"/>
      <input name="PLLE2_ADV_DI8" num_pins="1"/>
      <input name="PLLE2_ADV_DI9" num_pins="1"/>
      <input name="PLLE2_ADV_DWE" num_pins="1"/>
      <input name="PLLE2_ADV_PWRDWN" num_pins="1"/>
      <input name="PLLE2_ADV_RST" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN0" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN1" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN10" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN11" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN12" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN13" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN14" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN15" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN16" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN17" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN18" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN19" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN2" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN20" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN21" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN22" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN23" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN24" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN25" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN26" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN27" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN28" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN29" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN3" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN30" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN31" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN4" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN5" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN6" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN7" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN8" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN9" num_pins="1"/>
      <output name="PLLE2_ADV_CLKFBOUT" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT0" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT1" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT2" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT3" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT4" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT5" num_pins="1"/>
      <output name="PLLE2_ADV_DO0" num_pins="1"/>
      <output name="PLLE2_ADV_DO1" num_pins="1"/>
      <output name="PLLE2_ADV_DO10" num_pins="1"/>
      <output name="PLLE2_ADV_DO11" num_pins="1"/>
      <output name="PLLE2_ADV_DO12" num_pins="1"/>
      <output name="PLLE2_ADV_DO13" num_pins="1"/>
      <output name="PLLE2_ADV_DO14" num_pins="1"/>
      <output name="PLLE2_ADV_DO15" num_pins="1"/>
      <output name="PLLE2_ADV_DO2" num_pins="1"/>
      <output name="PLLE2_ADV_DO3" num_pins="1"/>
      <output name="PLLE2_ADV_DO4" num_pins="1"/>
      <output name="PLLE2_ADV_DO5" num_pins="1"/>
      <output name="PLLE2_ADV_DO6" num_pins="1"/>
      <output name="PLLE2_ADV_DO7" num_pins="1"/>
      <output name="PLLE2_ADV_DO8" num_pins="1"/>
      <output name="PLLE2_ADV_DO9" num_pins="1"/>
      <output name="PLLE2_ADV_DRDY" num_pins="1"/>
      <output name="PLLE2_ADV_LOCKED" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT0" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT1" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT10" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT11" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT12" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT13" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT14" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT15" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT16" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT17" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT18" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT19" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT2" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT20" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT21" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT22" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT23" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT24" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT25" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT26" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT27" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT28" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT29" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT3" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT30" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT31" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT32" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT33" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT34" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT35" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT36" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT37" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT38" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT39" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT4" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT40" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT41" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT42" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT43" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT44" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT45" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT46" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT47" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT48" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT49" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT5" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT50" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT51" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT52" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT53" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT54" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT55" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT56" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT57" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT58" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT59" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT6" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT60" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT61" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT62" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT63" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT7" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT8" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT9" num_pins="1"/>
      <output name="PLLE2_ADV_TMUXOUT" num_pins="1"/>
      <pb_type blif_model=".subckt PLLE2_ADV_VPR" name="PLLE2_ADV" num_pb="1">
        <clock name="CLKFBIN" num_pins="1"/>
        <clock name="CLKIN1" num_pins="1"/>
        <clock name="CLKIN2" num_pins="1"/>
        <clock name="DCLK" num_pins="1"/>
        <input name="CLKINSEL" num_pins="1"/>
        <input name="DADDR" num_pins="7"/>
        <input name="DEN" num_pins="1"/>
        <input name="DI" num_pins="16"/>
        <input name="DWE" num_pins="1"/>
        <input name="PWRDWN" num_pins="1"/>
        <input name="RST" num_pins="1"/>
        <output name="CLKFBOUT" num_pins="1"/>
        <output name="CLKOUT0" num_pins="1"/>
        <output name="CLKOUT1" num_pins="1"/>
        <output name="CLKOUT2" num_pins="1"/>
        <output name="CLKOUT3" num_pins="1"/>
        <output name="CLKOUT4" num_pins="1"/>
        <output name="CLKOUT5" num_pins="1"/>
        <output name="DO" num_pins="16"/>
        <output name="DRDY" num_pins="1"/>
        <output name="LOCKED" num_pins="1"/>
        <delay_constant in_port="PLLE2_ADV.RST" max="3.0000000000000004e-09" out_port="PLLE2_ADV.LOCKED" min="3.0000000000000004e-09"/>
        <T_setup clock="DCLK" port="PLLE2_ADV.DEN" value="2.29e-09"/>
        <T_hold clock="DCLK" port="PLLE2_ADV.DEN" value="0.0"/>
        <T_setup clock="DCLK" port="PLLE2_ADV.DWE" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="PLLE2_ADV.DWE" value="1.41e-10"/>
        <T_setup clock="DCLK" port="PLLE2_ADV.DADDR" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="PLLE2_ADV.DADDR" value="1.41e-10"/>
        <T_setup clock="DCLK" port="PLLE2_ADV.DI" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="PLLE2_ADV.DI" value="1.41e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="PLLE2_ADV.DO" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="9.840000000000001e-10" port="PLLE2_ADV.DRDY" min="2.86e-10"/>
        <metadata>
          <meta name="fasm_prefix">
      PLLE2_ADV
    </meta>
          <meta name="fasm_features">
      IN_USE
      COMPENSATION.Z_ZHOLD_OR_CLKIN_BUF
    </meta>
          <meta name="fasm_params">
      INV_CLKINSEL = INV_CLKINSEL
      ZINV_PWRDWN = ZINV_PWRDWN
      ZINV_RST = ZINV_RST
      STARTUP_WAIT = STARTUP_WAIT
      DIVCLK_DIVCLK_HIGH_TIME[5:0] = DIVCLK_DIVCLK_HIGH_TIME
      DIVCLK_DIVCLK_LOW_TIME[5:0] = DIVCLK_DIVCLK_LOW_TIME
      DIVCLK_DIVCLK_NO_COUNT = DIVCLK_DIVCLK_NO_COUNT
      DIVCLK_DIVCLK_EDGE = DIVCLK_DIVCLK_EDGE
      TABLE[9:0] = TABLE
      LKTABLE[39:0] = LKTABLE
      POWER_REG_POWER_REG_POWER_REG[15:0] = POWER_REG
      FILTREG1_RESERVED[11:0] = FILTREG1_RESERVED
      FILTREG2_RESERVED[9:0] = FILTREG2_RESERVED
      LOCKREG1_RESERVED[5:0] = LOCKREG1_RESERVED
      LOCKREG2_RESERVED = LOCKREG2_RESERVED
      LOCKREG3_RESERVED = LOCKREG3_RESERVED
      CLKFBOUT_CLKOUT1_HIGH_TIME[5:0] = CLKFBOUT_CLKOUT1_HIGH_TIME
      CLKFBOUT_CLKOUT1_LOW_TIME[5:0] = CLKFBOUT_CLKOUT1_LOW_TIME
      CLKFBOUT_CLKOUT1_OUTPUT_ENABLE = CLKFBOUT_CLKOUT1_OUTPUT_ENABLE
      CLKFBOUT_CLKOUT1_PHASE_MUX[2:0] = CLKFBOUT_CLKOUT1_PHASE_MUX
      CLKFBOUT_CLKOUT2_DELAY_TIME[5:0] = CLKFBOUT_CLKOUT2_DELAY_TIME
      CLKFBOUT_CLKOUT2_EDGE = CLKFBOUT_CLKOUT2_EDGE
      CLKFBOUT_CLKOUT2_FRAC[2:0] = CLKFBOUT_CLKOUT2_FRAC
      CLKFBOUT_CLKOUT2_FRAC_EN = CLKFBOUT_CLKOUT2_FRAC_EN
      CLKFBOUT_CLKOUT2_FRAC_WF_R = CLKFBOUT_CLKOUT2_FRAC_WF_R
      CLKFBOUT_CLKOUT2_NO_COUNT = CLKFBOUT_CLKOUT2_NO_COUNT
      CLKOUT0_CLKOUT1_HIGH_TIME[5:0] = CLKOUT0_CLKOUT1_HIGH_TIME
      CLKOUT0_CLKOUT1_LOW_TIME[5:0] = CLKOUT0_CLKOUT1_LOW_TIME
      CLKOUT0_CLKOUT1_OUTPUT_ENABLE = CLKOUT0_CLKOUT1_OUTPUT_ENABLE
      CLKOUT0_CLKOUT1_PHASE_MUX[2:0] = CLKOUT0_CLKOUT1_PHASE_MUX
      CLKOUT0_CLKOUT2_DELAY_TIME[5:0] = CLKOUT0_CLKOUT2_DELAY_TIME
      CLKOUT0_CLKOUT2_EDGE = CLKOUT0_CLKOUT2_EDGE
      CLKOUT0_CLKOUT2_FRAC[2:0] = CLKOUT0_CLKOUT2_FRAC
      CLKOUT0_CLKOUT2_FRAC_EN = CLKOUT0_CLKOUT2_FRAC_EN
      CLKOUT0_CLKOUT2_FRAC_WF_R = CLKOUT0_CLKOUT2_FRAC_WF_R
      CLKOUT0_CLKOUT2_NO_COUNT = CLKOUT0_CLKOUT2_NO_COUNT
      CLKOUT1_CLKOUT1_HIGH_TIME[5:0] = CLKOUT1_CLKOUT1_HIGH_TIME
      CLKOUT1_CLKOUT1_LOW_TIME[5:0] = CLKOUT1_CLKOUT1_LOW_TIME
      CLKOUT1_CLKOUT1_OUTPUT_ENABLE = CLKOUT1_CLKOUT1_OUTPUT_ENABLE
      CLKOUT1_CLKOUT1_PHASE_MUX[2:0] = CLKOUT1_CLKOUT1_PHASE_MUX
      CLKOUT1_CLKOUT2_DELAY_TIME[5:0] = CLKOUT1_CLKOUT2_DELAY_TIME
      CLKOUT1_CLKOUT2_EDGE = CLKOUT1_CLKOUT2_EDGE
      CLKOUT1_CLKOUT2_FRAC[2:0] = CLKOUT1_CLKOUT2_FRAC
      CLKOUT1_CLKOUT2_FRAC_EN = CLKOUT1_CLKOUT2_FRAC_EN
      CLKOUT1_CLKOUT2_FRAC_WF_R = CLKOUT1_CLKOUT2_FRAC_WF_R
      CLKOUT1_CLKOUT2_NO_COUNT = CLKOUT1_CLKOUT2_NO_COUNT
      CLKOUT2_CLKOUT1_HIGH_TIME[5:0] = CLKOUT2_CLKOUT1_HIGH_TIME
      CLKOUT2_CLKOUT1_LOW_TIME[5:0] = CLKOUT2_CLKOUT1_LOW_TIME
      CLKOUT2_CLKOUT1_OUTPUT_ENABLE = CLKOUT2_CLKOUT1_OUTPUT_ENABLE
      CLKOUT2_CLKOUT1_PHASE_MUX[2:0] = CLKOUT2_CLKOUT1_PHASE_MUX
      CLKOUT2_CLKOUT2_DELAY_TIME[5:0] = CLKOUT2_CLKOUT2_DELAY_TIME
      CLKOUT2_CLKOUT2_EDGE = CLKOUT2_CLKOUT2_EDGE
      CLKOUT2_CLKOUT2_FRAC[2:0] = CLKOUT2_CLKOUT2_FRAC
      CLKOUT2_CLKOUT2_FRAC_EN = CLKOUT2_CLKOUT2_FRAC_EN
      CLKOUT2_CLKOUT2_FRAC_WF_R = CLKOUT2_CLKOUT2_FRAC_WF_R
      CLKOUT2_CLKOUT2_NO_COUNT = CLKOUT2_CLKOUT2_NO_COUNT
      CLKOUT3_CLKOUT1_HIGH_TIME[5:0] = CLKOUT3_CLKOUT1_HIGH_TIME
      CLKOUT3_CLKOUT1_LOW_TIME[5:0] = CLKOUT3_CLKOUT1_LOW_TIME
      CLKOUT3_CLKOUT1_OUTPUT_ENABLE = CLKOUT3_CLKOUT1_OUTPUT_ENABLE
      CLKOUT3_CLKOUT1_PHASE_MUX[2:0] = CLKOUT3_CLKOUT1_PHASE_MUX
      CLKOUT3_CLKOUT2_DELAY_TIME[5:0] = CLKOUT3_CLKOUT2_DELAY_TIME
      CLKOUT3_CLKOUT2_EDGE = CLKOUT3_CLKOUT2_EDGE
      CLKOUT3_CLKOUT2_FRAC[2:0] = CLKOUT3_CLKOUT2_FRAC
      CLKOUT3_CLKOUT2_FRAC_EN = CLKOUT3_CLKOUT2_FRAC_EN
      CLKOUT3_CLKOUT2_FRAC_WF_R = CLKOUT3_CLKOUT2_FRAC_WF_R
      CLKOUT3_CLKOUT2_NO_COUNT = CLKOUT3_CLKOUT2_NO_COUNT
      CLKOUT4_CLKOUT1_HIGH_TIME[5:0] = CLKOUT4_CLKOUT1_HIGH_TIME
      CLKOUT4_CLKOUT1_LOW_TIME[5:0] = CLKOUT4_CLKOUT1_LOW_TIME
      CLKOUT4_CLKOUT1_OUTPUT_ENABLE = CLKOUT4_CLKOUT1_OUTPUT_ENABLE
      CLKOUT4_CLKOUT1_PHASE_MUX[2:0] = CLKOUT4_CLKOUT1_PHASE_MUX
      CLKOUT4_CLKOUT2_DELAY_TIME[5:0] = CLKOUT4_CLKOUT2_DELAY_TIME
      CLKOUT4_CLKOUT2_EDGE = CLKOUT4_CLKOUT2_EDGE
      CLKOUT4_CLKOUT2_FRAC[2:0] = CLKOUT4_CLKOUT2_FRAC
      CLKOUT4_CLKOUT2_FRAC_EN = CLKOUT4_CLKOUT2_FRAC_EN
      CLKOUT4_CLKOUT2_FRAC_WF_R = CLKOUT4_CLKOUT2_FRAC_WF_R
      CLKOUT4_CLKOUT2_NO_COUNT = CLKOUT4_CLKOUT2_NO_COUNT
      CLKOUT5_CLKOUT1_HIGH_TIME[5:0] = CLKOUT5_CLKOUT1_HIGH_TIME
      CLKOUT5_CLKOUT1_LOW_TIME[5:0] = CLKOUT5_CLKOUT1_LOW_TIME
      CLKOUT5_CLKOUT1_OUTPUT_ENABLE = CLKOUT5_CLKOUT1_OUTPUT_ENABLE
      CLKOUT5_CLKOUT1_PHASE_MUX[2:0] = CLKOUT5_CLKOUT1_PHASE_MUX
      CLKOUT5_CLKOUT2_DELAY_TIME[5:0] = CLKOUT5_CLKOUT2_DELAY_TIME
      CLKOUT5_CLKOUT2_EDGE = CLKOUT5_CLKOUT2_EDGE
      CLKOUT5_CLKOUT2_FRAC[2:0] = CLKOUT5_CLKOUT2_FRAC
      CLKOUT5_CLKOUT2_FRAC_EN = CLKOUT5_CLKOUT2_FRAC_EN
      CLKOUT5_CLKOUT2_FRAC_WF_R = CLKOUT5_CLKOUT2_FRAC_WF_R
      CLKOUT5_CLKOUT2_NO_COUNT = CLKOUT5_CLKOUT2_NO_COUNT
    </meta>
        </metadata>
      </pb_type>
      <interconnect>
        <direct input="PLLE2_ADV.CLKFBOUT" name="PLLE2_ADV.CLKFBOUT_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBOUT" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBOUT"/>
        <direct input="PLLE2_ADV.CLKOUT0" name="PLLE2_ADV.CLKOUT0_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT0" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT0"/>
        <direct input="PLLE2_ADV.CLKOUT1" name="PLLE2_ADV.CLKOUT1_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT1" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT1"/>
        <direct input="PLLE2_ADV.CLKOUT2" name="PLLE2_ADV.CLKOUT2_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT2" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT2"/>
        <direct input="PLLE2_ADV.CLKOUT3" name="PLLE2_ADV.CLKOUT3_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT3" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT3"/>
        <direct input="PLLE2_ADV.CLKOUT4" name="PLLE2_ADV.CLKOUT4_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT4" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT4"/>
        <direct input="PLLE2_ADV.CLKOUT5" name="PLLE2_ADV.CLKOUT5_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT5" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT5"/>
        <direct input="PLLE2_ADV.DO[0]" name="PLLE2_ADV.DO[0]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO0" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO0"/>
        <direct input="PLLE2_ADV.DO[10]" name="PLLE2_ADV.DO[10]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO10" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO10"/>
        <direct input="PLLE2_ADV.DO[11]" name="PLLE2_ADV.DO[11]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO11" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO11"/>
        <direct input="PLLE2_ADV.DO[12]" name="PLLE2_ADV.DO[12]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO12" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO12"/>
        <direct input="PLLE2_ADV.DO[13]" name="PLLE2_ADV.DO[13]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO13" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO13"/>
        <direct input="PLLE2_ADV.DO[14]" name="PLLE2_ADV.DO[14]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO14" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO14"/>
        <direct input="PLLE2_ADV.DO[15]" name="PLLE2_ADV.DO[15]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO15" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO15"/>
        <direct input="PLLE2_ADV.DO[1]" name="PLLE2_ADV.DO[1]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO1" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO1"/>
        <direct input="PLLE2_ADV.DO[2]" name="PLLE2_ADV.DO[2]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO2" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO2"/>
        <direct input="PLLE2_ADV.DO[3]" name="PLLE2_ADV.DO[3]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO3" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO3"/>
        <direct input="PLLE2_ADV.DO[4]" name="PLLE2_ADV.DO[4]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO4" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO4"/>
        <direct input="PLLE2_ADV.DO[5]" name="PLLE2_ADV.DO[5]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO5" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO5"/>
        <direct input="PLLE2_ADV.DO[6]" name="PLLE2_ADV.DO[6]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO6" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO6"/>
        <direct input="PLLE2_ADV.DO[7]" name="PLLE2_ADV.DO[7]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO7" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO7"/>
        <direct input="PLLE2_ADV.DO[8]" name="PLLE2_ADV.DO[8]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO8" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO8"/>
        <direct input="PLLE2_ADV.DO[9]" name="PLLE2_ADV.DO[9]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO9" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO9"/>
        <direct input="PLLE2_ADV.DRDY" name="PLLE2_ADV.DRDY_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DRDY" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DRDY"/>
        <direct input="PLLE2_ADV.LOCKED" name="PLLE2_ADV.LOCKED_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_LOCKED" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_LOCKED"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBIN" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBIN_to_PLLE2_ADV.CLKFBIN" output="PLLE2_ADV.CLKFBIN"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN1" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN1_to_PLLE2_ADV.CLKIN1" output="PLLE2_ADV.CLKIN1"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN2" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN2_to_PLLE2_ADV.CLKIN2" output="PLLE2_ADV.CLKIN2"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKINSEL" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKINSEL_to_PLLE2_ADV.CLKINSEL" output="PLLE2_ADV.CLKINSEL"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR0" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR0_to_PLLE2_ADV.DADDR[0]" output="PLLE2_ADV.DADDR[0]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR1" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR1_to_PLLE2_ADV.DADDR[1]" output="PLLE2_ADV.DADDR[1]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR2" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR2_to_PLLE2_ADV.DADDR[2]" output="PLLE2_ADV.DADDR[2]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR3" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR3_to_PLLE2_ADV.DADDR[3]" output="PLLE2_ADV.DADDR[3]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR4" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR4_to_PLLE2_ADV.DADDR[4]" output="PLLE2_ADV.DADDR[4]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR5" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR5_to_PLLE2_ADV.DADDR[5]" output="PLLE2_ADV.DADDR[5]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR6" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR6_to_PLLE2_ADV.DADDR[6]" output="PLLE2_ADV.DADDR[6]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DCLK" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DCLK_to_PLLE2_ADV.DCLK" output="PLLE2_ADV.DCLK"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DEN" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DEN_to_PLLE2_ADV.DEN" output="PLLE2_ADV.DEN"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI0" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI0_to_PLLE2_ADV.DI[0]" output="PLLE2_ADV.DI[0]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI10" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI10_to_PLLE2_ADV.DI[10]" output="PLLE2_ADV.DI[10]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI11" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI11_to_PLLE2_ADV.DI[11]" output="PLLE2_ADV.DI[11]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI12" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI12_to_PLLE2_ADV.DI[12]" output="PLLE2_ADV.DI[12]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI13" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI13_to_PLLE2_ADV.DI[13]" output="PLLE2_ADV.DI[13]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI14" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI14_to_PLLE2_ADV.DI[14]" output="PLLE2_ADV.DI[14]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI15" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI15_to_PLLE2_ADV.DI[15]" output="PLLE2_ADV.DI[15]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI1" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI1_to_PLLE2_ADV.DI[1]" output="PLLE2_ADV.DI[1]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI2" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI2_to_PLLE2_ADV.DI[2]" output="PLLE2_ADV.DI[2]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI3" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI3_to_PLLE2_ADV.DI[3]" output="PLLE2_ADV.DI[3]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI4" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI4_to_PLLE2_ADV.DI[4]" output="PLLE2_ADV.DI[4]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI5" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI5_to_PLLE2_ADV.DI[5]" output="PLLE2_ADV.DI[5]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI6" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI6_to_PLLE2_ADV.DI[6]" output="PLLE2_ADV.DI[6]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI7" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI7_to_PLLE2_ADV.DI[7]" output="PLLE2_ADV.DI[7]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI8" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI8_to_PLLE2_ADV.DI[8]" output="PLLE2_ADV.DI[8]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI9" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI9_to_PLLE2_ADV.DI[9]" output="PLLE2_ADV.DI[9]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DWE" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DWE_to_PLLE2_ADV.DWE" output="PLLE2_ADV.DWE"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_PWRDWN" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_PWRDWN_to_PLLE2_ADV.PWRDWN" output="PLLE2_ADV.PWRDWN"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_RST" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_RST_to_PLLE2_ADV.RST" output="PLLE2_ADV.RST"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-MMCME2_ADV">
      <clock name="CLKFBIN" num_pins="1"/>
      <clock name="CLKIN1" num_pins="1"/>
      <clock name="CLKIN2" num_pins="1"/>
      <clock name="CLKINSEL" num_pins="1"/>
      <clock name="DCLK" num_pins="1"/>
      <clock name="PSCLK" num_pins="1"/>
      <input name="DADDR0" num_pins="1"/>
      <input name="DADDR1" num_pins="1"/>
      <input name="DADDR2" num_pins="1"/>
      <input name="DADDR3" num_pins="1"/>
      <input name="DADDR4" num_pins="1"/>
      <input name="DADDR5" num_pins="1"/>
      <input name="DADDR6" num_pins="1"/>
      <input name="DEN" num_pins="1"/>
      <input name="DI0" num_pins="1"/>
      <input name="DI1" num_pins="1"/>
      <input name="DI10" num_pins="1"/>
      <input name="DI11" num_pins="1"/>
      <input name="DI12" num_pins="1"/>
      <input name="DI13" num_pins="1"/>
      <input name="DI14" num_pins="1"/>
      <input name="DI15" num_pins="1"/>
      <input name="DI2" num_pins="1"/>
      <input name="DI3" num_pins="1"/>
      <input name="DI4" num_pins="1"/>
      <input name="DI5" num_pins="1"/>
      <input name="DI6" num_pins="1"/>
      <input name="DI7" num_pins="1"/>
      <input name="DI8" num_pins="1"/>
      <input name="DI9" num_pins="1"/>
      <input name="DWE" num_pins="1"/>
      <input name="PSEN" num_pins="1"/>
      <input name="PSINCDEC" num_pins="1"/>
      <input name="PWRDWN" num_pins="1"/>
      <input name="RST" num_pins="1"/>
      <input name="TESTIN0" num_pins="1"/>
      <input name="TESTIN1" num_pins="1"/>
      <input name="TESTIN10" num_pins="1"/>
      <input name="TESTIN11" num_pins="1"/>
      <input name="TESTIN12" num_pins="1"/>
      <input name="TESTIN13" num_pins="1"/>
      <input name="TESTIN14" num_pins="1"/>
      <input name="TESTIN15" num_pins="1"/>
      <input name="TESTIN16" num_pins="1"/>
      <input name="TESTIN17" num_pins="1"/>
      <input name="TESTIN18" num_pins="1"/>
      <input name="TESTIN19" num_pins="1"/>
      <input name="TESTIN2" num_pins="1"/>
      <input name="TESTIN20" num_pins="1"/>
      <input name="TESTIN21" num_pins="1"/>
      <input name="TESTIN22" num_pins="1"/>
      <input name="TESTIN23" num_pins="1"/>
      <input name="TESTIN24" num_pins="1"/>
      <input name="TESTIN25" num_pins="1"/>
      <input name="TESTIN26" num_pins="1"/>
      <input name="TESTIN27" num_pins="1"/>
      <input name="TESTIN28" num_pins="1"/>
      <input name="TESTIN29" num_pins="1"/>
      <input name="TESTIN3" num_pins="1"/>
      <input name="TESTIN30" num_pins="1"/>
      <input name="TESTIN31" num_pins="1"/>
      <input name="TESTIN4" num_pins="1"/>
      <input name="TESTIN5" num_pins="1"/>
      <input name="TESTIN6" num_pins="1"/>
      <input name="TESTIN7" num_pins="1"/>
      <input name="TESTIN8" num_pins="1"/>
      <input name="TESTIN9" num_pins="1"/>
      <output name="CLKFBOUT" num_pins="1"/>
      <output name="CLKFBOUTB" num_pins="1"/>
      <output name="CLKFBSTOPPED" num_pins="1"/>
      <output name="CLKINSTOPPED" num_pins="1"/>
      <output name="CLKOUT0" num_pins="1"/>
      <output name="CLKOUT0B" num_pins="1"/>
      <output name="CLKOUT1" num_pins="1"/>
      <output name="CLKOUT1B" num_pins="1"/>
      <output name="CLKOUT2" num_pins="1"/>
      <output name="CLKOUT2B" num_pins="1"/>
      <output name="CLKOUT3" num_pins="1"/>
      <output name="CLKOUT3B" num_pins="1"/>
      <output name="CLKOUT4" num_pins="1"/>
      <output name="CLKOUT5" num_pins="1"/>
      <output name="CLKOUT6" num_pins="1"/>
      <output name="DO0" num_pins="1"/>
      <output name="DO1" num_pins="1"/>
      <output name="DO10" num_pins="1"/>
      <output name="DO11" num_pins="1"/>
      <output name="DO12" num_pins="1"/>
      <output name="DO13" num_pins="1"/>
      <output name="DO14" num_pins="1"/>
      <output name="DO15" num_pins="1"/>
      <output name="DO2" num_pins="1"/>
      <output name="DO3" num_pins="1"/>
      <output name="DO4" num_pins="1"/>
      <output name="DO5" num_pins="1"/>
      <output name="DO6" num_pins="1"/>
      <output name="DO7" num_pins="1"/>
      <output name="DO8" num_pins="1"/>
      <output name="DO9" num_pins="1"/>
      <output name="DRDY" num_pins="1"/>
      <output name="LOCKED" num_pins="1"/>
      <output name="PSDONE" num_pins="1"/>
      <output name="TESTOUT0" num_pins="1"/>
      <output name="TESTOUT1" num_pins="1"/>
      <output name="TESTOUT10" num_pins="1"/>
      <output name="TESTOUT11" num_pins="1"/>
      <output name="TESTOUT12" num_pins="1"/>
      <output name="TESTOUT13" num_pins="1"/>
      <output name="TESTOUT14" num_pins="1"/>
      <output name="TESTOUT15" num_pins="1"/>
      <output name="TESTOUT16" num_pins="1"/>
      <output name="TESTOUT17" num_pins="1"/>
      <output name="TESTOUT18" num_pins="1"/>
      <output name="TESTOUT19" num_pins="1"/>
      <output name="TESTOUT2" num_pins="1"/>
      <output name="TESTOUT20" num_pins="1"/>
      <output name="TESTOUT21" num_pins="1"/>
      <output name="TESTOUT22" num_pins="1"/>
      <output name="TESTOUT23" num_pins="1"/>
      <output name="TESTOUT24" num_pins="1"/>
      <output name="TESTOUT25" num_pins="1"/>
      <output name="TESTOUT26" num_pins="1"/>
      <output name="TESTOUT27" num_pins="1"/>
      <output name="TESTOUT28" num_pins="1"/>
      <output name="TESTOUT29" num_pins="1"/>
      <output name="TESTOUT3" num_pins="1"/>
      <output name="TESTOUT30" num_pins="1"/>
      <output name="TESTOUT31" num_pins="1"/>
      <output name="TESTOUT32" num_pins="1"/>
      <output name="TESTOUT33" num_pins="1"/>
      <output name="TESTOUT34" num_pins="1"/>
      <output name="TESTOUT35" num_pins="1"/>
      <output name="TESTOUT36" num_pins="1"/>
      <output name="TESTOUT37" num_pins="1"/>
      <output name="TESTOUT38" num_pins="1"/>
      <output name="TESTOUT39" num_pins="1"/>
      <output name="TESTOUT4" num_pins="1"/>
      <output name="TESTOUT40" num_pins="1"/>
      <output name="TESTOUT41" num_pins="1"/>
      <output name="TESTOUT42" num_pins="1"/>
      <output name="TESTOUT43" num_pins="1"/>
      <output name="TESTOUT44" num_pins="1"/>
      <output name="TESTOUT45" num_pins="1"/>
      <output name="TESTOUT46" num_pins="1"/>
      <output name="TESTOUT47" num_pins="1"/>
      <output name="TESTOUT48" num_pins="1"/>
      <output name="TESTOUT49" num_pins="1"/>
      <output name="TESTOUT5" num_pins="1"/>
      <output name="TESTOUT50" num_pins="1"/>
      <output name="TESTOUT51" num_pins="1"/>
      <output name="TESTOUT52" num_pins="1"/>
      <output name="TESTOUT53" num_pins="1"/>
      <output name="TESTOUT54" num_pins="1"/>
      <output name="TESTOUT55" num_pins="1"/>
      <output name="TESTOUT56" num_pins="1"/>
      <output name="TESTOUT57" num_pins="1"/>
      <output name="TESTOUT58" num_pins="1"/>
      <output name="TESTOUT59" num_pins="1"/>
      <output name="TESTOUT6" num_pins="1"/>
      <output name="TESTOUT60" num_pins="1"/>
      <output name="TESTOUT61" num_pins="1"/>
      <output name="TESTOUT62" num_pins="1"/>
      <output name="TESTOUT63" num_pins="1"/>
      <output name="TESTOUT7" num_pins="1"/>
      <output name="TESTOUT8" num_pins="1"/>
      <output name="TESTOUT9" num_pins="1"/>
      <output name="TMUXOUT" num_pins="1"/>
      <pb_type blif_model=".subckt MMCME2_ADV_VPR" name="MMCME2_ADV" num_pb="1">
        <clock name="CLKFBIN" num_pins="1"/>
        <clock name="CLKIN1" num_pins="1"/>
        <clock name="CLKIN2" num_pins="1"/>
        <clock name="DCLK" num_pins="1"/>
        <clock name="PSCLK" num_pins="1"/>
        <input name="CLKINSEL" num_pins="1"/>
        <input name="DADDR0" num_pins="1"/>
        <input name="DADDR1" num_pins="1"/>
        <input name="DADDR2" num_pins="1"/>
        <input name="DADDR3" num_pins="1"/>
        <input name="DADDR4" num_pins="1"/>
        <input name="DADDR5" num_pins="1"/>
        <input name="DADDR6" num_pins="1"/>
        <input name="DEN" num_pins="1"/>
        <input name="DI0" num_pins="1"/>
        <input name="DI1" num_pins="1"/>
        <input name="DI10" num_pins="1"/>
        <input name="DI11" num_pins="1"/>
        <input name="DI12" num_pins="1"/>
        <input name="DI13" num_pins="1"/>
        <input name="DI14" num_pins="1"/>
        <input name="DI15" num_pins="1"/>
        <input name="DI2" num_pins="1"/>
        <input name="DI3" num_pins="1"/>
        <input name="DI4" num_pins="1"/>
        <input name="DI5" num_pins="1"/>
        <input name="DI6" num_pins="1"/>
        <input name="DI7" num_pins="1"/>
        <input name="DI8" num_pins="1"/>
        <input name="DI9" num_pins="1"/>
        <input name="DWE" num_pins="1"/>
        <input name="PSEN" num_pins="1"/>
        <input name="PSINCDEC" num_pins="1"/>
        <input name="PWRDWN" num_pins="1"/>
        <input name="RST" num_pins="1"/>
        <input name="TESTIN0" num_pins="1"/>
        <input name="TESTIN1" num_pins="1"/>
        <input name="TESTIN10" num_pins="1"/>
        <input name="TESTIN11" num_pins="1"/>
        <input name="TESTIN12" num_pins="1"/>
        <input name="TESTIN13" num_pins="1"/>
        <input name="TESTIN14" num_pins="1"/>
        <input name="TESTIN15" num_pins="1"/>
        <input name="TESTIN16" num_pins="1"/>
        <input name="TESTIN17" num_pins="1"/>
        <input name="TESTIN18" num_pins="1"/>
        <input name="TESTIN19" num_pins="1"/>
        <input name="TESTIN2" num_pins="1"/>
        <input name="TESTIN20" num_pins="1"/>
        <input name="TESTIN21" num_pins="1"/>
        <input name="TESTIN22" num_pins="1"/>
        <input name="TESTIN23" num_pins="1"/>
        <input name="TESTIN24" num_pins="1"/>
        <input name="TESTIN25" num_pins="1"/>
        <input name="TESTIN26" num_pins="1"/>
        <input name="TESTIN27" num_pins="1"/>
        <input name="TESTIN28" num_pins="1"/>
        <input name="TESTIN29" num_pins="1"/>
        <input name="TESTIN3" num_pins="1"/>
        <input name="TESTIN30" num_pins="1"/>
        <input name="TESTIN31" num_pins="1"/>
        <input name="TESTIN4" num_pins="1"/>
        <input name="TESTIN5" num_pins="1"/>
        <input name="TESTIN6" num_pins="1"/>
        <input name="TESTIN7" num_pins="1"/>
        <input name="TESTIN8" num_pins="1"/>
        <input name="TESTIN9" num_pins="1"/>
        <output name="CLKFBOUT" num_pins="1"/>
        <output name="CLKFBOUTB" num_pins="1"/>
        <output name="CLKFBSTOPPED" num_pins="1"/>
        <output name="CLKINSTOPPED" num_pins="1"/>
        <output name="CLKOUT0" num_pins="1"/>
        <output name="CLKOUT0B" num_pins="1"/>
        <output name="CLKOUT1" num_pins="1"/>
        <output name="CLKOUT1B" num_pins="1"/>
        <output name="CLKOUT2" num_pins="1"/>
        <output name="CLKOUT2B" num_pins="1"/>
        <output name="CLKOUT3" num_pins="1"/>
        <output name="CLKOUT3B" num_pins="1"/>
        <output name="CLKOUT4" num_pins="1"/>
        <output name="CLKOUT5" num_pins="1"/>
        <output name="CLKOUT6" num_pins="1"/>
        <output name="DO0" num_pins="1"/>
        <output name="DO1" num_pins="1"/>
        <output name="DO10" num_pins="1"/>
        <output name="DO11" num_pins="1"/>
        <output name="DO12" num_pins="1"/>
        <output name="DO13" num_pins="1"/>
        <output name="DO14" num_pins="1"/>
        <output name="DO15" num_pins="1"/>
        <output name="DO2" num_pins="1"/>
        <output name="DO3" num_pins="1"/>
        <output name="DO4" num_pins="1"/>
        <output name="DO5" num_pins="1"/>
        <output name="DO6" num_pins="1"/>
        <output name="DO7" num_pins="1"/>
        <output name="DO8" num_pins="1"/>
        <output name="DO9" num_pins="1"/>
        <output name="DRDY" num_pins="1"/>
        <output name="LOCKED" num_pins="1"/>
        <output name="PSDONE" num_pins="1"/>
        <output name="TESTOUT0" num_pins="1"/>
        <output name="TESTOUT1" num_pins="1"/>
        <output name="TESTOUT10" num_pins="1"/>
        <output name="TESTOUT11" num_pins="1"/>
        <output name="TESTOUT12" num_pins="1"/>
        <output name="TESTOUT13" num_pins="1"/>
        <output name="TESTOUT14" num_pins="1"/>
        <output name="TESTOUT15" num_pins="1"/>
        <output name="TESTOUT16" num_pins="1"/>
        <output name="TESTOUT17" num_pins="1"/>
        <output name="TESTOUT18" num_pins="1"/>
        <output name="TESTOUT19" num_pins="1"/>
        <output name="TESTOUT2" num_pins="1"/>
        <output name="TESTOUT20" num_pins="1"/>
        <output name="TESTOUT21" num_pins="1"/>
        <output name="TESTOUT22" num_pins="1"/>
        <output name="TESTOUT23" num_pins="1"/>
        <output name="TESTOUT24" num_pins="1"/>
        <output name="TESTOUT25" num_pins="1"/>
        <output name="TESTOUT26" num_pins="1"/>
        <output name="TESTOUT27" num_pins="1"/>
        <output name="TESTOUT28" num_pins="1"/>
        <output name="TESTOUT29" num_pins="1"/>
        <output name="TESTOUT3" num_pins="1"/>
        <output name="TESTOUT30" num_pins="1"/>
        <output name="TESTOUT31" num_pins="1"/>
        <output name="TESTOUT32" num_pins="1"/>
        <output name="TESTOUT33" num_pins="1"/>
        <output name="TESTOUT34" num_pins="1"/>
        <output name="TESTOUT35" num_pins="1"/>
        <output name="TESTOUT36" num_pins="1"/>
        <output name="TESTOUT37" num_pins="1"/>
        <output name="TESTOUT38" num_pins="1"/>
        <output name="TESTOUT39" num_pins="1"/>
        <output name="TESTOUT4" num_pins="1"/>
        <output name="TESTOUT40" num_pins="1"/>
        <output name="TESTOUT41" num_pins="1"/>
        <output name="TESTOUT42" num_pins="1"/>
        <output name="TESTOUT43" num_pins="1"/>
        <output name="TESTOUT44" num_pins="1"/>
        <output name="TESTOUT45" num_pins="1"/>
        <output name="TESTOUT46" num_pins="1"/>
        <output name="TESTOUT47" num_pins="1"/>
        <output name="TESTOUT48" num_pins="1"/>
        <output name="TESTOUT49" num_pins="1"/>
        <output name="TESTOUT5" num_pins="1"/>
        <output name="TESTOUT50" num_pins="1"/>
        <output name="TESTOUT51" num_pins="1"/>
        <output name="TESTOUT52" num_pins="1"/>
        <output name="TESTOUT53" num_pins="1"/>
        <output name="TESTOUT54" num_pins="1"/>
        <output name="TESTOUT55" num_pins="1"/>
        <output name="TESTOUT56" num_pins="1"/>
        <output name="TESTOUT57" num_pins="1"/>
        <output name="TESTOUT58" num_pins="1"/>
        <output name="TESTOUT59" num_pins="1"/>
        <output name="TESTOUT6" num_pins="1"/>
        <output name="TESTOUT60" num_pins="1"/>
        <output name="TESTOUT61" num_pins="1"/>
        <output name="TESTOUT62" num_pins="1"/>
        <output name="TESTOUT63" num_pins="1"/>
        <output name="TESTOUT7" num_pins="1"/>
        <output name="TESTOUT8" num_pins="1"/>
        <output name="TESTOUT9" num_pins="1"/>
        <output name="TMUXOUT" num_pins="1"/>
        <delay_constant in_port="MMCME2_ADV.RST" max="3.0000000000000004e-09" out_port="MMCME2_ADV.LOCKED" min="3.0000000000000004e-09"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DEN" value="2.29e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DEN" value="0.0"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DWE" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DWE" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DADDR0" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DADDR0" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DADDR1" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DADDR1" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DADDR2" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DADDR2" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DADDR3" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DADDR3" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DADDR4" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DADDR4" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DADDR5" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DADDR5" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DADDR6" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DADDR6" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI0" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI0" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI1" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI1" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI2" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI2" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI3" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI3" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI4" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI4" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI5" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI5" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI6" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI6" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI7" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI7" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI8" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI8" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI9" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI9" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI10" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI10" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI11" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI11" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI12" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI12" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI13" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI13" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI14" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI14" value="1.41e-10"/>
        <T_setup clock="DCLK" port="MMCME2_ADV.DI15" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="MMCME2_ADV.DI15" value="1.41e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO0" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO1" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO2" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO3" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO4" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO5" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO6" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO7" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO8" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO9" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO10" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO11" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO12" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO13" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO14" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="MMCME2_ADV.DO15" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="9.840000000000001e-10" port="MMCME2_ADV.DRDY" min="2.86e-10"/>
        <T_setup clock="PSCLK" port="MMCME2_ADV.PSEN" value="1e-12"/>
        <T_hold clock="PSCLK" port="MMCME2_ADV.PSEN" value="1e-12"/>
        <T_setup clock="PSCLK" port="MMCME2_ADV.PSINCDEC" value="1e-12"/>
        <T_hold clock="PSCLK" port="MMCME2_ADV.PSINCDEC" value="1e-12"/>
        <T_clock_to_Q clock="PSCLK" max="1e-12" port="MMCME2_ADV.PSDONE" min="1e-12"/>
        <metadata>
          <meta name="fasm_prefix">
      MMCME2_ADV
    </meta>
          <meta name="fasm_features">
      IN_USE
    </meta>
          <meta name="fasm_params">
      INV_CLKINSEL = INV_CLKINSEL
      ZINV_PWRDWN = ZINV_PWRDWN
      ZINV_RST = ZINV_RST
      ZINV_PSEN = ZINV_PSEN
      ZINV_PSINCDEC = ZINV_PSINCDEC
      COMP.ZHOLD = COMP_ZHOLD
      COMP.Z_ZHOLD = COMP_Z_ZHOLD
      STARTUP_WAIT = STARTUP_WAIT
      SS_EN = SS_EN
      DIVCLK_DIVCLK_HIGH_TIME[5:0] = DIVCLK_DIVCLK_HIGH_TIME
      DIVCLK_DIVCLK_LOW_TIME[5:0] = DIVCLK_DIVCLK_LOW_TIME
      DIVCLK_DIVCLK_NO_COUNT = DIVCLK_DIVCLK_NO_COUNT
      DIVCLK_DIVCLK_EDGE = DIVCLK_DIVCLK_EDGE
      TABLE[9:0] = TABLE
      LKTABLE[39:0] = LKTABLE
      POWER_REG_POWER_REG_POWER_REG[15:0] = POWER_REG
      FILTREG1_RESERVED[11:0] = FILTREG1_RESERVED
      FILTREG2_RESERVED[9:0] = FILTREG2_RESERVED
      LOCKREG1_RESERVED[5:0] = LOCKREG1_RESERVED
      LOCKREG2_RESERVED = LOCKREG2_RESERVED
      LOCKREG3_RESERVED = LOCKREG3_RESERVED
      CLKFBOUT_CLKOUT1_HIGH_TIME[5:0] = CLKFBOUT_CLKOUT1_HIGH_TIME
      CLKFBOUT_CLKOUT1_LOW_TIME[5:0] = CLKFBOUT_CLKOUT1_LOW_TIME
      CLKFBOUT_CLKOUT1_OUTPUT_ENABLE = CLKFBOUT_CLKOUT1_OUTPUT_ENABLE
      CLKFBOUT_CLKOUT1_PHASE_MUX[2:0] = CLKFBOUT_CLKOUT1_PHASE_MUX
      CLKFBOUT_CLKOUT2_DELAY_TIME[5:0] = CLKFBOUT_CLKOUT2_DELAY_TIME
      CLKFBOUT_CLKOUT2_EDGE = CLKFBOUT_CLKOUT2_EDGE
      CLKFBOUT_CLKOUT2_FRAC[2:0] = CLKFBOUT_CLKOUT2_FRAC
      CLKFBOUT_CLKOUT2_FRAC_EN = CLKFBOUT_CLKOUT2_FRAC_EN
      CLKFBOUT_CLKOUT2_FRAC_WF_R = CLKFBOUT_CLKOUT2_FRAC_WF_R
      CLKFBOUT_CLKOUT2_NO_COUNT = CLKFBOUT_CLKOUT2_NO_COUNT
      CLKOUT0_CLKOUT1_HIGH_TIME[5:0] = CLKOUT0_CLKOUT1_HIGH_TIME
      CLKOUT0_CLKOUT1_LOW_TIME[5:0] = CLKOUT0_CLKOUT1_LOW_TIME
      CLKOUT0_CLKOUT1_OUTPUT_ENABLE = CLKOUT0_CLKOUT1_OUTPUT_ENABLE
      CLKOUT0_CLKOUT1_PHASE_MUX[2:0] = CLKOUT0_CLKOUT1_PHASE_MUX
      CLKOUT0_CLKOUT2_DELAY_TIME[5:0] = CLKOUT0_CLKOUT2_DELAY_TIME
      CLKOUT0_CLKOUT2_EDGE = CLKOUT0_CLKOUT2_EDGE
      CLKOUT0_CLKOUT2_FRAC[2:0] = CLKOUT0_CLKOUT2_FRAC
      CLKOUT0_CLKOUT2_FRAC_EN = CLKOUT0_CLKOUT2_FRAC_EN
      CLKOUT0_CLKOUT2_FRAC_WF_R = CLKOUT0_CLKOUT2_FRAC_WF_R
      CLKOUT0_CLKOUT2_NO_COUNT = CLKOUT0_CLKOUT2_NO_COUNT
      CLKOUT1_CLKOUT1_HIGH_TIME[5:0] = CLKOUT1_CLKOUT1_HIGH_TIME
      CLKOUT1_CLKOUT1_LOW_TIME[5:0] = CLKOUT1_CLKOUT1_LOW_TIME
      CLKOUT1_CLKOUT1_OUTPUT_ENABLE = CLKOUT1_CLKOUT1_OUTPUT_ENABLE
      CLKOUT1_CLKOUT1_PHASE_MUX[2:0] = CLKOUT1_CLKOUT1_PHASE_MUX
      CLKOUT1_CLKOUT2_DELAY_TIME[5:0] = CLKOUT1_CLKOUT2_DELAY_TIME
      CLKOUT1_CLKOUT2_EDGE = CLKOUT1_CLKOUT2_EDGE
      CLKOUT1_CLKOUT2_NO_COUNT = CLKOUT1_CLKOUT2_NO_COUNT
      CLKOUT2_CLKOUT1_HIGH_TIME[5:0] = CLKOUT2_CLKOUT1_HIGH_TIME
      CLKOUT2_CLKOUT1_LOW_TIME[5:0] = CLKOUT2_CLKOUT1_LOW_TIME
      CLKOUT2_CLKOUT1_OUTPUT_ENABLE = CLKOUT2_CLKOUT1_OUTPUT_ENABLE
      CLKOUT2_CLKOUT1_PHASE_MUX[2:0] = CLKOUT2_CLKOUT1_PHASE_MUX
      CLKOUT2_CLKOUT2_DELAY_TIME[5:0] = CLKOUT2_CLKOUT2_DELAY_TIME
      CLKOUT2_CLKOUT2_EDGE = CLKOUT2_CLKOUT2_EDGE
      CLKOUT2_CLKOUT2_NO_COUNT = CLKOUT2_CLKOUT2_NO_COUNT
      CLKOUT3_CLKOUT1_HIGH_TIME[5:0] = CLKOUT3_CLKOUT1_HIGH_TIME
      CLKOUT3_CLKOUT1_LOW_TIME[5:0] = CLKOUT3_CLKOUT1_LOW_TIME
      CLKOUT3_CLKOUT1_OUTPUT_ENABLE = CLKOUT3_CLKOUT1_OUTPUT_ENABLE
      CLKOUT3_CLKOUT1_PHASE_MUX[2:0] = CLKOUT3_CLKOUT1_PHASE_MUX
      CLKOUT3_CLKOUT2_DELAY_TIME[5:0] = CLKOUT3_CLKOUT2_DELAY_TIME
      CLKOUT3_CLKOUT2_EDGE = CLKOUT3_CLKOUT2_EDGE
      CLKOUT3_CLKOUT2_NO_COUNT = CLKOUT3_CLKOUT2_NO_COUNT
      CLKOUT4_CLKOUT1_HIGH_TIME[5:0] = CLKOUT4_CLKOUT1_HIGH_TIME
      CLKOUT4_CLKOUT1_LOW_TIME[5:0] = CLKOUT4_CLKOUT1_LOW_TIME
      CLKOUT4_CLKOUT1_OUTPUT_ENABLE = CLKOUT4_CLKOUT1_OUTPUT_ENABLE
      CLKOUT4_CLKOUT1_PHASE_MUX[2:0] = CLKOUT4_CLKOUT1_PHASE_MUX
      CLKOUT4_CLKOUT2_DELAY_TIME[5:0] = CLKOUT4_CLKOUT2_DELAY_TIME
      CLKOUT4_CLKOUT2_EDGE = CLKOUT4_CLKOUT2_EDGE
      CLKOUT4_CLKOUT2_NO_COUNT = CLKOUT4_CLKOUT2_NO_COUNT
      CLKOUT5_CLKOUT1_HIGH_TIME[5:0] = CLKOUT5_CLKOUT1_HIGH_TIME
      CLKOUT5_CLKOUT1_LOW_TIME[5:0] = CLKOUT5_CLKOUT1_LOW_TIME
      CLKOUT5_CLKOUT1_OUTPUT_ENABLE = CLKOUT5_CLKOUT1_OUTPUT_ENABLE
      CLKOUT5_CLKOUT1_PHASE_MUX[2:0] = CLKOUT5_CLKOUT1_PHASE_MUX
      CLKOUT5_CLKOUT2_FRACTIONAL_DELAY_TIME[5:0] = CLKOUT5_CLKOUT2_FRACTIONAL_DELAY_TIME
      CLKOUT5_CLKOUT2_FRACTIONAL_EDGE = CLKOUT5_CLKOUT2_FRACTIONAL_EDGE
      CLKOUT5_CLKOUT2_FRACTIONAL_FRAC_WF_F = CLKOUT5_CLKOUT2_FRACTIONAL_FRAC_WF_F
      CLKOUT5_CLKOUT2_FRACTIONAL_NO_COUNT = CLKOUT5_CLKOUT2_FRACTIONAL_NO_COUNT
      CLKOUT5_CLKOUT2_FRACTIONAL_PHASE_MUX_F[2:0] = CLKOUT5_CLKOUT2_FRACTIONAL_PHASE_MUX_F
      CLKOUT6_CLKOUT1_HIGH_TIME[5:0] = CLKOUT6_CLKOUT1_HIGH_TIME
      CLKOUT6_CLKOUT1_LOW_TIME[5:0] = CLKOUT6_CLKOUT1_LOW_TIME
      CLKOUT6_CLKOUT1_OUTPUT_ENABLE = CLKOUT6_CLKOUT1_OUTPUT_ENABLE
      CLKOUT6_CLKOUT1_PHASE_MUX[2:0] = CLKOUT6_CLKOUT1_PHASE_MUX
      CLKOUT6_CLKOUT2_FRACTIONAL_DELAY_TIME[5:0] = CLKOUT6_CLKOUT2_FRACTIONAL_DELAY_TIME
      CLKOUT6_CLKOUT2_FRACTIONAL_EDGE = CLKOUT6_CLKOUT2_FRACTIONAL_EDGE
      CLKOUT6_CLKOUT2_FRACTIONAL_FRAC_WF_F = CLKOUT6_CLKOUT2_FRACTIONAL_FRAC_WF_F
      CLKOUT6_CLKOUT2_FRACTIONAL_NO_COUNT = CLKOUT6_CLKOUT2_FRACTIONAL_NO_COUNT
      CLKOUT6_CLKOUT2_FRACTIONAL_PHASE_MUX_F[2:0] = CLKOUT6_CLKOUT2_FRACTIONAL_PHASE_MUX_F
    </meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="MMCME2_ADV.CLKFBOUTB" name="MMCME2_ADV.CLKFBOUTB_to_BLK-TL-MMCME2_ADV.CLKFBOUTB" output="BLK-TL-MMCME2_ADV.CLKFBOUTB"/>
        <direct input="MMCME2_ADV.CLKFBOUT" name="MMCME2_ADV.CLKFBOUT_to_BLK-TL-MMCME2_ADV.CLKFBOUT" output="BLK-TL-MMCME2_ADV.CLKFBOUT"/>
        <direct input="MMCME2_ADV.CLKFBSTOPPED" name="MMCME2_ADV.CLKFBSTOPPED_to_BLK-TL-MMCME2_ADV.CLKFBSTOPPED" output="BLK-TL-MMCME2_ADV.CLKFBSTOPPED"/>
        <direct input="MMCME2_ADV.CLKINSTOPPED" name="MMCME2_ADV.CLKINSTOPPED_to_BLK-TL-MMCME2_ADV.CLKINSTOPPED" output="BLK-TL-MMCME2_ADV.CLKINSTOPPED"/>
        <direct input="MMCME2_ADV.CLKOUT0B" name="MMCME2_ADV.CLKOUT0B_to_BLK-TL-MMCME2_ADV.CLKOUT0B" output="BLK-TL-MMCME2_ADV.CLKOUT0B"/>
        <direct input="MMCME2_ADV.CLKOUT0" name="MMCME2_ADV.CLKOUT0_to_BLK-TL-MMCME2_ADV.CLKOUT0" output="BLK-TL-MMCME2_ADV.CLKOUT0"/>
        <direct input="MMCME2_ADV.CLKOUT1B" name="MMCME2_ADV.CLKOUT1B_to_BLK-TL-MMCME2_ADV.CLKOUT1B" output="BLK-TL-MMCME2_ADV.CLKOUT1B"/>
        <direct input="MMCME2_ADV.CLKOUT1" name="MMCME2_ADV.CLKOUT1_to_BLK-TL-MMCME2_ADV.CLKOUT1" output="BLK-TL-MMCME2_ADV.CLKOUT1"/>
        <direct input="MMCME2_ADV.CLKOUT2B" name="MMCME2_ADV.CLKOUT2B_to_BLK-TL-MMCME2_ADV.CLKOUT2B" output="BLK-TL-MMCME2_ADV.CLKOUT2B"/>
        <direct input="MMCME2_ADV.CLKOUT2" name="MMCME2_ADV.CLKOUT2_to_BLK-TL-MMCME2_ADV.CLKOUT2" output="BLK-TL-MMCME2_ADV.CLKOUT2"/>
        <direct input="MMCME2_ADV.CLKOUT3B" name="MMCME2_ADV.CLKOUT3B_to_BLK-TL-MMCME2_ADV.CLKOUT3B" output="BLK-TL-MMCME2_ADV.CLKOUT3B"/>
        <direct input="MMCME2_ADV.CLKOUT3" name="MMCME2_ADV.CLKOUT3_to_BLK-TL-MMCME2_ADV.CLKOUT3" output="BLK-TL-MMCME2_ADV.CLKOUT3"/>
        <direct input="MMCME2_ADV.CLKOUT4" name="MMCME2_ADV.CLKOUT4_to_BLK-TL-MMCME2_ADV.CLKOUT4" output="BLK-TL-MMCME2_ADV.CLKOUT4"/>
        <direct input="MMCME2_ADV.CLKOUT5" name="MMCME2_ADV.CLKOUT5_to_BLK-TL-MMCME2_ADV.CLKOUT5" output="BLK-TL-MMCME2_ADV.CLKOUT5"/>
        <direct input="MMCME2_ADV.CLKOUT6" name="MMCME2_ADV.CLKOUT6_to_BLK-TL-MMCME2_ADV.CLKOUT6" output="BLK-TL-MMCME2_ADV.CLKOUT6"/>
        <direct input="MMCME2_ADV.DO0" name="MMCME2_ADV.DO0_to_BLK-TL-MMCME2_ADV.DO0" output="BLK-TL-MMCME2_ADV.DO0"/>
        <direct input="MMCME2_ADV.DO10" name="MMCME2_ADV.DO10_to_BLK-TL-MMCME2_ADV.DO10" output="BLK-TL-MMCME2_ADV.DO10"/>
        <direct input="MMCME2_ADV.DO11" name="MMCME2_ADV.DO11_to_BLK-TL-MMCME2_ADV.DO11" output="BLK-TL-MMCME2_ADV.DO11"/>
        <direct input="MMCME2_ADV.DO12" name="MMCME2_ADV.DO12_to_BLK-TL-MMCME2_ADV.DO12" output="BLK-TL-MMCME2_ADV.DO12"/>
        <direct input="MMCME2_ADV.DO13" name="MMCME2_ADV.DO13_to_BLK-TL-MMCME2_ADV.DO13" output="BLK-TL-MMCME2_ADV.DO13"/>
        <direct input="MMCME2_ADV.DO14" name="MMCME2_ADV.DO14_to_BLK-TL-MMCME2_ADV.DO14" output="BLK-TL-MMCME2_ADV.DO14"/>
        <direct input="MMCME2_ADV.DO15" name="MMCME2_ADV.DO15_to_BLK-TL-MMCME2_ADV.DO15" output="BLK-TL-MMCME2_ADV.DO15"/>
        <direct input="MMCME2_ADV.DO1" name="MMCME2_ADV.DO1_to_BLK-TL-MMCME2_ADV.DO1" output="BLK-TL-MMCME2_ADV.DO1"/>
        <direct input="MMCME2_ADV.DO2" name="MMCME2_ADV.DO2_to_BLK-TL-MMCME2_ADV.DO2" output="BLK-TL-MMCME2_ADV.DO2"/>
        <direct input="MMCME2_ADV.DO3" name="MMCME2_ADV.DO3_to_BLK-TL-MMCME2_ADV.DO3" output="BLK-TL-MMCME2_ADV.DO3"/>
        <direct input="MMCME2_ADV.DO4" name="MMCME2_ADV.DO4_to_BLK-TL-MMCME2_ADV.DO4" output="BLK-TL-MMCME2_ADV.DO4"/>
        <direct input="MMCME2_ADV.DO5" name="MMCME2_ADV.DO5_to_BLK-TL-MMCME2_ADV.DO5" output="BLK-TL-MMCME2_ADV.DO5"/>
        <direct input="MMCME2_ADV.DO6" name="MMCME2_ADV.DO6_to_BLK-TL-MMCME2_ADV.DO6" output="BLK-TL-MMCME2_ADV.DO6"/>
        <direct input="MMCME2_ADV.DO7" name="MMCME2_ADV.DO7_to_BLK-TL-MMCME2_ADV.DO7" output="BLK-TL-MMCME2_ADV.DO7"/>
        <direct input="MMCME2_ADV.DO8" name="MMCME2_ADV.DO8_to_BLK-TL-MMCME2_ADV.DO8" output="BLK-TL-MMCME2_ADV.DO8"/>
        <direct input="MMCME2_ADV.DO9" name="MMCME2_ADV.DO9_to_BLK-TL-MMCME2_ADV.DO9" output="BLK-TL-MMCME2_ADV.DO9"/>
        <direct input="MMCME2_ADV.DRDY" name="MMCME2_ADV.DRDY_to_BLK-TL-MMCME2_ADV.DRDY" output="BLK-TL-MMCME2_ADV.DRDY"/>
        <direct input="MMCME2_ADV.LOCKED" name="MMCME2_ADV.LOCKED_to_BLK-TL-MMCME2_ADV.LOCKED" output="BLK-TL-MMCME2_ADV.LOCKED"/>
        <direct input="MMCME2_ADV.PSDONE" name="MMCME2_ADV.PSDONE_to_BLK-TL-MMCME2_ADV.PSDONE" output="BLK-TL-MMCME2_ADV.PSDONE"/>
        <direct input="MMCME2_ADV.TESTOUT0" name="MMCME2_ADV.TESTOUT0_to_BLK-TL-MMCME2_ADV.TESTOUT0" output="BLK-TL-MMCME2_ADV.TESTOUT0"/>
        <direct input="MMCME2_ADV.TESTOUT10" name="MMCME2_ADV.TESTOUT10_to_BLK-TL-MMCME2_ADV.TESTOUT10" output="BLK-TL-MMCME2_ADV.TESTOUT10"/>
        <direct input="MMCME2_ADV.TESTOUT11" name="MMCME2_ADV.TESTOUT11_to_BLK-TL-MMCME2_ADV.TESTOUT11" output="BLK-TL-MMCME2_ADV.TESTOUT11"/>
        <direct input="MMCME2_ADV.TESTOUT12" name="MMCME2_ADV.TESTOUT12_to_BLK-TL-MMCME2_ADV.TESTOUT12" output="BLK-TL-MMCME2_ADV.TESTOUT12"/>
        <direct input="MMCME2_ADV.TESTOUT13" name="MMCME2_ADV.TESTOUT13_to_BLK-TL-MMCME2_ADV.TESTOUT13" output="BLK-TL-MMCME2_ADV.TESTOUT13"/>
        <direct input="MMCME2_ADV.TESTOUT14" name="MMCME2_ADV.TESTOUT14_to_BLK-TL-MMCME2_ADV.TESTOUT14" output="BLK-TL-MMCME2_ADV.TESTOUT14"/>
        <direct input="MMCME2_ADV.TESTOUT15" name="MMCME2_ADV.TESTOUT15_to_BLK-TL-MMCME2_ADV.TESTOUT15" output="BLK-TL-MMCME2_ADV.TESTOUT15"/>
        <direct input="MMCME2_ADV.TESTOUT16" name="MMCME2_ADV.TESTOUT16_to_BLK-TL-MMCME2_ADV.TESTOUT16" output="BLK-TL-MMCME2_ADV.TESTOUT16"/>
        <direct input="MMCME2_ADV.TESTOUT17" name="MMCME2_ADV.TESTOUT17_to_BLK-TL-MMCME2_ADV.TESTOUT17" output="BLK-TL-MMCME2_ADV.TESTOUT17"/>
        <direct input="MMCME2_ADV.TESTOUT18" name="MMCME2_ADV.TESTOUT18_to_BLK-TL-MMCME2_ADV.TESTOUT18" output="BLK-TL-MMCME2_ADV.TESTOUT18"/>
        <direct input="MMCME2_ADV.TESTOUT19" name="MMCME2_ADV.TESTOUT19_to_BLK-TL-MMCME2_ADV.TESTOUT19" output="BLK-TL-MMCME2_ADV.TESTOUT19"/>
        <direct input="MMCME2_ADV.TESTOUT1" name="MMCME2_ADV.TESTOUT1_to_BLK-TL-MMCME2_ADV.TESTOUT1" output="BLK-TL-MMCME2_ADV.TESTOUT1"/>
        <direct input="MMCME2_ADV.TESTOUT20" name="MMCME2_ADV.TESTOUT20_to_BLK-TL-MMCME2_ADV.TESTOUT20" output="BLK-TL-MMCME2_ADV.TESTOUT20"/>
        <direct input="MMCME2_ADV.TESTOUT21" name="MMCME2_ADV.TESTOUT21_to_BLK-TL-MMCME2_ADV.TESTOUT21" output="BLK-TL-MMCME2_ADV.TESTOUT21"/>
        <direct input="MMCME2_ADV.TESTOUT22" name="MMCME2_ADV.TESTOUT22_to_BLK-TL-MMCME2_ADV.TESTOUT22" output="BLK-TL-MMCME2_ADV.TESTOUT22"/>
        <direct input="MMCME2_ADV.TESTOUT23" name="MMCME2_ADV.TESTOUT23_to_BLK-TL-MMCME2_ADV.TESTOUT23" output="BLK-TL-MMCME2_ADV.TESTOUT23"/>
        <direct input="MMCME2_ADV.TESTOUT24" name="MMCME2_ADV.TESTOUT24_to_BLK-TL-MMCME2_ADV.TESTOUT24" output="BLK-TL-MMCME2_ADV.TESTOUT24"/>
        <direct input="MMCME2_ADV.TESTOUT25" name="MMCME2_ADV.TESTOUT25_to_BLK-TL-MMCME2_ADV.TESTOUT25" output="BLK-TL-MMCME2_ADV.TESTOUT25"/>
        <direct input="MMCME2_ADV.TESTOUT26" name="MMCME2_ADV.TESTOUT26_to_BLK-TL-MMCME2_ADV.TESTOUT26" output="BLK-TL-MMCME2_ADV.TESTOUT26"/>
        <direct input="MMCME2_ADV.TESTOUT27" name="MMCME2_ADV.TESTOUT27_to_BLK-TL-MMCME2_ADV.TESTOUT27" output="BLK-TL-MMCME2_ADV.TESTOUT27"/>
        <direct input="MMCME2_ADV.TESTOUT28" name="MMCME2_ADV.TESTOUT28_to_BLK-TL-MMCME2_ADV.TESTOUT28" output="BLK-TL-MMCME2_ADV.TESTOUT28"/>
        <direct input="MMCME2_ADV.TESTOUT29" name="MMCME2_ADV.TESTOUT29_to_BLK-TL-MMCME2_ADV.TESTOUT29" output="BLK-TL-MMCME2_ADV.TESTOUT29"/>
        <direct input="MMCME2_ADV.TESTOUT2" name="MMCME2_ADV.TESTOUT2_to_BLK-TL-MMCME2_ADV.TESTOUT2" output="BLK-TL-MMCME2_ADV.TESTOUT2"/>
        <direct input="MMCME2_ADV.TESTOUT30" name="MMCME2_ADV.TESTOUT30_to_BLK-TL-MMCME2_ADV.TESTOUT30" output="BLK-TL-MMCME2_ADV.TESTOUT30"/>
        <direct input="MMCME2_ADV.TESTOUT31" name="MMCME2_ADV.TESTOUT31_to_BLK-TL-MMCME2_ADV.TESTOUT31" output="BLK-TL-MMCME2_ADV.TESTOUT31"/>
        <direct input="MMCME2_ADV.TESTOUT32" name="MMCME2_ADV.TESTOUT32_to_BLK-TL-MMCME2_ADV.TESTOUT32" output="BLK-TL-MMCME2_ADV.TESTOUT32"/>
        <direct input="MMCME2_ADV.TESTOUT33" name="MMCME2_ADV.TESTOUT33_to_BLK-TL-MMCME2_ADV.TESTOUT33" output="BLK-TL-MMCME2_ADV.TESTOUT33"/>
        <direct input="MMCME2_ADV.TESTOUT34" name="MMCME2_ADV.TESTOUT34_to_BLK-TL-MMCME2_ADV.TESTOUT34" output="BLK-TL-MMCME2_ADV.TESTOUT34"/>
        <direct input="MMCME2_ADV.TESTOUT35" name="MMCME2_ADV.TESTOUT35_to_BLK-TL-MMCME2_ADV.TESTOUT35" output="BLK-TL-MMCME2_ADV.TESTOUT35"/>
        <direct input="MMCME2_ADV.TESTOUT36" name="MMCME2_ADV.TESTOUT36_to_BLK-TL-MMCME2_ADV.TESTOUT36" output="BLK-TL-MMCME2_ADV.TESTOUT36"/>
        <direct input="MMCME2_ADV.TESTOUT37" name="MMCME2_ADV.TESTOUT37_to_BLK-TL-MMCME2_ADV.TESTOUT37" output="BLK-TL-MMCME2_ADV.TESTOUT37"/>
        <direct input="MMCME2_ADV.TESTOUT38" name="MMCME2_ADV.TESTOUT38_to_BLK-TL-MMCME2_ADV.TESTOUT38" output="BLK-TL-MMCME2_ADV.TESTOUT38"/>
        <direct input="MMCME2_ADV.TESTOUT39" name="MMCME2_ADV.TESTOUT39_to_BLK-TL-MMCME2_ADV.TESTOUT39" output="BLK-TL-MMCME2_ADV.TESTOUT39"/>
        <direct input="MMCME2_ADV.TESTOUT3" name="MMCME2_ADV.TESTOUT3_to_BLK-TL-MMCME2_ADV.TESTOUT3" output="BLK-TL-MMCME2_ADV.TESTOUT3"/>
        <direct input="MMCME2_ADV.TESTOUT40" name="MMCME2_ADV.TESTOUT40_to_BLK-TL-MMCME2_ADV.TESTOUT40" output="BLK-TL-MMCME2_ADV.TESTOUT40"/>
        <direct input="MMCME2_ADV.TESTOUT41" name="MMCME2_ADV.TESTOUT41_to_BLK-TL-MMCME2_ADV.TESTOUT41" output="BLK-TL-MMCME2_ADV.TESTOUT41"/>
        <direct input="MMCME2_ADV.TESTOUT42" name="MMCME2_ADV.TESTOUT42_to_BLK-TL-MMCME2_ADV.TESTOUT42" output="BLK-TL-MMCME2_ADV.TESTOUT42"/>
        <direct input="MMCME2_ADV.TESTOUT43" name="MMCME2_ADV.TESTOUT43_to_BLK-TL-MMCME2_ADV.TESTOUT43" output="BLK-TL-MMCME2_ADV.TESTOUT43"/>
        <direct input="MMCME2_ADV.TESTOUT44" name="MMCME2_ADV.TESTOUT44_to_BLK-TL-MMCME2_ADV.TESTOUT44" output="BLK-TL-MMCME2_ADV.TESTOUT44"/>
        <direct input="MMCME2_ADV.TESTOUT45" name="MMCME2_ADV.TESTOUT45_to_BLK-TL-MMCME2_ADV.TESTOUT45" output="BLK-TL-MMCME2_ADV.TESTOUT45"/>
        <direct input="MMCME2_ADV.TESTOUT46" name="MMCME2_ADV.TESTOUT46_to_BLK-TL-MMCME2_ADV.TESTOUT46" output="BLK-TL-MMCME2_ADV.TESTOUT46"/>
        <direct input="MMCME2_ADV.TESTOUT47" name="MMCME2_ADV.TESTOUT47_to_BLK-TL-MMCME2_ADV.TESTOUT47" output="BLK-TL-MMCME2_ADV.TESTOUT47"/>
        <direct input="MMCME2_ADV.TESTOUT48" name="MMCME2_ADV.TESTOUT48_to_BLK-TL-MMCME2_ADV.TESTOUT48" output="BLK-TL-MMCME2_ADV.TESTOUT48"/>
        <direct input="MMCME2_ADV.TESTOUT49" name="MMCME2_ADV.TESTOUT49_to_BLK-TL-MMCME2_ADV.TESTOUT49" output="BLK-TL-MMCME2_ADV.TESTOUT49"/>
        <direct input="MMCME2_ADV.TESTOUT4" name="MMCME2_ADV.TESTOUT4_to_BLK-TL-MMCME2_ADV.TESTOUT4" output="BLK-TL-MMCME2_ADV.TESTOUT4"/>
        <direct input="MMCME2_ADV.TESTOUT50" name="MMCME2_ADV.TESTOUT50_to_BLK-TL-MMCME2_ADV.TESTOUT50" output="BLK-TL-MMCME2_ADV.TESTOUT50"/>
        <direct input="MMCME2_ADV.TESTOUT51" name="MMCME2_ADV.TESTOUT51_to_BLK-TL-MMCME2_ADV.TESTOUT51" output="BLK-TL-MMCME2_ADV.TESTOUT51"/>
        <direct input="MMCME2_ADV.TESTOUT52" name="MMCME2_ADV.TESTOUT52_to_BLK-TL-MMCME2_ADV.TESTOUT52" output="BLK-TL-MMCME2_ADV.TESTOUT52"/>
        <direct input="MMCME2_ADV.TESTOUT53" name="MMCME2_ADV.TESTOUT53_to_BLK-TL-MMCME2_ADV.TESTOUT53" output="BLK-TL-MMCME2_ADV.TESTOUT53"/>
        <direct input="MMCME2_ADV.TESTOUT54" name="MMCME2_ADV.TESTOUT54_to_BLK-TL-MMCME2_ADV.TESTOUT54" output="BLK-TL-MMCME2_ADV.TESTOUT54"/>
        <direct input="MMCME2_ADV.TESTOUT55" name="MMCME2_ADV.TESTOUT55_to_BLK-TL-MMCME2_ADV.TESTOUT55" output="BLK-TL-MMCME2_ADV.TESTOUT55"/>
        <direct input="MMCME2_ADV.TESTOUT56" name="MMCME2_ADV.TESTOUT56_to_BLK-TL-MMCME2_ADV.TESTOUT56" output="BLK-TL-MMCME2_ADV.TESTOUT56"/>
        <direct input="MMCME2_ADV.TESTOUT57" name="MMCME2_ADV.TESTOUT57_to_BLK-TL-MMCME2_ADV.TESTOUT57" output="BLK-TL-MMCME2_ADV.TESTOUT57"/>
        <direct input="MMCME2_ADV.TESTOUT58" name="MMCME2_ADV.TESTOUT58_to_BLK-TL-MMCME2_ADV.TESTOUT58" output="BLK-TL-MMCME2_ADV.TESTOUT58"/>
        <direct input="MMCME2_ADV.TESTOUT59" name="MMCME2_ADV.TESTOUT59_to_BLK-TL-MMCME2_ADV.TESTOUT59" output="BLK-TL-MMCME2_ADV.TESTOUT59"/>
        <direct input="MMCME2_ADV.TESTOUT5" name="MMCME2_ADV.TESTOUT5_to_BLK-TL-MMCME2_ADV.TESTOUT5" output="BLK-TL-MMCME2_ADV.TESTOUT5"/>
        <direct input="MMCME2_ADV.TESTOUT60" name="MMCME2_ADV.TESTOUT60_to_BLK-TL-MMCME2_ADV.TESTOUT60" output="BLK-TL-MMCME2_ADV.TESTOUT60"/>
        <direct input="MMCME2_ADV.TESTOUT61" name="MMCME2_ADV.TESTOUT61_to_BLK-TL-MMCME2_ADV.TESTOUT61" output="BLK-TL-MMCME2_ADV.TESTOUT61"/>
        <direct input="MMCME2_ADV.TESTOUT62" name="MMCME2_ADV.TESTOUT62_to_BLK-TL-MMCME2_ADV.TESTOUT62" output="BLK-TL-MMCME2_ADV.TESTOUT62"/>
        <direct input="MMCME2_ADV.TESTOUT63" name="MMCME2_ADV.TESTOUT63_to_BLK-TL-MMCME2_ADV.TESTOUT63" output="BLK-TL-MMCME2_ADV.TESTOUT63"/>
        <direct input="MMCME2_ADV.TESTOUT6" name="MMCME2_ADV.TESTOUT6_to_BLK-TL-MMCME2_ADV.TESTOUT6" output="BLK-TL-MMCME2_ADV.TESTOUT6"/>
        <direct input="MMCME2_ADV.TESTOUT7" name="MMCME2_ADV.TESTOUT7_to_BLK-TL-MMCME2_ADV.TESTOUT7" output="BLK-TL-MMCME2_ADV.TESTOUT7"/>
        <direct input="MMCME2_ADV.TESTOUT8" name="MMCME2_ADV.TESTOUT8_to_BLK-TL-MMCME2_ADV.TESTOUT8" output="BLK-TL-MMCME2_ADV.TESTOUT8"/>
        <direct input="MMCME2_ADV.TESTOUT9" name="MMCME2_ADV.TESTOUT9_to_BLK-TL-MMCME2_ADV.TESTOUT9" output="BLK-TL-MMCME2_ADV.TESTOUT9"/>
        <direct input="MMCME2_ADV.TMUXOUT" name="MMCME2_ADV.TMUXOUT_to_BLK-TL-MMCME2_ADV.TMUXOUT" output="BLK-TL-MMCME2_ADV.TMUXOUT"/>
        <direct input="BLK-TL-MMCME2_ADV.CLKFBIN" name="BLK-TL-MMCME2_ADV.CLKFBIN_to_MMCME2_ADV.CLKFBIN" output="MMCME2_ADV.CLKFBIN"/>
        <direct input="BLK-TL-MMCME2_ADV.CLKIN1" name="BLK-TL-MMCME2_ADV.CLKIN1_to_MMCME2_ADV.CLKIN1" output="MMCME2_ADV.CLKIN1"/>
        <direct input="BLK-TL-MMCME2_ADV.CLKIN2" name="BLK-TL-MMCME2_ADV.CLKIN2_to_MMCME2_ADV.CLKIN2" output="MMCME2_ADV.CLKIN2"/>
        <direct input="BLK-TL-MMCME2_ADV.CLKINSEL" name="BLK-TL-MMCME2_ADV.CLKINSEL_to_MMCME2_ADV.CLKINSEL" output="MMCME2_ADV.CLKINSEL"/>
        <direct input="BLK-TL-MMCME2_ADV.DADDR0" name="BLK-TL-MMCME2_ADV.DADDR0_to_MMCME2_ADV.DADDR0" output="MMCME2_ADV.DADDR0"/>
        <direct input="BLK-TL-MMCME2_ADV.DADDR1" name="BLK-TL-MMCME2_ADV.DADDR1_to_MMCME2_ADV.DADDR1" output="MMCME2_ADV.DADDR1"/>
        <direct input="BLK-TL-MMCME2_ADV.DADDR2" name="BLK-TL-MMCME2_ADV.DADDR2_to_MMCME2_ADV.DADDR2" output="MMCME2_ADV.DADDR2"/>
        <direct input="BLK-TL-MMCME2_ADV.DADDR3" name="BLK-TL-MMCME2_ADV.DADDR3_to_MMCME2_ADV.DADDR3" output="MMCME2_ADV.DADDR3"/>
        <direct input="BLK-TL-MMCME2_ADV.DADDR4" name="BLK-TL-MMCME2_ADV.DADDR4_to_MMCME2_ADV.DADDR4" output="MMCME2_ADV.DADDR4"/>
        <direct input="BLK-TL-MMCME2_ADV.DADDR5" name="BLK-TL-MMCME2_ADV.DADDR5_to_MMCME2_ADV.DADDR5" output="MMCME2_ADV.DADDR5"/>
        <direct input="BLK-TL-MMCME2_ADV.DADDR6" name="BLK-TL-MMCME2_ADV.DADDR6_to_MMCME2_ADV.DADDR6" output="MMCME2_ADV.DADDR6"/>
        <direct input="BLK-TL-MMCME2_ADV.DCLK" name="BLK-TL-MMCME2_ADV.DCLK_to_MMCME2_ADV.DCLK" output="MMCME2_ADV.DCLK"/>
        <direct input="BLK-TL-MMCME2_ADV.DEN" name="BLK-TL-MMCME2_ADV.DEN_to_MMCME2_ADV.DEN" output="MMCME2_ADV.DEN"/>
        <direct input="BLK-TL-MMCME2_ADV.DI0" name="BLK-TL-MMCME2_ADV.DI0_to_MMCME2_ADV.DI0" output="MMCME2_ADV.DI0"/>
        <direct input="BLK-TL-MMCME2_ADV.DI10" name="BLK-TL-MMCME2_ADV.DI10_to_MMCME2_ADV.DI10" output="MMCME2_ADV.DI10"/>
        <direct input="BLK-TL-MMCME2_ADV.DI11" name="BLK-TL-MMCME2_ADV.DI11_to_MMCME2_ADV.DI11" output="MMCME2_ADV.DI11"/>
        <direct input="BLK-TL-MMCME2_ADV.DI12" name="BLK-TL-MMCME2_ADV.DI12_to_MMCME2_ADV.DI12" output="MMCME2_ADV.DI12"/>
        <direct input="BLK-TL-MMCME2_ADV.DI13" name="BLK-TL-MMCME2_ADV.DI13_to_MMCME2_ADV.DI13" output="MMCME2_ADV.DI13"/>
        <direct input="BLK-TL-MMCME2_ADV.DI14" name="BLK-TL-MMCME2_ADV.DI14_to_MMCME2_ADV.DI14" output="MMCME2_ADV.DI14"/>
        <direct input="BLK-TL-MMCME2_ADV.DI15" name="BLK-TL-MMCME2_ADV.DI15_to_MMCME2_ADV.DI15" output="MMCME2_ADV.DI15"/>
        <direct input="BLK-TL-MMCME2_ADV.DI1" name="BLK-TL-MMCME2_ADV.DI1_to_MMCME2_ADV.DI1" output="MMCME2_ADV.DI1"/>
        <direct input="BLK-TL-MMCME2_ADV.DI2" name="BLK-TL-MMCME2_ADV.DI2_to_MMCME2_ADV.DI2" output="MMCME2_ADV.DI2"/>
        <direct input="BLK-TL-MMCME2_ADV.DI3" name="BLK-TL-MMCME2_ADV.DI3_to_MMCME2_ADV.DI3" output="MMCME2_ADV.DI3"/>
        <direct input="BLK-TL-MMCME2_ADV.DI4" name="BLK-TL-MMCME2_ADV.DI4_to_MMCME2_ADV.DI4" output="MMCME2_ADV.DI4"/>
        <direct input="BLK-TL-MMCME2_ADV.DI5" name="BLK-TL-MMCME2_ADV.DI5_to_MMCME2_ADV.DI5" output="MMCME2_ADV.DI5"/>
        <direct input="BLK-TL-MMCME2_ADV.DI6" name="BLK-TL-MMCME2_ADV.DI6_to_MMCME2_ADV.DI6" output="MMCME2_ADV.DI6"/>
        <direct input="BLK-TL-MMCME2_ADV.DI7" name="BLK-TL-MMCME2_ADV.DI7_to_MMCME2_ADV.DI7" output="MMCME2_ADV.DI7"/>
        <direct input="BLK-TL-MMCME2_ADV.DI8" name="BLK-TL-MMCME2_ADV.DI8_to_MMCME2_ADV.DI8" output="MMCME2_ADV.DI8"/>
        <direct input="BLK-TL-MMCME2_ADV.DI9" name="BLK-TL-MMCME2_ADV.DI9_to_MMCME2_ADV.DI9" output="MMCME2_ADV.DI9"/>
        <direct input="BLK-TL-MMCME2_ADV.DWE" name="BLK-TL-MMCME2_ADV.DWE_to_MMCME2_ADV.DWE" output="MMCME2_ADV.DWE"/>
        <direct input="BLK-TL-MMCME2_ADV.PSCLK" name="BLK-TL-MMCME2_ADV.PSCLK_to_MMCME2_ADV.PSCLK" output="MMCME2_ADV.PSCLK"/>
        <direct input="BLK-TL-MMCME2_ADV.PSEN" name="BLK-TL-MMCME2_ADV.PSEN_to_MMCME2_ADV.PSEN" output="MMCME2_ADV.PSEN"/>
        <direct input="BLK-TL-MMCME2_ADV.PSINCDEC" name="BLK-TL-MMCME2_ADV.PSINCDEC_to_MMCME2_ADV.PSINCDEC" output="MMCME2_ADV.PSINCDEC"/>
        <direct input="BLK-TL-MMCME2_ADV.PWRDWN" name="BLK-TL-MMCME2_ADV.PWRDWN_to_MMCME2_ADV.PWRDWN" output="MMCME2_ADV.PWRDWN"/>
        <direct input="BLK-TL-MMCME2_ADV.RST" name="BLK-TL-MMCME2_ADV.RST_to_MMCME2_ADV.RST" output="MMCME2_ADV.RST"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN0" name="BLK-TL-MMCME2_ADV.TESTIN0_to_MMCME2_ADV.TESTIN0" output="MMCME2_ADV.TESTIN0"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN10" name="BLK-TL-MMCME2_ADV.TESTIN10_to_MMCME2_ADV.TESTIN10" output="MMCME2_ADV.TESTIN10"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN11" name="BLK-TL-MMCME2_ADV.TESTIN11_to_MMCME2_ADV.TESTIN11" output="MMCME2_ADV.TESTIN11"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN12" name="BLK-TL-MMCME2_ADV.TESTIN12_to_MMCME2_ADV.TESTIN12" output="MMCME2_ADV.TESTIN12"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN13" name="BLK-TL-MMCME2_ADV.TESTIN13_to_MMCME2_ADV.TESTIN13" output="MMCME2_ADV.TESTIN13"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN14" name="BLK-TL-MMCME2_ADV.TESTIN14_to_MMCME2_ADV.TESTIN14" output="MMCME2_ADV.TESTIN14"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN15" name="BLK-TL-MMCME2_ADV.TESTIN15_to_MMCME2_ADV.TESTIN15" output="MMCME2_ADV.TESTIN15"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN16" name="BLK-TL-MMCME2_ADV.TESTIN16_to_MMCME2_ADV.TESTIN16" output="MMCME2_ADV.TESTIN16"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN17" name="BLK-TL-MMCME2_ADV.TESTIN17_to_MMCME2_ADV.TESTIN17" output="MMCME2_ADV.TESTIN17"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN18" name="BLK-TL-MMCME2_ADV.TESTIN18_to_MMCME2_ADV.TESTIN18" output="MMCME2_ADV.TESTIN18"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN19" name="BLK-TL-MMCME2_ADV.TESTIN19_to_MMCME2_ADV.TESTIN19" output="MMCME2_ADV.TESTIN19"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN1" name="BLK-TL-MMCME2_ADV.TESTIN1_to_MMCME2_ADV.TESTIN1" output="MMCME2_ADV.TESTIN1"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN20" name="BLK-TL-MMCME2_ADV.TESTIN20_to_MMCME2_ADV.TESTIN20" output="MMCME2_ADV.TESTIN20"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN21" name="BLK-TL-MMCME2_ADV.TESTIN21_to_MMCME2_ADV.TESTIN21" output="MMCME2_ADV.TESTIN21"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN22" name="BLK-TL-MMCME2_ADV.TESTIN22_to_MMCME2_ADV.TESTIN22" output="MMCME2_ADV.TESTIN22"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN23" name="BLK-TL-MMCME2_ADV.TESTIN23_to_MMCME2_ADV.TESTIN23" output="MMCME2_ADV.TESTIN23"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN24" name="BLK-TL-MMCME2_ADV.TESTIN24_to_MMCME2_ADV.TESTIN24" output="MMCME2_ADV.TESTIN24"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN25" name="BLK-TL-MMCME2_ADV.TESTIN25_to_MMCME2_ADV.TESTIN25" output="MMCME2_ADV.TESTIN25"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN26" name="BLK-TL-MMCME2_ADV.TESTIN26_to_MMCME2_ADV.TESTIN26" output="MMCME2_ADV.TESTIN26"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN27" name="BLK-TL-MMCME2_ADV.TESTIN27_to_MMCME2_ADV.TESTIN27" output="MMCME2_ADV.TESTIN27"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN28" name="BLK-TL-MMCME2_ADV.TESTIN28_to_MMCME2_ADV.TESTIN28" output="MMCME2_ADV.TESTIN28"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN29" name="BLK-TL-MMCME2_ADV.TESTIN29_to_MMCME2_ADV.TESTIN29" output="MMCME2_ADV.TESTIN29"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN2" name="BLK-TL-MMCME2_ADV.TESTIN2_to_MMCME2_ADV.TESTIN2" output="MMCME2_ADV.TESTIN2"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN30" name="BLK-TL-MMCME2_ADV.TESTIN30_to_MMCME2_ADV.TESTIN30" output="MMCME2_ADV.TESTIN30"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN31" name="BLK-TL-MMCME2_ADV.TESTIN31_to_MMCME2_ADV.TESTIN31" output="MMCME2_ADV.TESTIN31"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN3" name="BLK-TL-MMCME2_ADV.TESTIN3_to_MMCME2_ADV.TESTIN3" output="MMCME2_ADV.TESTIN3"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN4" name="BLK-TL-MMCME2_ADV.TESTIN4_to_MMCME2_ADV.TESTIN4" output="MMCME2_ADV.TESTIN4"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN5" name="BLK-TL-MMCME2_ADV.TESTIN5_to_MMCME2_ADV.TESTIN5" output="MMCME2_ADV.TESTIN5"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN6" name="BLK-TL-MMCME2_ADV.TESTIN6_to_MMCME2_ADV.TESTIN6" output="MMCME2_ADV.TESTIN6"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN7" name="BLK-TL-MMCME2_ADV.TESTIN7_to_MMCME2_ADV.TESTIN7" output="MMCME2_ADV.TESTIN7"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN8" name="BLK-TL-MMCME2_ADV.TESTIN8_to_MMCME2_ADV.TESTIN8" output="MMCME2_ADV.TESTIN8"/>
        <direct input="BLK-TL-MMCME2_ADV.TESTIN9" name="BLK-TL-MMCME2_ADV.TESTIN9_to_MMCME2_ADV.TESTIN9" output="MMCME2_ADV.TESTIN9"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-HCLK_IOI3">
      <clock name="HCLK_IOI_IDELAYCTRL_REFCLK" num_pins="1"/>
      <clock name="HCLK_IOI_IDELAYCTRL_RST" num_pins="1"/>
      <output name="HCLK_IOI_IDELAYCTRL_DNPULSEOUT" num_pins="1"/>
      <output name="HCLK_IOI_IDELAYCTRL_OUTN1" num_pins="1"/>
      <output name="HCLK_IOI_IDELAYCTRL_OUTN65" num_pins="1"/>
      <output name="HCLK_IOI_IDELAYCTRL_RDY" num_pins="1"/>
      <output name="HCLK_IOI_IDELAYCTRL_UPPULSEOUT" num_pins="1"/>
      <pb_type blif_model=".subckt IDELAYCTRL" name="IDELAYCTRL" num_pb="1">
        <clock name="REFCLK" num_pins="1"/>
        <input name="RST" num_pins="1"/>
        <output name="RDY" num_pins="1"/>
        <metadata>
          <meta name="fasm_prefix">IDELAYCTRL_Y0</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="IDELAYCTRL.RDY" name="IDELAYCTRL.RDY_to_BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY" output="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY"/>
        <direct input="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_REFCLK" name="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_REFCLK_to_IDELAYCTRL.REFCLK" output="IDELAYCTRL.REFCLK"/>
        <direct input="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RST" name="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RST_to_IDELAYCTRL.RST" output="IDELAYCTRL.RST"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-GTPE2_COMMON">
      <clock name="DRPCLK" num_pins="1"/>
      <clock name="GTGREFCLK0" num_pins="1"/>
      <clock name="GTGREFCLK1" num_pins="1"/>
      <clock name="GTREFCLK0" num_pins="1"/>
      <clock name="GTREFCLK1" num_pins="1"/>
      <clock name="PLL0LOCKDETCLK" num_pins="1"/>
      <clock name="PLL0REFCLKSEL0" num_pins="1"/>
      <clock name="PLL0REFCLKSEL1" num_pins="1"/>
      <clock name="PLL0REFCLKSEL2" num_pins="1"/>
      <clock name="PLL1LOCKDETCLK" num_pins="1"/>
      <clock name="PLL1REFCLKSEL0" num_pins="1"/>
      <clock name="PLL1REFCLKSEL1" num_pins="1"/>
      <clock name="PLL1REFCLKSEL2" num_pins="1"/>
      <clock name="PLLCLKSPARE" num_pins="1"/>
      <clock name="PMASCANCLK0" num_pins="1"/>
      <clock name="PMASCANCLK1" num_pins="1"/>
      <input name="BGBYPASSB" num_pins="1"/>
      <input name="BGMONITORENB" num_pins="1"/>
      <input name="BGPDB" num_pins="1"/>
      <input name="BGRCALOVRD0" num_pins="1"/>
      <input name="BGRCALOVRD1" num_pins="1"/>
      <input name="BGRCALOVRD2" num_pins="1"/>
      <input name="BGRCALOVRD3" num_pins="1"/>
      <input name="BGRCALOVRD4" num_pins="1"/>
      <input name="BGRCALOVRDENB" num_pins="1"/>
      <input name="DRPADDR0" num_pins="1"/>
      <input name="DRPADDR1" num_pins="1"/>
      <input name="DRPADDR2" num_pins="1"/>
      <input name="DRPADDR3" num_pins="1"/>
      <input name="DRPADDR4" num_pins="1"/>
      <input name="DRPADDR5" num_pins="1"/>
      <input name="DRPADDR6" num_pins="1"/>
      <input name="DRPADDR7" num_pins="1"/>
      <input name="DRPDI0" num_pins="1"/>
      <input name="DRPDI1" num_pins="1"/>
      <input name="DRPDI10" num_pins="1"/>
      <input name="DRPDI11" num_pins="1"/>
      <input name="DRPDI12" num_pins="1"/>
      <input name="DRPDI13" num_pins="1"/>
      <input name="DRPDI14" num_pins="1"/>
      <input name="DRPDI15" num_pins="1"/>
      <input name="DRPDI2" num_pins="1"/>
      <input name="DRPDI3" num_pins="1"/>
      <input name="DRPDI4" num_pins="1"/>
      <input name="DRPDI5" num_pins="1"/>
      <input name="DRPDI6" num_pins="1"/>
      <input name="DRPDI7" num_pins="1"/>
      <input name="DRPDI8" num_pins="1"/>
      <input name="DRPDI9" num_pins="1"/>
      <input name="DRPEN" num_pins="1"/>
      <input name="DRPWE" num_pins="1"/>
      <input name="PLL0LOCKEN" num_pins="1"/>
      <input name="PLL0PD" num_pins="1"/>
      <input name="PLL0RESET" num_pins="1"/>
      <input name="PLL1LOCKEN" num_pins="1"/>
      <input name="PLL1PD" num_pins="1"/>
      <input name="PLL1RESET" num_pins="1"/>
      <input name="PLLRSVD10" num_pins="1"/>
      <input name="PLLRSVD11" num_pins="1"/>
      <input name="PLLRSVD110" num_pins="1"/>
      <input name="PLLRSVD111" num_pins="1"/>
      <input name="PLLRSVD112" num_pins="1"/>
      <input name="PLLRSVD113" num_pins="1"/>
      <input name="PLLRSVD114" num_pins="1"/>
      <input name="PLLRSVD115" num_pins="1"/>
      <input name="PLLRSVD12" num_pins="1"/>
      <input name="PLLRSVD13" num_pins="1"/>
      <input name="PLLRSVD14" num_pins="1"/>
      <input name="PLLRSVD15" num_pins="1"/>
      <input name="PLLRSVD16" num_pins="1"/>
      <input name="PLLRSVD17" num_pins="1"/>
      <input name="PLLRSVD18" num_pins="1"/>
      <input name="PLLRSVD19" num_pins="1"/>
      <input name="PLLRSVD20" num_pins="1"/>
      <input name="PLLRSVD21" num_pins="1"/>
      <input name="PLLRSVD22" num_pins="1"/>
      <input name="PLLRSVD23" num_pins="1"/>
      <input name="PLLRSVD24" num_pins="1"/>
      <input name="PMARSVD0" num_pins="1"/>
      <input name="PMARSVD1" num_pins="1"/>
      <input name="PMARSVD2" num_pins="1"/>
      <input name="PMARSVD3" num_pins="1"/>
      <input name="PMARSVD4" num_pins="1"/>
      <input name="PMARSVD5" num_pins="1"/>
      <input name="PMARSVD6" num_pins="1"/>
      <input name="PMARSVD7" num_pins="1"/>
      <input name="PMASCANENB" num_pins="1"/>
      <input name="PMASCANIN0" num_pins="1"/>
      <input name="PMASCANIN1" num_pins="1"/>
      <input name="PMASCANIN2" num_pins="1"/>
      <input name="PMASCANIN3" num_pins="1"/>
      <input name="PMASCANIN4" num_pins="1"/>
      <input name="QDPMASCANMODEB" num_pins="1"/>
      <input name="QDPMASCANRSTEN" num_pins="1"/>
      <input name="RCALENB" num_pins="1"/>
      <output name="DMONITOROUT0" num_pins="1"/>
      <output name="DMONITOROUT1" num_pins="1"/>
      <output name="DMONITOROUT2" num_pins="1"/>
      <output name="DMONITOROUT3" num_pins="1"/>
      <output name="DMONITOROUT4" num_pins="1"/>
      <output name="DMONITOROUT5" num_pins="1"/>
      <output name="DMONITOROUT6" num_pins="1"/>
      <output name="DMONITOROUT7" num_pins="1"/>
      <output name="DRPDO0" num_pins="1"/>
      <output name="DRPDO1" num_pins="1"/>
      <output name="DRPDO10" num_pins="1"/>
      <output name="DRPDO11" num_pins="1"/>
      <output name="DRPDO12" num_pins="1"/>
      <output name="DRPDO13" num_pins="1"/>
      <output name="DRPDO14" num_pins="1"/>
      <output name="DRPDO15" num_pins="1"/>
      <output name="DRPDO2" num_pins="1"/>
      <output name="DRPDO3" num_pins="1"/>
      <output name="DRPDO4" num_pins="1"/>
      <output name="DRPDO5" num_pins="1"/>
      <output name="DRPDO6" num_pins="1"/>
      <output name="DRPDO7" num_pins="1"/>
      <output name="DRPDO8" num_pins="1"/>
      <output name="DRPDO9" num_pins="1"/>
      <output name="DRPRDY" num_pins="1"/>
      <output name="PLL0FBCLKLOST" num_pins="1"/>
      <output name="PLL0LOCK" num_pins="1"/>
      <output name="PLL0OUTCLK" num_pins="1"/>
      <output name="PLL0OUTREFCLK" num_pins="1"/>
      <output name="PLL0REFCLKLOST" num_pins="1"/>
      <output name="PLL1FBCLKLOST" num_pins="1"/>
      <output name="PLL1LOCK" num_pins="1"/>
      <output name="PLL1OUTCLK" num_pins="1"/>
      <output name="PLL1OUTREFCLK" num_pins="1"/>
      <output name="PLL1REFCLKLOST" num_pins="1"/>
      <output name="PMARSVDOUT0" num_pins="1"/>
      <output name="PMARSVDOUT1" num_pins="1"/>
      <output name="PMARSVDOUT10" num_pins="1"/>
      <output name="PMARSVDOUT11" num_pins="1"/>
      <output name="PMARSVDOUT12" num_pins="1"/>
      <output name="PMARSVDOUT13" num_pins="1"/>
      <output name="PMARSVDOUT14" num_pins="1"/>
      <output name="PMARSVDOUT15" num_pins="1"/>
      <output name="PMARSVDOUT2" num_pins="1"/>
      <output name="PMARSVDOUT3" num_pins="1"/>
      <output name="PMARSVDOUT4" num_pins="1"/>
      <output name="PMARSVDOUT5" num_pins="1"/>
      <output name="PMARSVDOUT6" num_pins="1"/>
      <output name="PMARSVDOUT7" num_pins="1"/>
      <output name="PMARSVDOUT8" num_pins="1"/>
      <output name="PMARSVDOUT9" num_pins="1"/>
      <output name="PMASCANOUT0" num_pins="1"/>
      <output name="PMASCANOUT1" num_pins="1"/>
      <output name="PMASCANOUT2" num_pins="1"/>
      <output name="PMASCANOUT3" num_pins="1"/>
      <output name="PMASCANOUT4" num_pins="1"/>
      <output name="REFCLKOUTMONITOR0" num_pins="1"/>
      <output name="REFCLKOUTMONITOR1" num_pins="1"/>
      <pb_type blif_model=".subckt GTPE2_COMMON_VPR" name="GTPE2_COMMON" num_pb="1">
        <clock name="DRPCLK" num_pins="1"/>
        <clock name="GTGREFCLK0" num_pins="1"/>
        <clock name="GTGREFCLK1" num_pins="1"/>
        <clock name="GTREFCLK0" num_pins="1"/>
        <clock name="GTREFCLK1" num_pins="1"/>
        <clock name="PLL0LOCKDETCLK" num_pins="1"/>
        <clock name="PLL1LOCKDETCLK" num_pins="1"/>
        <input name="BGBYPASSB" num_pins="1"/>
        <input name="BGMONITORENB" num_pins="1"/>
        <input name="BGPDB" num_pins="1"/>
        <input name="BGRCALOVRD" num_pins="5"/>
        <input name="BGRCALOVRDENB" num_pins="1"/>
        <input name="DRPADDR" num_pins="8"/>
        <input name="DRPDI" num_pins="16"/>
        <input name="DRPEN" num_pins="1"/>
        <input name="DRPWE" num_pins="1"/>
        <input name="PLL0LOCKEN" num_pins="1"/>
        <input name="PLL0PD" num_pins="1"/>
        <input name="PLL0REFCLKSEL" num_pins="3"/>
        <input name="PLL0RESET" num_pins="1"/>
        <input name="PLL1LOCKEN" num_pins="1"/>
        <input name="PLL1PD" num_pins="1"/>
        <input name="PLL1REFCLKSEL" num_pins="3"/>
        <input name="PLL1RESET" num_pins="1"/>
        <input name="PMARSVD" num_pins="8"/>
        <input name="RCALENB" num_pins="1"/>
        <output name="DMONITOROUT" num_pins="8"/>
        <output name="DRPDO" num_pins="16"/>
        <output name="DRPRDY" num_pins="1"/>
        <output name="PLL0FBCLKLOST" num_pins="1"/>
        <output name="PLL0LOCK" num_pins="1"/>
        <output name="PLL0OUTCLK" num_pins="1"/>
        <output name="PLL0OUTREFCLK" num_pins="1"/>
        <output name="PLL0REFCLKLOST" num_pins="1"/>
        <output name="PLL1FBCLKLOST" num_pins="1"/>
        <output name="PLL1LOCK" num_pins="1"/>
        <output name="PLL1OUTCLK" num_pins="1"/>
        <output name="PLL1OUTREFCLK" num_pins="1"/>
        <output name="PLL1REFCLKLOST" num_pins="1"/>
        <output name="PMARSVDOUT" num_pins="16"/>
        <output name="REFCLKOUTMONITOR0" num_pins="1"/>
        <output name="REFCLKOUTMONITOR1" num_pins="1"/>
        <metadata>
          <meta name="fasm_features">
      IN_USE
    </meta>
          <meta name="fasm_params">
      BIAS_CFG[63:0] = BIAS_CFG
      COMMON_CFG[31:0] = COMMON_CFG
      PLL0_CFG[26:0] = PLL0_CFG
      PLL0_DMON_CFG[0:0] = PLL0_DMON_CFG
      PLL0_FBDIV[5:0] = PLL0_FBDIV
      PLL0_FBDIV_45[0:0] = PLL0_FBDIV_45
      PLL0_INIT_CFG[23:0] = PLL0_INIT_CFG
      PLL0_LOCK_CFG[8:0] = PLL0_LOCK_CFG
      PLL0_REFCLK_DIV[4:0] = PLL0_REFCLK_DIV
      PLL1_CFG[26:0] = PLL1_CFG
      PLL1_DMON_CFG[0:0] = PLL1_DMON_CFG
      PLL1_FBDIV[5:0] = PLL1_FBDIV
      PLL1_FBDIV_45[0:0] = PLL1_FBDIV_45
      PLL1_INIT_CFG[23:0] = PLL1_INIT_CFG
      PLL1_LOCK_CFG[8:0] = PLL1_LOCK_CFG
      PLL1_REFCLK_DIV[4:0] = PLL1_REFCLK_DIV
      PLL_CLKOUT_CFG[7:0] = PLL_CLKOUT_CFG
      RSVD_ATTR0[15:0] = RSVD_ATTR0
      RSVD_ATTR1[15:0] = RSVD_ATTR1
      INV_DRPCLK = INV_DRPCLK
      INV_PLL1LOCKDETCLK = INV_PLL1LOCKDETCLK
      INV_PLL0LOCKDETCLK = INV_PLL0LOCKDETCLK
      GTREFCLK0_USED = GTREFCLK0_USED
      GTREFCLK1_USED = GTREFCLK1_USED
      BOTH_GTREFCLK_USED = BOTH_GTREFCLK_USED
      IBUFDS_GTE2.CLKSWING_CFG[1:0] = IBUFDS_GTE2_CLKSWING_CFG
      ENABLE_DRP = ENABLE_DRP
    </meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="GTPE2_COMMON.DMONITOROUT[0]" name="GTPE2_COMMON.DMONITOROUT[0]_to_BLK-TL-GTPE2_COMMON.DMONITOROUT0" output="BLK-TL-GTPE2_COMMON.DMONITOROUT0"/>
        <direct input="GTPE2_COMMON.DMONITOROUT[1]" name="GTPE2_COMMON.DMONITOROUT[1]_to_BLK-TL-GTPE2_COMMON.DMONITOROUT1" output="BLK-TL-GTPE2_COMMON.DMONITOROUT1"/>
        <direct input="GTPE2_COMMON.DMONITOROUT[2]" name="GTPE2_COMMON.DMONITOROUT[2]_to_BLK-TL-GTPE2_COMMON.DMONITOROUT2" output="BLK-TL-GTPE2_COMMON.DMONITOROUT2"/>
        <direct input="GTPE2_COMMON.DMONITOROUT[3]" name="GTPE2_COMMON.DMONITOROUT[3]_to_BLK-TL-GTPE2_COMMON.DMONITOROUT3" output="BLK-TL-GTPE2_COMMON.DMONITOROUT3"/>
        <direct input="GTPE2_COMMON.DMONITOROUT[4]" name="GTPE2_COMMON.DMONITOROUT[4]_to_BLK-TL-GTPE2_COMMON.DMONITOROUT4" output="BLK-TL-GTPE2_COMMON.DMONITOROUT4"/>
        <direct input="GTPE2_COMMON.DMONITOROUT[5]" name="GTPE2_COMMON.DMONITOROUT[5]_to_BLK-TL-GTPE2_COMMON.DMONITOROUT5" output="BLK-TL-GTPE2_COMMON.DMONITOROUT5"/>
        <direct input="GTPE2_COMMON.DMONITOROUT[6]" name="GTPE2_COMMON.DMONITOROUT[6]_to_BLK-TL-GTPE2_COMMON.DMONITOROUT6" output="BLK-TL-GTPE2_COMMON.DMONITOROUT6"/>
        <direct input="GTPE2_COMMON.DMONITOROUT[7]" name="GTPE2_COMMON.DMONITOROUT[7]_to_BLK-TL-GTPE2_COMMON.DMONITOROUT7" output="BLK-TL-GTPE2_COMMON.DMONITOROUT7"/>
        <direct input="GTPE2_COMMON.DRPDO[0]" name="GTPE2_COMMON.DRPDO[0]_to_BLK-TL-GTPE2_COMMON.DRPDO0" output="BLK-TL-GTPE2_COMMON.DRPDO0"/>
        <direct input="GTPE2_COMMON.DRPDO[10]" name="GTPE2_COMMON.DRPDO[10]_to_BLK-TL-GTPE2_COMMON.DRPDO10" output="BLK-TL-GTPE2_COMMON.DRPDO10"/>
        <direct input="GTPE2_COMMON.DRPDO[11]" name="GTPE2_COMMON.DRPDO[11]_to_BLK-TL-GTPE2_COMMON.DRPDO11" output="BLK-TL-GTPE2_COMMON.DRPDO11"/>
        <direct input="GTPE2_COMMON.DRPDO[12]" name="GTPE2_COMMON.DRPDO[12]_to_BLK-TL-GTPE2_COMMON.DRPDO12" output="BLK-TL-GTPE2_COMMON.DRPDO12"/>
        <direct input="GTPE2_COMMON.DRPDO[13]" name="GTPE2_COMMON.DRPDO[13]_to_BLK-TL-GTPE2_COMMON.DRPDO13" output="BLK-TL-GTPE2_COMMON.DRPDO13"/>
        <direct input="GTPE2_COMMON.DRPDO[14]" name="GTPE2_COMMON.DRPDO[14]_to_BLK-TL-GTPE2_COMMON.DRPDO14" output="BLK-TL-GTPE2_COMMON.DRPDO14"/>
        <direct input="GTPE2_COMMON.DRPDO[15]" name="GTPE2_COMMON.DRPDO[15]_to_BLK-TL-GTPE2_COMMON.DRPDO15" output="BLK-TL-GTPE2_COMMON.DRPDO15"/>
        <direct input="GTPE2_COMMON.DRPDO[1]" name="GTPE2_COMMON.DRPDO[1]_to_BLK-TL-GTPE2_COMMON.DRPDO1" output="BLK-TL-GTPE2_COMMON.DRPDO1"/>
        <direct input="GTPE2_COMMON.DRPDO[2]" name="GTPE2_COMMON.DRPDO[2]_to_BLK-TL-GTPE2_COMMON.DRPDO2" output="BLK-TL-GTPE2_COMMON.DRPDO2"/>
        <direct input="GTPE2_COMMON.DRPDO[3]" name="GTPE2_COMMON.DRPDO[3]_to_BLK-TL-GTPE2_COMMON.DRPDO3" output="BLK-TL-GTPE2_COMMON.DRPDO3"/>
        <direct input="GTPE2_COMMON.DRPDO[4]" name="GTPE2_COMMON.DRPDO[4]_to_BLK-TL-GTPE2_COMMON.DRPDO4" output="BLK-TL-GTPE2_COMMON.DRPDO4"/>
        <direct input="GTPE2_COMMON.DRPDO[5]" name="GTPE2_COMMON.DRPDO[5]_to_BLK-TL-GTPE2_COMMON.DRPDO5" output="BLK-TL-GTPE2_COMMON.DRPDO5"/>
        <direct input="GTPE2_COMMON.DRPDO[6]" name="GTPE2_COMMON.DRPDO[6]_to_BLK-TL-GTPE2_COMMON.DRPDO6" output="BLK-TL-GTPE2_COMMON.DRPDO6"/>
        <direct input="GTPE2_COMMON.DRPDO[7]" name="GTPE2_COMMON.DRPDO[7]_to_BLK-TL-GTPE2_COMMON.DRPDO7" output="BLK-TL-GTPE2_COMMON.DRPDO7"/>
        <direct input="GTPE2_COMMON.DRPDO[8]" name="GTPE2_COMMON.DRPDO[8]_to_BLK-TL-GTPE2_COMMON.DRPDO8" output="BLK-TL-GTPE2_COMMON.DRPDO8"/>
        <direct input="GTPE2_COMMON.DRPDO[9]" name="GTPE2_COMMON.DRPDO[9]_to_BLK-TL-GTPE2_COMMON.DRPDO9" output="BLK-TL-GTPE2_COMMON.DRPDO9"/>
        <direct input="GTPE2_COMMON.DRPRDY" name="GTPE2_COMMON.DRPRDY_to_BLK-TL-GTPE2_COMMON.DRPRDY" output="BLK-TL-GTPE2_COMMON.DRPRDY"/>
        <direct input="GTPE2_COMMON.PLL0FBCLKLOST" name="GTPE2_COMMON.PLL0FBCLKLOST_to_BLK-TL-GTPE2_COMMON.PLL0FBCLKLOST" output="BLK-TL-GTPE2_COMMON.PLL0FBCLKLOST"/>
        <direct input="GTPE2_COMMON.PLL0LOCK" name="GTPE2_COMMON.PLL0LOCK_to_BLK-TL-GTPE2_COMMON.PLL0LOCK" output="BLK-TL-GTPE2_COMMON.PLL0LOCK"/>
        <direct input="GTPE2_COMMON.PLL0OUTCLK" name="GTPE2_COMMON.PLL0OUTCLK_to_BLK-TL-GTPE2_COMMON.PLL0OUTCLK" output="BLK-TL-GTPE2_COMMON.PLL0OUTCLK"/>
        <direct input="GTPE2_COMMON.PLL0OUTREFCLK" name="GTPE2_COMMON.PLL0OUTREFCLK_to_BLK-TL-GTPE2_COMMON.PLL0OUTREFCLK" output="BLK-TL-GTPE2_COMMON.PLL0OUTREFCLK"/>
        <direct input="GTPE2_COMMON.PLL0REFCLKLOST" name="GTPE2_COMMON.PLL0REFCLKLOST_to_BLK-TL-GTPE2_COMMON.PLL0REFCLKLOST" output="BLK-TL-GTPE2_COMMON.PLL0REFCLKLOST"/>
        <direct input="GTPE2_COMMON.PLL1FBCLKLOST" name="GTPE2_COMMON.PLL1FBCLKLOST_to_BLK-TL-GTPE2_COMMON.PLL1FBCLKLOST" output="BLK-TL-GTPE2_COMMON.PLL1FBCLKLOST"/>
        <direct input="GTPE2_COMMON.PLL1LOCK" name="GTPE2_COMMON.PLL1LOCK_to_BLK-TL-GTPE2_COMMON.PLL1LOCK" output="BLK-TL-GTPE2_COMMON.PLL1LOCK"/>
        <direct input="GTPE2_COMMON.PLL1OUTCLK" name="GTPE2_COMMON.PLL1OUTCLK_to_BLK-TL-GTPE2_COMMON.PLL1OUTCLK" output="BLK-TL-GTPE2_COMMON.PLL1OUTCLK"/>
        <direct input="GTPE2_COMMON.PLL1OUTREFCLK" name="GTPE2_COMMON.PLL1OUTREFCLK_to_BLK-TL-GTPE2_COMMON.PLL1OUTREFCLK" output="BLK-TL-GTPE2_COMMON.PLL1OUTREFCLK"/>
        <direct input="GTPE2_COMMON.PLL1REFCLKLOST" name="GTPE2_COMMON.PLL1REFCLKLOST_to_BLK-TL-GTPE2_COMMON.PLL1REFCLKLOST" output="BLK-TL-GTPE2_COMMON.PLL1REFCLKLOST"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[0]" name="GTPE2_COMMON.PMARSVDOUT[0]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT0" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT0"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[10]" name="GTPE2_COMMON.PMARSVDOUT[10]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT10" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT10"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[11]" name="GTPE2_COMMON.PMARSVDOUT[11]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT11" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT11"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[12]" name="GTPE2_COMMON.PMARSVDOUT[12]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT12" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT12"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[13]" name="GTPE2_COMMON.PMARSVDOUT[13]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT13" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT13"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[14]" name="GTPE2_COMMON.PMARSVDOUT[14]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT14" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT14"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[15]" name="GTPE2_COMMON.PMARSVDOUT[15]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT15" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT15"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[1]" name="GTPE2_COMMON.PMARSVDOUT[1]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT1" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT1"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[2]" name="GTPE2_COMMON.PMARSVDOUT[2]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT2" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT2"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[3]" name="GTPE2_COMMON.PMARSVDOUT[3]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT3" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT3"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[4]" name="GTPE2_COMMON.PMARSVDOUT[4]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT4" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT4"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[5]" name="GTPE2_COMMON.PMARSVDOUT[5]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT5" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT5"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[6]" name="GTPE2_COMMON.PMARSVDOUT[6]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT6" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT6"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[7]" name="GTPE2_COMMON.PMARSVDOUT[7]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT7" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT7"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[8]" name="GTPE2_COMMON.PMARSVDOUT[8]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT8" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT8"/>
        <direct input="GTPE2_COMMON.PMARSVDOUT[9]" name="GTPE2_COMMON.PMARSVDOUT[9]_to_BLK-TL-GTPE2_COMMON.PMARSVDOUT9" output="BLK-TL-GTPE2_COMMON.PMARSVDOUT9"/>
        <direct input="GTPE2_COMMON.REFCLKOUTMONITOR0" name="GTPE2_COMMON.REFCLKOUTMONITOR0_to_BLK-TL-GTPE2_COMMON.REFCLKOUTMONITOR0" output="BLK-TL-GTPE2_COMMON.REFCLKOUTMONITOR0"/>
        <direct input="GTPE2_COMMON.REFCLKOUTMONITOR1" name="GTPE2_COMMON.REFCLKOUTMONITOR1_to_BLK-TL-GTPE2_COMMON.REFCLKOUTMONITOR1" output="BLK-TL-GTPE2_COMMON.REFCLKOUTMONITOR1"/>
        <direct input="BLK-TL-GTPE2_COMMON.BGBYPASSB" name="BLK-TL-GTPE2_COMMON.BGBYPASSB_to_GTPE2_COMMON.BGBYPASSB" output="GTPE2_COMMON.BGBYPASSB"/>
        <direct input="BLK-TL-GTPE2_COMMON.BGMONITORENB" name="BLK-TL-GTPE2_COMMON.BGMONITORENB_to_GTPE2_COMMON.BGMONITORENB" output="GTPE2_COMMON.BGMONITORENB"/>
        <direct input="BLK-TL-GTPE2_COMMON.BGPDB" name="BLK-TL-GTPE2_COMMON.BGPDB_to_GTPE2_COMMON.BGPDB" output="GTPE2_COMMON.BGPDB"/>
        <direct input="BLK-TL-GTPE2_COMMON.BGRCALOVRDENB" name="BLK-TL-GTPE2_COMMON.BGRCALOVRDENB_to_GTPE2_COMMON.BGRCALOVRDENB" output="GTPE2_COMMON.BGRCALOVRDENB"/>
        <direct input="BLK-TL-GTPE2_COMMON.BGRCALOVRD0" name="BLK-TL-GTPE2_COMMON.BGRCALOVRD0_to_GTPE2_COMMON.BGRCALOVRD[0]" output="GTPE2_COMMON.BGRCALOVRD[0]"/>
        <direct input="BLK-TL-GTPE2_COMMON.BGRCALOVRD1" name="BLK-TL-GTPE2_COMMON.BGRCALOVRD1_to_GTPE2_COMMON.BGRCALOVRD[1]" output="GTPE2_COMMON.BGRCALOVRD[1]"/>
        <direct input="BLK-TL-GTPE2_COMMON.BGRCALOVRD2" name="BLK-TL-GTPE2_COMMON.BGRCALOVRD2_to_GTPE2_COMMON.BGRCALOVRD[2]" output="GTPE2_COMMON.BGRCALOVRD[2]"/>
        <direct input="BLK-TL-GTPE2_COMMON.BGRCALOVRD3" name="BLK-TL-GTPE2_COMMON.BGRCALOVRD3_to_GTPE2_COMMON.BGRCALOVRD[3]" output="GTPE2_COMMON.BGRCALOVRD[3]"/>
        <direct input="BLK-TL-GTPE2_COMMON.BGRCALOVRD4" name="BLK-TL-GTPE2_COMMON.BGRCALOVRD4_to_GTPE2_COMMON.BGRCALOVRD[4]" output="GTPE2_COMMON.BGRCALOVRD[4]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPADDR0" name="BLK-TL-GTPE2_COMMON.DRPADDR0_to_GTPE2_COMMON.DRPADDR[0]" output="GTPE2_COMMON.DRPADDR[0]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPADDR1" name="BLK-TL-GTPE2_COMMON.DRPADDR1_to_GTPE2_COMMON.DRPADDR[1]" output="GTPE2_COMMON.DRPADDR[1]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPADDR2" name="BLK-TL-GTPE2_COMMON.DRPADDR2_to_GTPE2_COMMON.DRPADDR[2]" output="GTPE2_COMMON.DRPADDR[2]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPADDR3" name="BLK-TL-GTPE2_COMMON.DRPADDR3_to_GTPE2_COMMON.DRPADDR[3]" output="GTPE2_COMMON.DRPADDR[3]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPADDR4" name="BLK-TL-GTPE2_COMMON.DRPADDR4_to_GTPE2_COMMON.DRPADDR[4]" output="GTPE2_COMMON.DRPADDR[4]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPADDR5" name="BLK-TL-GTPE2_COMMON.DRPADDR5_to_GTPE2_COMMON.DRPADDR[5]" output="GTPE2_COMMON.DRPADDR[5]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPADDR6" name="BLK-TL-GTPE2_COMMON.DRPADDR6_to_GTPE2_COMMON.DRPADDR[6]" output="GTPE2_COMMON.DRPADDR[6]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPADDR7" name="BLK-TL-GTPE2_COMMON.DRPADDR7_to_GTPE2_COMMON.DRPADDR[7]" output="GTPE2_COMMON.DRPADDR[7]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPCLK" name="BLK-TL-GTPE2_COMMON.DRPCLK_to_GTPE2_COMMON.DRPCLK" output="GTPE2_COMMON.DRPCLK"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI0" name="BLK-TL-GTPE2_COMMON.DRPDI0_to_GTPE2_COMMON.DRPDI[0]" output="GTPE2_COMMON.DRPDI[0]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI10" name="BLK-TL-GTPE2_COMMON.DRPDI10_to_GTPE2_COMMON.DRPDI[10]" output="GTPE2_COMMON.DRPDI[10]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI11" name="BLK-TL-GTPE2_COMMON.DRPDI11_to_GTPE2_COMMON.DRPDI[11]" output="GTPE2_COMMON.DRPDI[11]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI12" name="BLK-TL-GTPE2_COMMON.DRPDI12_to_GTPE2_COMMON.DRPDI[12]" output="GTPE2_COMMON.DRPDI[12]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI13" name="BLK-TL-GTPE2_COMMON.DRPDI13_to_GTPE2_COMMON.DRPDI[13]" output="GTPE2_COMMON.DRPDI[13]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI14" name="BLK-TL-GTPE2_COMMON.DRPDI14_to_GTPE2_COMMON.DRPDI[14]" output="GTPE2_COMMON.DRPDI[14]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI15" name="BLK-TL-GTPE2_COMMON.DRPDI15_to_GTPE2_COMMON.DRPDI[15]" output="GTPE2_COMMON.DRPDI[15]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI1" name="BLK-TL-GTPE2_COMMON.DRPDI1_to_GTPE2_COMMON.DRPDI[1]" output="GTPE2_COMMON.DRPDI[1]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI2" name="BLK-TL-GTPE2_COMMON.DRPDI2_to_GTPE2_COMMON.DRPDI[2]" output="GTPE2_COMMON.DRPDI[2]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI3" name="BLK-TL-GTPE2_COMMON.DRPDI3_to_GTPE2_COMMON.DRPDI[3]" output="GTPE2_COMMON.DRPDI[3]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI4" name="BLK-TL-GTPE2_COMMON.DRPDI4_to_GTPE2_COMMON.DRPDI[4]" output="GTPE2_COMMON.DRPDI[4]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI5" name="BLK-TL-GTPE2_COMMON.DRPDI5_to_GTPE2_COMMON.DRPDI[5]" output="GTPE2_COMMON.DRPDI[5]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI6" name="BLK-TL-GTPE2_COMMON.DRPDI6_to_GTPE2_COMMON.DRPDI[6]" output="GTPE2_COMMON.DRPDI[6]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI7" name="BLK-TL-GTPE2_COMMON.DRPDI7_to_GTPE2_COMMON.DRPDI[7]" output="GTPE2_COMMON.DRPDI[7]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI8" name="BLK-TL-GTPE2_COMMON.DRPDI8_to_GTPE2_COMMON.DRPDI[8]" output="GTPE2_COMMON.DRPDI[8]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPDI9" name="BLK-TL-GTPE2_COMMON.DRPDI9_to_GTPE2_COMMON.DRPDI[9]" output="GTPE2_COMMON.DRPDI[9]"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPEN" name="BLK-TL-GTPE2_COMMON.DRPEN_to_GTPE2_COMMON.DRPEN" output="GTPE2_COMMON.DRPEN"/>
        <direct input="BLK-TL-GTPE2_COMMON.DRPWE" name="BLK-TL-GTPE2_COMMON.DRPWE_to_GTPE2_COMMON.DRPWE" output="GTPE2_COMMON.DRPWE"/>
        <direct input="BLK-TL-GTPE2_COMMON.GTGREFCLK0" name="BLK-TL-GTPE2_COMMON.GTGREFCLK0_to_GTPE2_COMMON.GTGREFCLK0" output="GTPE2_COMMON.GTGREFCLK0"/>
        <direct input="BLK-TL-GTPE2_COMMON.GTGREFCLK1" name="BLK-TL-GTPE2_COMMON.GTGREFCLK1_to_GTPE2_COMMON.GTGREFCLK1" output="GTPE2_COMMON.GTGREFCLK1"/>
        <direct input="BLK-TL-GTPE2_COMMON.GTREFCLK0" name="BLK-TL-GTPE2_COMMON.GTREFCLK0_to_GTPE2_COMMON.GTREFCLK0" output="GTPE2_COMMON.GTREFCLK0"/>
        <direct input="BLK-TL-GTPE2_COMMON.GTREFCLK1" name="BLK-TL-GTPE2_COMMON.GTREFCLK1_to_GTPE2_COMMON.GTREFCLK1" output="GTPE2_COMMON.GTREFCLK1"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL0LOCKDETCLK" name="BLK-TL-GTPE2_COMMON.PLL0LOCKDETCLK_to_GTPE2_COMMON.PLL0LOCKDETCLK" output="GTPE2_COMMON.PLL0LOCKDETCLK"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL0LOCKEN" name="BLK-TL-GTPE2_COMMON.PLL0LOCKEN_to_GTPE2_COMMON.PLL0LOCKEN" output="GTPE2_COMMON.PLL0LOCKEN"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL0PD" name="BLK-TL-GTPE2_COMMON.PLL0PD_to_GTPE2_COMMON.PLL0PD" output="GTPE2_COMMON.PLL0PD"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL0REFCLKSEL0" name="BLK-TL-GTPE2_COMMON.PLL0REFCLKSEL0_to_GTPE2_COMMON.PLL0REFCLKSEL[0]" output="GTPE2_COMMON.PLL0REFCLKSEL[0]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL0REFCLKSEL1" name="BLK-TL-GTPE2_COMMON.PLL0REFCLKSEL1_to_GTPE2_COMMON.PLL0REFCLKSEL[1]" output="GTPE2_COMMON.PLL0REFCLKSEL[1]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL0REFCLKSEL2" name="BLK-TL-GTPE2_COMMON.PLL0REFCLKSEL2_to_GTPE2_COMMON.PLL0REFCLKSEL[2]" output="GTPE2_COMMON.PLL0REFCLKSEL[2]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL0RESET" name="BLK-TL-GTPE2_COMMON.PLL0RESET_to_GTPE2_COMMON.PLL0RESET" output="GTPE2_COMMON.PLL0RESET"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL1LOCKDETCLK" name="BLK-TL-GTPE2_COMMON.PLL1LOCKDETCLK_to_GTPE2_COMMON.PLL1LOCKDETCLK" output="GTPE2_COMMON.PLL1LOCKDETCLK"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL1LOCKEN" name="BLK-TL-GTPE2_COMMON.PLL1LOCKEN_to_GTPE2_COMMON.PLL1LOCKEN" output="GTPE2_COMMON.PLL1LOCKEN"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL1PD" name="BLK-TL-GTPE2_COMMON.PLL1PD_to_GTPE2_COMMON.PLL1PD" output="GTPE2_COMMON.PLL1PD"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL1REFCLKSEL0" name="BLK-TL-GTPE2_COMMON.PLL1REFCLKSEL0_to_GTPE2_COMMON.PLL1REFCLKSEL[0]" output="GTPE2_COMMON.PLL1REFCLKSEL[0]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL1REFCLKSEL1" name="BLK-TL-GTPE2_COMMON.PLL1REFCLKSEL1_to_GTPE2_COMMON.PLL1REFCLKSEL[1]" output="GTPE2_COMMON.PLL1REFCLKSEL[1]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL1REFCLKSEL2" name="BLK-TL-GTPE2_COMMON.PLL1REFCLKSEL2_to_GTPE2_COMMON.PLL1REFCLKSEL[2]" output="GTPE2_COMMON.PLL1REFCLKSEL[2]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PLL1RESET" name="BLK-TL-GTPE2_COMMON.PLL1RESET_to_GTPE2_COMMON.PLL1RESET" output="GTPE2_COMMON.PLL1RESET"/>
        <direct input="BLK-TL-GTPE2_COMMON.PMARSVD0" name="BLK-TL-GTPE2_COMMON.PMARSVD0_to_GTPE2_COMMON.PMARSVD[0]" output="GTPE2_COMMON.PMARSVD[0]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PMARSVD1" name="BLK-TL-GTPE2_COMMON.PMARSVD1_to_GTPE2_COMMON.PMARSVD[1]" output="GTPE2_COMMON.PMARSVD[1]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PMARSVD2" name="BLK-TL-GTPE2_COMMON.PMARSVD2_to_GTPE2_COMMON.PMARSVD[2]" output="GTPE2_COMMON.PMARSVD[2]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PMARSVD3" name="BLK-TL-GTPE2_COMMON.PMARSVD3_to_GTPE2_COMMON.PMARSVD[3]" output="GTPE2_COMMON.PMARSVD[3]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PMARSVD4" name="BLK-TL-GTPE2_COMMON.PMARSVD4_to_GTPE2_COMMON.PMARSVD[4]" output="GTPE2_COMMON.PMARSVD[4]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PMARSVD5" name="BLK-TL-GTPE2_COMMON.PMARSVD5_to_GTPE2_COMMON.PMARSVD[5]" output="GTPE2_COMMON.PMARSVD[5]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PMARSVD6" name="BLK-TL-GTPE2_COMMON.PMARSVD6_to_GTPE2_COMMON.PMARSVD[6]" output="GTPE2_COMMON.PMARSVD[6]"/>
        <direct input="BLK-TL-GTPE2_COMMON.PMARSVD7" name="BLK-TL-GTPE2_COMMON.PMARSVD7_to_GTPE2_COMMON.PMARSVD[7]" output="GTPE2_COMMON.PMARSVD[7]"/>
        <direct input="BLK-TL-GTPE2_COMMON.RCALENB" name="BLK-TL-GTPE2_COMMON.RCALENB_to_GTPE2_COMMON.RCALENB" output="GTPE2_COMMON.RCALENB"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-GTPE2_CHANNEL">
      <clock name="CLKRSVD0" num_pins="1"/>
      <clock name="CLKRSVD1" num_pins="1"/>
      <clock name="DMONITORCLK" num_pins="1"/>
      <clock name="DRPCLK" num_pins="1"/>
      <clock name="PLL0CLK" num_pins="1"/>
      <clock name="PLL0REFCLK" num_pins="1"/>
      <clock name="PLL1CLK" num_pins="1"/>
      <clock name="PLL1REFCLK" num_pins="1"/>
      <clock name="PMASCANCLK0" num_pins="1"/>
      <clock name="PMASCANCLK1" num_pins="1"/>
      <clock name="PMASCANCLK2" num_pins="1"/>
      <clock name="PMASCANCLK3" num_pins="1"/>
      <clock name="RXOUTCLKSEL0" num_pins="1"/>
      <clock name="RXOUTCLKSEL1" num_pins="1"/>
      <clock name="RXOUTCLKSEL2" num_pins="1"/>
      <clock name="RXSYSCLKSEL0" num_pins="1"/>
      <clock name="RXSYSCLKSEL1" num_pins="1"/>
      <clock name="RXUSRCLK" num_pins="1"/>
      <clock name="RXUSRCLK2" num_pins="1"/>
      <clock name="SCANCLK" num_pins="1"/>
      <clock name="SIGVALIDCLK" num_pins="1"/>
      <clock name="TSTCLK0" num_pins="1"/>
      <clock name="TSTCLK1" num_pins="1"/>
      <clock name="TXOUTCLKSEL0" num_pins="1"/>
      <clock name="TXOUTCLKSEL1" num_pins="1"/>
      <clock name="TXOUTCLKSEL2" num_pins="1"/>
      <clock name="TXPHDLYTSTCLK" num_pins="1"/>
      <clock name="TXSYSCLKSEL0" num_pins="1"/>
      <clock name="TXSYSCLKSEL1" num_pins="1"/>
      <clock name="TXUSRCLK" num_pins="1"/>
      <clock name="TXUSRCLK2" num_pins="1"/>
      <input name="CFGRESET" num_pins="1"/>
      <input name="DMONFIFORESET" num_pins="1"/>
      <input name="DRPADDR0" num_pins="1"/>
      <input name="DRPADDR1" num_pins="1"/>
      <input name="DRPADDR2" num_pins="1"/>
      <input name="DRPADDR3" num_pins="1"/>
      <input name="DRPADDR4" num_pins="1"/>
      <input name="DRPADDR5" num_pins="1"/>
      <input name="DRPADDR6" num_pins="1"/>
      <input name="DRPADDR7" num_pins="1"/>
      <input name="DRPADDR8" num_pins="1"/>
      <input name="DRPDI0" num_pins="1"/>
      <input name="DRPDI1" num_pins="1"/>
      <input name="DRPDI10" num_pins="1"/>
      <input name="DRPDI11" num_pins="1"/>
      <input name="DRPDI12" num_pins="1"/>
      <input name="DRPDI13" num_pins="1"/>
      <input name="DRPDI14" num_pins="1"/>
      <input name="DRPDI15" num_pins="1"/>
      <input name="DRPDI2" num_pins="1"/>
      <input name="DRPDI3" num_pins="1"/>
      <input name="DRPDI4" num_pins="1"/>
      <input name="DRPDI5" num_pins="1"/>
      <input name="DRPDI6" num_pins="1"/>
      <input name="DRPDI7" num_pins="1"/>
      <input name="DRPDI8" num_pins="1"/>
      <input name="DRPDI9" num_pins="1"/>
      <input name="DRPEN" num_pins="1"/>
      <input name="DRPWE" num_pins="1"/>
      <input name="EYESCANMODE" num_pins="1"/>
      <input name="EYESCANRESET" num_pins="1"/>
      <input name="EYESCANTRIGGER" num_pins="1"/>
      <input name="GTPRXN" num_pins="1"/>
      <input name="GTPRXP" num_pins="1"/>
      <input name="GTRESETSEL" num_pins="1"/>
      <input name="GTRSVD0" num_pins="1"/>
      <input name="GTRSVD1" num_pins="1"/>
      <input name="GTRSVD10" num_pins="1"/>
      <input name="GTRSVD11" num_pins="1"/>
      <input name="GTRSVD12" num_pins="1"/>
      <input name="GTRSVD13" num_pins="1"/>
      <input name="GTRSVD14" num_pins="1"/>
      <input name="GTRSVD15" num_pins="1"/>
      <input name="GTRSVD2" num_pins="1"/>
      <input name="GTRSVD3" num_pins="1"/>
      <input name="GTRSVD4" num_pins="1"/>
      <input name="GTRSVD5" num_pins="1"/>
      <input name="GTRSVD6" num_pins="1"/>
      <input name="GTRSVD7" num_pins="1"/>
      <input name="GTRSVD8" num_pins="1"/>
      <input name="GTRSVD9" num_pins="1"/>
      <input name="GTRXRESET" num_pins="1"/>
      <input name="GTTXRESET" num_pins="1"/>
      <input name="LOOPBACK0" num_pins="1"/>
      <input name="LOOPBACK1" num_pins="1"/>
      <input name="LOOPBACK2" num_pins="1"/>
      <input name="PCSRSVDIN0" num_pins="1"/>
      <input name="PCSRSVDIN1" num_pins="1"/>
      <input name="PCSRSVDIN10" num_pins="1"/>
      <input name="PCSRSVDIN11" num_pins="1"/>
      <input name="PCSRSVDIN12" num_pins="1"/>
      <input name="PCSRSVDIN13" num_pins="1"/>
      <input name="PCSRSVDIN14" num_pins="1"/>
      <input name="PCSRSVDIN15" num_pins="1"/>
      <input name="PCSRSVDIN2" num_pins="1"/>
      <input name="PCSRSVDIN3" num_pins="1"/>
      <input name="PCSRSVDIN4" num_pins="1"/>
      <input name="PCSRSVDIN5" num_pins="1"/>
      <input name="PCSRSVDIN6" num_pins="1"/>
      <input name="PCSRSVDIN7" num_pins="1"/>
      <input name="PCSRSVDIN8" num_pins="1"/>
      <input name="PCSRSVDIN9" num_pins="1"/>
      <input name="PMARSVDIN0" num_pins="1"/>
      <input name="PMARSVDIN1" num_pins="1"/>
      <input name="PMARSVDIN2" num_pins="1"/>
      <input name="PMARSVDIN3" num_pins="1"/>
      <input name="PMARSVDIN4" num_pins="1"/>
      <input name="PMASCANENB" num_pins="1"/>
      <input name="PMASCANIN0" num_pins="1"/>
      <input name="PMASCANIN1" num_pins="1"/>
      <input name="PMASCANIN2" num_pins="1"/>
      <input name="PMASCANIN3" num_pins="1"/>
      <input name="PMASCANIN4" num_pins="1"/>
      <input name="PMASCANIN5" num_pins="1"/>
      <input name="PMASCANIN6" num_pins="1"/>
      <input name="PMASCANMODEB" num_pins="1"/>
      <input name="PMASCANRSTEN" num_pins="1"/>
      <input name="RESETOVRD" num_pins="1"/>
      <input name="RX8B10BEN" num_pins="1"/>
      <input name="RXADAPTSELTEST0" num_pins="1"/>
      <input name="RXADAPTSELTEST1" num_pins="1"/>
      <input name="RXADAPTSELTEST10" num_pins="1"/>
      <input name="RXADAPTSELTEST11" num_pins="1"/>
      <input name="RXADAPTSELTEST12" num_pins="1"/>
      <input name="RXADAPTSELTEST13" num_pins="1"/>
      <input name="RXADAPTSELTEST2" num_pins="1"/>
      <input name="RXADAPTSELTEST3" num_pins="1"/>
      <input name="RXADAPTSELTEST4" num_pins="1"/>
      <input name="RXADAPTSELTEST5" num_pins="1"/>
      <input name="RXADAPTSELTEST6" num_pins="1"/>
      <input name="RXADAPTSELTEST7" num_pins="1"/>
      <input name="RXADAPTSELTEST8" num_pins="1"/>
      <input name="RXADAPTSELTEST9" num_pins="1"/>
      <input name="RXBUFRESET" num_pins="1"/>
      <input name="RXCDRFREQRESET" num_pins="1"/>
      <input name="RXCDRHOLD" num_pins="1"/>
      <input name="RXCDROVRDEN" num_pins="1"/>
      <input name="RXCDRRESET" num_pins="1"/>
      <input name="RXCDRRESETRSV" num_pins="1"/>
      <input name="RXCHBONDEN" num_pins="1"/>
      <input name="RXCHBONDI0" num_pins="1"/>
      <input name="RXCHBONDI1" num_pins="1"/>
      <input name="RXCHBONDI2" num_pins="1"/>
      <input name="RXCHBONDI3" num_pins="1"/>
      <input name="RXCHBONDLEVEL0" num_pins="1"/>
      <input name="RXCHBONDLEVEL1" num_pins="1"/>
      <input name="RXCHBONDLEVEL2" num_pins="1"/>
      <input name="RXCHBONDMASTER" num_pins="1"/>
      <input name="RXCHBONDSLAVE" num_pins="1"/>
      <input name="RXCOMMADETEN" num_pins="1"/>
      <input name="RXDDIEN" num_pins="1"/>
      <input name="RXDEBUGPULSE" num_pins="1"/>
      <input name="RXDFEXYDEN" num_pins="1"/>
      <input name="RXDLYBYPASS" num_pins="1"/>
      <input name="RXDLYEN" num_pins="1"/>
      <input name="RXDLYOVRDEN" num_pins="1"/>
      <input name="RXDLYSRESET" num_pins="1"/>
      <input name="RXDLYTESTENB" num_pins="1"/>
      <input name="RXELECIDLEMODE0" num_pins="1"/>
      <input name="RXELECIDLEMODE1" num_pins="1"/>
      <input name="RXGEARBOXSLIP" num_pins="1"/>
      <input name="RXLPMHFHOLD" num_pins="1"/>
      <input name="RXLPMHFOVRDEN" num_pins="1"/>
      <input name="RXLPMLFHOLD" num_pins="1"/>
      <input name="RXLPMLFOVRDEN" num_pins="1"/>
      <input name="RXLPMOSINTNTRLEN" num_pins="1"/>
      <input name="RXLPMRESET" num_pins="1"/>
      <input name="RXMCOMMAALIGNEN" num_pins="1"/>
      <input name="RXOOBRESET" num_pins="1"/>
      <input name="RXOSCALRESET" num_pins="1"/>
      <input name="RXOSHOLD" num_pins="1"/>
      <input name="RXOSINTCFG0" num_pins="1"/>
      <input name="RXOSINTCFG1" num_pins="1"/>
      <input name="RXOSINTCFG2" num_pins="1"/>
      <input name="RXOSINTCFG3" num_pins="1"/>
      <input name="RXOSINTEN" num_pins="1"/>
      <input name="RXOSINTHOLD" num_pins="1"/>
      <input name="RXOSINTID00" num_pins="1"/>
      <input name="RXOSINTID01" num_pins="1"/>
      <input name="RXOSINTID02" num_pins="1"/>
      <input name="RXOSINTID03" num_pins="1"/>
      <input name="RXOSINTNTRLEN" num_pins="1"/>
      <input name="RXOSINTOVRDEN" num_pins="1"/>
      <input name="RXOSINTPD" num_pins="1"/>
      <input name="RXOSINTSTROBE" num_pins="1"/>
      <input name="RXOSINTTESTOVRDEN" num_pins="1"/>
      <input name="RXOSOVRDEN" num_pins="1"/>
      <input name="RXPCOMMAALIGNEN" num_pins="1"/>
      <input name="RXPCSRESET" num_pins="1"/>
      <input name="RXPD0" num_pins="1"/>
      <input name="RXPD1" num_pins="1"/>
      <input name="RXPHALIGN" num_pins="1"/>
      <input name="RXPHALIGNEN" num_pins="1"/>
      <input name="RXPHDLYPD" num_pins="1"/>
      <input name="RXPHDLYRESET" num_pins="1"/>
      <input name="RXPHOVRDEN" num_pins="1"/>
      <input name="RXPMARESET" num_pins="1"/>
      <input name="RXPOLARITY" num_pins="1"/>
      <input name="RXPRBSCNTRESET" num_pins="1"/>
      <input name="RXPRBSSEL0" num_pins="1"/>
      <input name="RXPRBSSEL1" num_pins="1"/>
      <input name="RXPRBSSEL2" num_pins="1"/>
      <input name="RXRATE0" num_pins="1"/>
      <input name="RXRATE1" num_pins="1"/>
      <input name="RXRATE2" num_pins="1"/>
      <input name="RXRATEMODE" num_pins="1"/>
      <input name="RXSLIDE" num_pins="1"/>
      <input name="RXSYNCALLIN" num_pins="1"/>
      <input name="RXSYNCIN" num_pins="1"/>
      <input name="RXSYNCMODE" num_pins="1"/>
      <input name="RXUSERRDY" num_pins="1"/>
      <input name="SCANENB" num_pins="1"/>
      <input name="SCANIN0" num_pins="1"/>
      <input name="SCANIN1" num_pins="1"/>
      <input name="SCANIN2" num_pins="1"/>
      <input name="SCANIN3" num_pins="1"/>
      <input name="SCANIN4" num_pins="1"/>
      <input name="SCANIN5" num_pins="1"/>
      <input name="SCANMODEB" num_pins="1"/>
      <input name="SETERRSTATUS" num_pins="1"/>
      <input name="TSTIN0" num_pins="1"/>
      <input name="TSTIN1" num_pins="1"/>
      <input name="TSTIN10" num_pins="1"/>
      <input name="TSTIN11" num_pins="1"/>
      <input name="TSTIN12" num_pins="1"/>
      <input name="TSTIN13" num_pins="1"/>
      <input name="TSTIN14" num_pins="1"/>
      <input name="TSTIN15" num_pins="1"/>
      <input name="TSTIN16" num_pins="1"/>
      <input name="TSTIN17" num_pins="1"/>
      <input name="TSTIN18" num_pins="1"/>
      <input name="TSTIN19" num_pins="1"/>
      <input name="TSTIN2" num_pins="1"/>
      <input name="TSTIN3" num_pins="1"/>
      <input name="TSTIN4" num_pins="1"/>
      <input name="TSTIN5" num_pins="1"/>
      <input name="TSTIN6" num_pins="1"/>
      <input name="TSTIN7" num_pins="1"/>
      <input name="TSTIN8" num_pins="1"/>
      <input name="TSTIN9" num_pins="1"/>
      <input name="TSTPD0" num_pins="1"/>
      <input name="TSTPD1" num_pins="1"/>
      <input name="TSTPD2" num_pins="1"/>
      <input name="TSTPD3" num_pins="1"/>
      <input name="TSTPD4" num_pins="1"/>
      <input name="TSTPDOVRDB" num_pins="1"/>
      <input name="TX8B10BBYPASS0" num_pins="1"/>
      <input name="TX8B10BBYPASS1" num_pins="1"/>
      <input name="TX8B10BBYPASS2" num_pins="1"/>
      <input name="TX8B10BBYPASS3" num_pins="1"/>
      <input name="TX8B10BEN" num_pins="1"/>
      <input name="TXBUFDIFFCTRL0" num_pins="1"/>
      <input name="TXBUFDIFFCTRL1" num_pins="1"/>
      <input name="TXBUFDIFFCTRL2" num_pins="1"/>
      <input name="TXCHARDISPMODE0" num_pins="1"/>
      <input name="TXCHARDISPMODE1" num_pins="1"/>
      <input name="TXCHARDISPMODE2" num_pins="1"/>
      <input name="TXCHARDISPMODE3" num_pins="1"/>
      <input name="TXCHARDISPVAL0" num_pins="1"/>
      <input name="TXCHARDISPVAL1" num_pins="1"/>
      <input name="TXCHARDISPVAL2" num_pins="1"/>
      <input name="TXCHARDISPVAL3" num_pins="1"/>
      <input name="TXCHARISK0" num_pins="1"/>
      <input name="TXCHARISK1" num_pins="1"/>
      <input name="TXCHARISK2" num_pins="1"/>
      <input name="TXCHARISK3" num_pins="1"/>
      <input name="TXCOMINIT" num_pins="1"/>
      <input name="TXCOMSAS" num_pins="1"/>
      <input name="TXCOMWAKE" num_pins="1"/>
      <input name="TXDATA0" num_pins="1"/>
      <input name="TXDATA1" num_pins="1"/>
      <input name="TXDATA10" num_pins="1"/>
      <input name="TXDATA11" num_pins="1"/>
      <input name="TXDATA12" num_pins="1"/>
      <input name="TXDATA13" num_pins="1"/>
      <input name="TXDATA14" num_pins="1"/>
      <input name="TXDATA15" num_pins="1"/>
      <input name="TXDATA16" num_pins="1"/>
      <input name="TXDATA17" num_pins="1"/>
      <input name="TXDATA18" num_pins="1"/>
      <input name="TXDATA19" num_pins="1"/>
      <input name="TXDATA2" num_pins="1"/>
      <input name="TXDATA20" num_pins="1"/>
      <input name="TXDATA21" num_pins="1"/>
      <input name="TXDATA22" num_pins="1"/>
      <input name="TXDATA23" num_pins="1"/>
      <input name="TXDATA24" num_pins="1"/>
      <input name="TXDATA25" num_pins="1"/>
      <input name="TXDATA26" num_pins="1"/>
      <input name="TXDATA27" num_pins="1"/>
      <input name="TXDATA28" num_pins="1"/>
      <input name="TXDATA29" num_pins="1"/>
      <input name="TXDATA3" num_pins="1"/>
      <input name="TXDATA30" num_pins="1"/>
      <input name="TXDATA31" num_pins="1"/>
      <input name="TXDATA4" num_pins="1"/>
      <input name="TXDATA5" num_pins="1"/>
      <input name="TXDATA6" num_pins="1"/>
      <input name="TXDATA7" num_pins="1"/>
      <input name="TXDATA8" num_pins="1"/>
      <input name="TXDATA9" num_pins="1"/>
      <input name="TXDEEMPH" num_pins="1"/>
      <input name="TXDETECTRX" num_pins="1"/>
      <input name="TXDIFFCTRL0" num_pins="1"/>
      <input name="TXDIFFCTRL1" num_pins="1"/>
      <input name="TXDIFFCTRL2" num_pins="1"/>
      <input name="TXDIFFCTRL3" num_pins="1"/>
      <input name="TXDIFFPD" num_pins="1"/>
      <input name="TXDLYBYPASS" num_pins="1"/>
      <input name="TXDLYEN" num_pins="1"/>
      <input name="TXDLYHOLD" num_pins="1"/>
      <input name="TXDLYOVRDEN" num_pins="1"/>
      <input name="TXDLYSRESET" num_pins="1"/>
      <input name="TXDLYTESTENB" num_pins="1"/>
      <input name="TXDLYUPDOWN" num_pins="1"/>
      <input name="TXELECIDLE" num_pins="1"/>
      <input name="TXHEADER0" num_pins="1"/>
      <input name="TXHEADER1" num_pins="1"/>
      <input name="TXHEADER2" num_pins="1"/>
      <input name="TXINHIBIT" num_pins="1"/>
      <input name="TXMAINCURSOR0" num_pins="1"/>
      <input name="TXMAINCURSOR1" num_pins="1"/>
      <input name="TXMAINCURSOR2" num_pins="1"/>
      <input name="TXMAINCURSOR3" num_pins="1"/>
      <input name="TXMAINCURSOR4" num_pins="1"/>
      <input name="TXMAINCURSOR5" num_pins="1"/>
      <input name="TXMAINCURSOR6" num_pins="1"/>
      <input name="TXMARGIN0" num_pins="1"/>
      <input name="TXMARGIN1" num_pins="1"/>
      <input name="TXMARGIN2" num_pins="1"/>
      <input name="TXPCSRESET" num_pins="1"/>
      <input name="TXPD0" num_pins="1"/>
      <input name="TXPD1" num_pins="1"/>
      <input name="TXPDELECIDLEMODE" num_pins="1"/>
      <input name="TXPHALIGN" num_pins="1"/>
      <input name="TXPHALIGNEN" num_pins="1"/>
      <input name="TXPHDLYPD" num_pins="1"/>
      <input name="TXPHDLYRESET" num_pins="1"/>
      <input name="TXPHINIT" num_pins="1"/>
      <input name="TXPHOVRDEN" num_pins="1"/>
      <input name="TXPIPPMEN" num_pins="1"/>
      <input name="TXPIPPMOVRDEN" num_pins="1"/>
      <input name="TXPIPPMPD" num_pins="1"/>
      <input name="TXPIPPMSEL" num_pins="1"/>
      <input name="TXPIPPMSTEPSIZE0" num_pins="1"/>
      <input name="TXPIPPMSTEPSIZE1" num_pins="1"/>
      <input name="TXPIPPMSTEPSIZE2" num_pins="1"/>
      <input name="TXPIPPMSTEPSIZE3" num_pins="1"/>
      <input name="TXPIPPMSTEPSIZE4" num_pins="1"/>
      <input name="TXPISOPD" num_pins="1"/>
      <input name="TXPMARESET" num_pins="1"/>
      <input name="TXPOLARITY" num_pins="1"/>
      <input name="TXPOSTCURSOR0" num_pins="1"/>
      <input name="TXPOSTCURSOR1" num_pins="1"/>
      <input name="TXPOSTCURSOR2" num_pins="1"/>
      <input name="TXPOSTCURSOR3" num_pins="1"/>
      <input name="TXPOSTCURSOR4" num_pins="1"/>
      <input name="TXPOSTCURSORINV" num_pins="1"/>
      <input name="TXPRBSFORCEERR" num_pins="1"/>
      <input name="TXPRBSSEL0" num_pins="1"/>
      <input name="TXPRBSSEL1" num_pins="1"/>
      <input name="TXPRBSSEL2" num_pins="1"/>
      <input name="TXPRECURSOR0" num_pins="1"/>
      <input name="TXPRECURSOR1" num_pins="1"/>
      <input name="TXPRECURSOR2" num_pins="1"/>
      <input name="TXPRECURSOR3" num_pins="1"/>
      <input name="TXPRECURSOR4" num_pins="1"/>
      <input name="TXPRECURSORINV" num_pins="1"/>
      <input name="TXRATE0" num_pins="1"/>
      <input name="TXRATE1" num_pins="1"/>
      <input name="TXRATE2" num_pins="1"/>
      <input name="TXRATEMODE" num_pins="1"/>
      <input name="TXSEQUENCE0" num_pins="1"/>
      <input name="TXSEQUENCE1" num_pins="1"/>
      <input name="TXSEQUENCE2" num_pins="1"/>
      <input name="TXSEQUENCE3" num_pins="1"/>
      <input name="TXSEQUENCE4" num_pins="1"/>
      <input name="TXSEQUENCE5" num_pins="1"/>
      <input name="TXSEQUENCE6" num_pins="1"/>
      <input name="TXSTARTSEQ" num_pins="1"/>
      <input name="TXSWING" num_pins="1"/>
      <input name="TXSYNCALLIN" num_pins="1"/>
      <input name="TXSYNCIN" num_pins="1"/>
      <input name="TXSYNCMODE" num_pins="1"/>
      <input name="TXUSERRDY" num_pins="1"/>
      <output name="DMONITOROUT0" num_pins="1"/>
      <output name="DMONITOROUT1" num_pins="1"/>
      <output name="DMONITOROUT10" num_pins="1"/>
      <output name="DMONITOROUT11" num_pins="1"/>
      <output name="DMONITOROUT12" num_pins="1"/>
      <output name="DMONITOROUT13" num_pins="1"/>
      <output name="DMONITOROUT14" num_pins="1"/>
      <output name="DMONITOROUT2" num_pins="1"/>
      <output name="DMONITOROUT3" num_pins="1"/>
      <output name="DMONITOROUT4" num_pins="1"/>
      <output name="DMONITOROUT5" num_pins="1"/>
      <output name="DMONITOROUT6" num_pins="1"/>
      <output name="DMONITOROUT7" num_pins="1"/>
      <output name="DMONITOROUT8" num_pins="1"/>
      <output name="DMONITOROUT9" num_pins="1"/>
      <output name="DRPDO0" num_pins="1"/>
      <output name="DRPDO1" num_pins="1"/>
      <output name="DRPDO10" num_pins="1"/>
      <output name="DRPDO11" num_pins="1"/>
      <output name="DRPDO12" num_pins="1"/>
      <output name="DRPDO13" num_pins="1"/>
      <output name="DRPDO14" num_pins="1"/>
      <output name="DRPDO15" num_pins="1"/>
      <output name="DRPDO2" num_pins="1"/>
      <output name="DRPDO3" num_pins="1"/>
      <output name="DRPDO4" num_pins="1"/>
      <output name="DRPDO5" num_pins="1"/>
      <output name="DRPDO6" num_pins="1"/>
      <output name="DRPDO7" num_pins="1"/>
      <output name="DRPDO8" num_pins="1"/>
      <output name="DRPDO9" num_pins="1"/>
      <output name="DRPRDY" num_pins="1"/>
      <output name="EYESCANDATAERROR" num_pins="1"/>
      <output name="GTPTXN" num_pins="1"/>
      <output name="GTPTXP" num_pins="1"/>
      <output name="PCSRSVDOUT0" num_pins="1"/>
      <output name="PCSRSVDOUT1" num_pins="1"/>
      <output name="PCSRSVDOUT10" num_pins="1"/>
      <output name="PCSRSVDOUT11" num_pins="1"/>
      <output name="PCSRSVDOUT12" num_pins="1"/>
      <output name="PCSRSVDOUT13" num_pins="1"/>
      <output name="PCSRSVDOUT14" num_pins="1"/>
      <output name="PCSRSVDOUT15" num_pins="1"/>
      <output name="PCSRSVDOUT2" num_pins="1"/>
      <output name="PCSRSVDOUT3" num_pins="1"/>
      <output name="PCSRSVDOUT4" num_pins="1"/>
      <output name="PCSRSVDOUT5" num_pins="1"/>
      <output name="PCSRSVDOUT6" num_pins="1"/>
      <output name="PCSRSVDOUT7" num_pins="1"/>
      <output name="PCSRSVDOUT8" num_pins="1"/>
      <output name="PCSRSVDOUT9" num_pins="1"/>
      <output name="PHYSTATUS" num_pins="1"/>
      <output name="PMARSVDOUT0" num_pins="1"/>
      <output name="PMARSVDOUT1" num_pins="1"/>
      <output name="PMASCANOUT0" num_pins="1"/>
      <output name="PMASCANOUT1" num_pins="1"/>
      <output name="PMASCANOUT2" num_pins="1"/>
      <output name="PMASCANOUT3" num_pins="1"/>
      <output name="PMASCANOUT4" num_pins="1"/>
      <output name="PMASCANOUT5" num_pins="1"/>
      <output name="PMASCANOUT6" num_pins="1"/>
      <output name="RXBUFSTATUS0" num_pins="1"/>
      <output name="RXBUFSTATUS1" num_pins="1"/>
      <output name="RXBUFSTATUS2" num_pins="1"/>
      <output name="RXBYTEISALIGNED" num_pins="1"/>
      <output name="RXBYTEREALIGN" num_pins="1"/>
      <output name="RXCDRLOCK" num_pins="1"/>
      <output name="RXCHANBONDSEQ" num_pins="1"/>
      <output name="RXCHANISALIGNED" num_pins="1"/>
      <output name="RXCHANREALIGN" num_pins="1"/>
      <output name="RXCHARISCOMMA0" num_pins="1"/>
      <output name="RXCHARISCOMMA1" num_pins="1"/>
      <output name="RXCHARISCOMMA2" num_pins="1"/>
      <output name="RXCHARISCOMMA3" num_pins="1"/>
      <output name="RXCHARISK0" num_pins="1"/>
      <output name="RXCHARISK1" num_pins="1"/>
      <output name="RXCHARISK2" num_pins="1"/>
      <output name="RXCHARISK3" num_pins="1"/>
      <output name="RXCHBONDO0" num_pins="1"/>
      <output name="RXCHBONDO1" num_pins="1"/>
      <output name="RXCHBONDO2" num_pins="1"/>
      <output name="RXCHBONDO3" num_pins="1"/>
      <output name="RXCLKCORCNT0" num_pins="1"/>
      <output name="RXCLKCORCNT1" num_pins="1"/>
      <output name="RXCOMINITDET" num_pins="1"/>
      <output name="RXCOMMADET" num_pins="1"/>
      <output name="RXCOMSASDET" num_pins="1"/>
      <output name="RXCOMWAKEDET" num_pins="1"/>
      <output name="RXDATA0" num_pins="1"/>
      <output name="RXDATA1" num_pins="1"/>
      <output name="RXDATA10" num_pins="1"/>
      <output name="RXDATA11" num_pins="1"/>
      <output name="RXDATA12" num_pins="1"/>
      <output name="RXDATA13" num_pins="1"/>
      <output name="RXDATA14" num_pins="1"/>
      <output name="RXDATA15" num_pins="1"/>
      <output name="RXDATA16" num_pins="1"/>
      <output name="RXDATA17" num_pins="1"/>
      <output name="RXDATA18" num_pins="1"/>
      <output name="RXDATA19" num_pins="1"/>
      <output name="RXDATA2" num_pins="1"/>
      <output name="RXDATA20" num_pins="1"/>
      <output name="RXDATA21" num_pins="1"/>
      <output name="RXDATA22" num_pins="1"/>
      <output name="RXDATA23" num_pins="1"/>
      <output name="RXDATA24" num_pins="1"/>
      <output name="RXDATA25" num_pins="1"/>
      <output name="RXDATA26" num_pins="1"/>
      <output name="RXDATA27" num_pins="1"/>
      <output name="RXDATA28" num_pins="1"/>
      <output name="RXDATA29" num_pins="1"/>
      <output name="RXDATA3" num_pins="1"/>
      <output name="RXDATA30" num_pins="1"/>
      <output name="RXDATA31" num_pins="1"/>
      <output name="RXDATA4" num_pins="1"/>
      <output name="RXDATA5" num_pins="1"/>
      <output name="RXDATA6" num_pins="1"/>
      <output name="RXDATA7" num_pins="1"/>
      <output name="RXDATA8" num_pins="1"/>
      <output name="RXDATA9" num_pins="1"/>
      <output name="RXDATAVALID0" num_pins="1"/>
      <output name="RXDATAVALID1" num_pins="1"/>
      <output name="RXDISPERR0" num_pins="1"/>
      <output name="RXDISPERR1" num_pins="1"/>
      <output name="RXDISPERR2" num_pins="1"/>
      <output name="RXDISPERR3" num_pins="1"/>
      <output name="RXDLYSRESETDONE" num_pins="1"/>
      <output name="RXELECIDLE" num_pins="1"/>
      <output name="RXHEADER0" num_pins="1"/>
      <output name="RXHEADER1" num_pins="1"/>
      <output name="RXHEADER2" num_pins="1"/>
      <output name="RXHEADERVALID" num_pins="1"/>
      <output name="RXNOTINTABLE0" num_pins="1"/>
      <output name="RXNOTINTABLE1" num_pins="1"/>
      <output name="RXNOTINTABLE2" num_pins="1"/>
      <output name="RXNOTINTABLE3" num_pins="1"/>
      <output name="RXOSINTDONE" num_pins="1"/>
      <output name="RXOSINTSTARTED" num_pins="1"/>
      <output name="RXOSINTSTROBEDONE" num_pins="1"/>
      <output name="RXOSINTSTROBESTARTED" num_pins="1"/>
      <output name="RXOUTCLK" num_pins="1"/>
      <output name="RXOUTCLKFABRIC" num_pins="1"/>
      <output name="RXOUTCLKPCS" num_pins="1"/>
      <output name="RXPHALIGNDONE" num_pins="1"/>
      <output name="RXPHMONITOR0" num_pins="1"/>
      <output name="RXPHMONITOR1" num_pins="1"/>
      <output name="RXPHMONITOR2" num_pins="1"/>
      <output name="RXPHMONITOR3" num_pins="1"/>
      <output name="RXPHMONITOR4" num_pins="1"/>
      <output name="RXPHSLIPMONITOR0" num_pins="1"/>
      <output name="RXPHSLIPMONITOR1" num_pins="1"/>
      <output name="RXPHSLIPMONITOR2" num_pins="1"/>
      <output name="RXPHSLIPMONITOR3" num_pins="1"/>
      <output name="RXPHSLIPMONITOR4" num_pins="1"/>
      <output name="RXPMARESETDONE" num_pins="1"/>
      <output name="RXPRBSERR" num_pins="1"/>
      <output name="RXRATEDONE" num_pins="1"/>
      <output name="RXRESETDONE" num_pins="1"/>
      <output name="RXSTARTOFSEQ0" num_pins="1"/>
      <output name="RXSTARTOFSEQ1" num_pins="1"/>
      <output name="RXSTATUS0" num_pins="1"/>
      <output name="RXSTATUS1" num_pins="1"/>
      <output name="RXSTATUS2" num_pins="1"/>
      <output name="RXSYNCDONE" num_pins="1"/>
      <output name="RXSYNCOUT" num_pins="1"/>
      <output name="RXVALID" num_pins="1"/>
      <output name="SCANOUT0" num_pins="1"/>
      <output name="SCANOUT1" num_pins="1"/>
      <output name="SCANOUT2" num_pins="1"/>
      <output name="SCANOUT3" num_pins="1"/>
      <output name="SCANOUT4" num_pins="1"/>
      <output name="SCANOUT5" num_pins="1"/>
      <output name="TXBUFSTATUS0" num_pins="1"/>
      <output name="TXBUFSTATUS1" num_pins="1"/>
      <output name="TXCOMFINISH" num_pins="1"/>
      <output name="TXDLYSRESETDONE" num_pins="1"/>
      <output name="TXGEARBOXREADY" num_pins="1"/>
      <output name="TXOUTCLK" num_pins="1"/>
      <output name="TXOUTCLKFABRIC" num_pins="1"/>
      <output name="TXOUTCLKPCS" num_pins="1"/>
      <output name="TXPHALIGNDONE" num_pins="1"/>
      <output name="TXPHINITDONE" num_pins="1"/>
      <output name="TXPMARESETDONE" num_pins="1"/>
      <output name="TXRATEDONE" num_pins="1"/>
      <output name="TXRESETDONE" num_pins="1"/>
      <output name="TXRUNDISP0" num_pins="1"/>
      <output name="TXRUNDISP1" num_pins="1"/>
      <output name="TXRUNDISP2" num_pins="1"/>
      <output name="TXRUNDISP3" num_pins="1"/>
      <output name="TXSYNCDONE" num_pins="1"/>
      <output name="TXSYNCOUT" num_pins="1"/>
      <pb_type blif_model=".subckt GTPE2_CHANNEL_VPR" name="GTPE2_CHANNEL" num_pb="1">
        <clock name="CLKRSVD0" num_pins="1"/>
        <clock name="CLKRSVD1" num_pins="1"/>
        <clock name="DMONITORCLK" num_pins="1"/>
        <clock name="DRPCLK" num_pins="1"/>
        <clock name="RXUSRCLK" num_pins="1"/>
        <clock name="RXUSRCLK2" num_pins="1"/>
        <clock name="SIGVALIDCLK" num_pins="1"/>
        <clock name="TXPHDLYTSTCLK" num_pins="1"/>
        <clock name="TXUSRCLK" num_pins="1"/>
        <clock name="TXUSRCLK2" num_pins="1"/>
        <input name="CFGRESET" num_pins="1"/>
        <input name="DMONFIFORESET" num_pins="1"/>
        <input name="DRPADDR" num_pins="9"/>
        <input name="DRPDI" num_pins="16"/>
        <input name="DRPEN" num_pins="1"/>
        <input name="DRPWE" num_pins="1"/>
        <input name="EYESCANMODE" num_pins="1"/>
        <input name="EYESCANRESET" num_pins="1"/>
        <input name="EYESCANTRIGGER" num_pins="1"/>
        <input name="GTPRXN" num_pins="1"/>
        <input name="GTPRXP" num_pins="1"/>
        <input name="GTRESETSEL" num_pins="1"/>
        <input name="GTRSVD" num_pins="16"/>
        <input name="GTRXRESET" num_pins="1"/>
        <input name="GTTXRESET" num_pins="1"/>
        <input name="LOOPBACK" num_pins="3"/>
        <input name="PCSRSVDIN" num_pins="16"/>
        <input name="PMARSVDIN0" num_pins="1"/>
        <input name="PMARSVDIN1" num_pins="1"/>
        <input name="PMARSVDIN2" num_pins="1"/>
        <input name="PMARSVDIN3" num_pins="1"/>
        <input name="PMARSVDIN4" num_pins="1"/>
        <input name="RESETOVRD" num_pins="1"/>
        <input name="RX8B10BEN" num_pins="1"/>
        <input name="RXADAPTSELTEST" num_pins="14"/>
        <input name="RXBUFRESET" num_pins="1"/>
        <input name="RXCDRFREQRESET" num_pins="1"/>
        <input name="RXCDRHOLD" num_pins="1"/>
        <input name="RXCDROVRDEN" num_pins="1"/>
        <input name="RXCDRRESET" num_pins="1"/>
        <input name="RXCDRRESETRSV" num_pins="1"/>
        <input name="RXCHBONDEN" num_pins="1"/>
        <input name="RXCHBONDI" num_pins="4"/>
        <input name="RXCHBONDLEVEL" num_pins="3"/>
        <input name="RXCHBONDMASTER" num_pins="1"/>
        <input name="RXCHBONDSLAVE" num_pins="1"/>
        <input name="RXCOMMADETEN" num_pins="1"/>
        <input name="RXDDIEN" num_pins="1"/>
        <input name="RXDFEXYDEN" num_pins="1"/>
        <input name="RXDLYBYPASS" num_pins="1"/>
        <input name="RXDLYEN" num_pins="1"/>
        <input name="RXDLYOVRDEN" num_pins="1"/>
        <input name="RXDLYSRESET" num_pins="1"/>
        <input name="RXELECIDLEMODE" num_pins="2"/>
        <input name="RXGEARBOXSLIP" num_pins="1"/>
        <input name="RXLPMHFHOLD" num_pins="1"/>
        <input name="RXLPMHFOVRDEN" num_pins="1"/>
        <input name="RXLPMLFHOLD" num_pins="1"/>
        <input name="RXLPMLFOVRDEN" num_pins="1"/>
        <input name="RXLPMOSINTNTRLEN" num_pins="1"/>
        <input name="RXLPMRESET" num_pins="1"/>
        <input name="RXMCOMMAALIGNEN" num_pins="1"/>
        <input name="RXOOBRESET" num_pins="1"/>
        <input name="RXOSCALRESET" num_pins="1"/>
        <input name="RXOSHOLD" num_pins="1"/>
        <input name="RXOSINTCFG" num_pins="4"/>
        <input name="RXOSINTEN" num_pins="1"/>
        <input name="RXOSINTHOLD" num_pins="1"/>
        <input name="RXOSINTID0" num_pins="4"/>
        <input name="RXOSINTNTRLEN" num_pins="1"/>
        <input name="RXOSINTOVRDEN" num_pins="1"/>
        <input name="RXOSINTPD" num_pins="1"/>
        <input name="RXOSINTSTROBE" num_pins="1"/>
        <input name="RXOSINTTESTOVRDEN" num_pins="1"/>
        <input name="RXOSOVRDEN" num_pins="1"/>
        <input name="RXOUTCLKSEL" num_pins="3"/>
        <input name="RXPCOMMAALIGNEN" num_pins="1"/>
        <input name="RXPCSRESET" num_pins="1"/>
        <input name="RXPD" num_pins="2"/>
        <input name="RXPHALIGN" num_pins="1"/>
        <input name="RXPHALIGNEN" num_pins="1"/>
        <input name="RXPHDLYPD" num_pins="1"/>
        <input name="RXPHDLYRESET" num_pins="1"/>
        <input name="RXPHOVRDEN" num_pins="1"/>
        <input name="RXPMARESET" num_pins="1"/>
        <input name="RXPOLARITY" num_pins="1"/>
        <input name="RXPRBSCNTRESET" num_pins="1"/>
        <input name="RXPRBSSEL" num_pins="3"/>
        <input name="RXRATE" num_pins="3"/>
        <input name="RXRATEMODE" num_pins="1"/>
        <input name="RXSLIDE" num_pins="1"/>
        <input name="RXSYNCALLIN" num_pins="1"/>
        <input name="RXSYNCIN" num_pins="1"/>
        <input name="RXSYNCMODE" num_pins="1"/>
        <input name="RXSYSCLKSEL" num_pins="2"/>
        <input name="RXUSERRDY" num_pins="1"/>
        <input name="SETERRSTATUS" num_pins="1"/>
        <input name="TSTIN" num_pins="20"/>
        <input name="TX8B10BBYPASS" num_pins="4"/>
        <input name="TX8B10BEN" num_pins="1"/>
        <input name="TXBUFDIFFCTRL" num_pins="3"/>
        <input name="TXCHARDISPMODE" num_pins="4"/>
        <input name="TXCHARDISPVAL" num_pins="4"/>
        <input name="TXCHARISK" num_pins="4"/>
        <input name="TXCOMINIT" num_pins="1"/>
        <input name="TXCOMSAS" num_pins="1"/>
        <input name="TXCOMWAKE" num_pins="1"/>
        <input name="TXDATA" num_pins="32"/>
        <input name="TXDEEMPH" num_pins="1"/>
        <input name="TXDETECTRX" num_pins="1"/>
        <input name="TXDIFFCTRL" num_pins="4"/>
        <input name="TXDIFFPD" num_pins="1"/>
        <input name="TXDLYBYPASS" num_pins="1"/>
        <input name="TXDLYEN" num_pins="1"/>
        <input name="TXDLYHOLD" num_pins="1"/>
        <input name="TXDLYOVRDEN" num_pins="1"/>
        <input name="TXDLYSRESET" num_pins="1"/>
        <input name="TXDLYUPDOWN" num_pins="1"/>
        <input name="TXELECIDLE" num_pins="1"/>
        <input name="TXHEADER" num_pins="3"/>
        <input name="TXINHIBIT" num_pins="1"/>
        <input name="TXMAINCURSOR" num_pins="7"/>
        <input name="TXMARGIN" num_pins="3"/>
        <input name="TXOUTCLKSEL" num_pins="3"/>
        <input name="TXPCSRESET" num_pins="1"/>
        <input name="TXPD" num_pins="2"/>
        <input name="TXPDELECIDLEMODE" num_pins="1"/>
        <input name="TXPHALIGN" num_pins="1"/>
        <input name="TXPHALIGNEN" num_pins="1"/>
        <input name="TXPHDLYPD" num_pins="1"/>
        <input name="TXPHDLYRESET" num_pins="1"/>
        <input name="TXPHINIT" num_pins="1"/>
        <input name="TXPHOVRDEN" num_pins="1"/>
        <input name="TXPIPPMEN" num_pins="1"/>
        <input name="TXPIPPMOVRDEN" num_pins="1"/>
        <input name="TXPIPPMPD" num_pins="1"/>
        <input name="TXPIPPMSEL" num_pins="1"/>
        <input name="TXPIPPMSTEPSIZE" num_pins="5"/>
        <input name="TXPISOPD" num_pins="1"/>
        <input name="TXPMARESET" num_pins="1"/>
        <input name="TXPOLARITY" num_pins="1"/>
        <input name="TXPOSTCURSOR" num_pins="5"/>
        <input name="TXPOSTCURSORINV" num_pins="1"/>
        <input name="TXPRBSFORCEERR" num_pins="1"/>
        <input name="TXPRBSSEL" num_pins="3"/>
        <input name="TXPRECURSOR" num_pins="5"/>
        <input name="TXPRECURSORINV" num_pins="1"/>
        <input name="TXRATE" num_pins="3"/>
        <input name="TXRATEMODE" num_pins="1"/>
        <input name="TXSEQUENCE" num_pins="7"/>
        <input name="TXSTARTSEQ" num_pins="1"/>
        <input name="TXSWING" num_pins="1"/>
        <input name="TXSYNCALLIN" num_pins="1"/>
        <input name="TXSYNCIN" num_pins="1"/>
        <input name="TXSYNCMODE" num_pins="1"/>
        <input name="TXSYSCLKSEL" num_pins="2"/>
        <input name="TXUSERRDY" num_pins="1"/>
        <output name="DMONITOROUT" num_pins="15"/>
        <output name="DRPDO" num_pins="16"/>
        <output name="DRPRDY" num_pins="1"/>
        <output name="EYESCANDATAERROR" num_pins="1"/>
        <output name="GTPTXN" num_pins="1"/>
        <output name="GTPTXP" num_pins="1"/>
        <output name="PCSRSVDOUT" num_pins="16"/>
        <output name="PHYSTATUS" num_pins="1"/>
        <output name="PMARSVDOUT0" num_pins="1"/>
        <output name="PMARSVDOUT1" num_pins="1"/>
        <output name="RXBUFSTATUS" num_pins="3"/>
        <output name="RXBYTEISALIGNED" num_pins="1"/>
        <output name="RXBYTEREALIGN" num_pins="1"/>
        <output name="RXCDRLOCK" num_pins="1"/>
        <output name="RXCHANBONDSEQ" num_pins="1"/>
        <output name="RXCHANISALIGNED" num_pins="1"/>
        <output name="RXCHANREALIGN" num_pins="1"/>
        <output name="RXCHARISCOMMA" num_pins="4"/>
        <output name="RXCHARISK" num_pins="4"/>
        <output name="RXCHBONDO" num_pins="4"/>
        <output name="RXCLKCORCNT" num_pins="2"/>
        <output name="RXCOMINITDET" num_pins="1"/>
        <output name="RXCOMMADET" num_pins="1"/>
        <output name="RXCOMSASDET" num_pins="1"/>
        <output name="RXCOMWAKEDET" num_pins="1"/>
        <output name="RXDATA" num_pins="32"/>
        <output name="RXDATAVALID" num_pins="2"/>
        <output name="RXDISPERR" num_pins="4"/>
        <output name="RXDLYSRESETDONE" num_pins="1"/>
        <output name="RXELECIDLE" num_pins="1"/>
        <output name="RXHEADER" num_pins="3"/>
        <output name="RXHEADERVALID" num_pins="1"/>
        <output name="RXNOTINTABLE" num_pins="4"/>
        <output name="RXOSINTDONE" num_pins="1"/>
        <output name="RXOSINTSTARTED" num_pins="1"/>
        <output name="RXOSINTSTROBEDONE" num_pins="1"/>
        <output name="RXOSINTSTROBESTARTED" num_pins="1"/>
        <output name="RXOUTCLK" num_pins="1"/>
        <output name="RXOUTCLKFABRIC" num_pins="1"/>
        <output name="RXOUTCLKPCS" num_pins="1"/>
        <output name="RXPHALIGNDONE" num_pins="1"/>
        <output name="RXPHMONITOR" num_pins="5"/>
        <output name="RXPHSLIPMONITOR" num_pins="5"/>
        <output name="RXPMARESETDONE" num_pins="1"/>
        <output name="RXPRBSERR" num_pins="1"/>
        <output name="RXRATEDONE" num_pins="1"/>
        <output name="RXRESETDONE" num_pins="1"/>
        <output name="RXSTARTOFSEQ" num_pins="2"/>
        <output name="RXSTATUS" num_pins="3"/>
        <output name="RXSYNCDONE" num_pins="1"/>
        <output name="RXSYNCOUT" num_pins="1"/>
        <output name="RXVALID" num_pins="1"/>
        <output name="TXBUFSTATUS" num_pins="2"/>
        <output name="TXCOMFINISH" num_pins="1"/>
        <output name="TXDLYSRESETDONE" num_pins="1"/>
        <output name="TXGEARBOXREADY" num_pins="1"/>
        <output name="TXOUTCLK" num_pins="1"/>
        <output name="TXOUTCLKFABRIC" num_pins="1"/>
        <output name="TXOUTCLKPCS" num_pins="1"/>
        <output name="TXPHALIGNDONE" num_pins="1"/>
        <output name="TXPHINITDONE" num_pins="1"/>
        <output name="TXPMARESETDONE" num_pins="1"/>
        <output name="TXRATEDONE" num_pins="1"/>
        <output name="TXRESETDONE" num_pins="1"/>
        <output name="TXSYNCDONE" num_pins="1"/>
        <output name="TXSYNCOUT" num_pins="1"/>
        <metadata>
          <meta name="fasm_features">
      IN_USE
    </meta>
          <meta name="fasm_params">
      ACJTAG_DEBUG_MODE[0:0] = ACJTAG_DEBUG_MODE
      ACJTAG_MODE[0:0] = ACJTAG_MODE
      ACJTAG_RESET[0:0] = ACJTAG_RESET
      ADAPT_CFG0[19:0] = ADAPT_CFG0
      ALIGN_COMMA_DOUBLE = ALIGN_COMMA_DOUBLE
      ALIGN_COMMA_ENABLE[9:0] = ALIGN_COMMA_ENABLE
      ALIGN_COMMA_WORD[1:0] = ALIGN_COMMA_WORD
      ALIGN_MCOMMA_DET = ALIGN_MCOMMA_DET
      ALIGN_MCOMMA_VALUE[9:0] = ALIGN_MCOMMA_VALUE
      ALIGN_PCOMMA_DET = ALIGN_PCOMMA_DET
      ALIGN_PCOMMA_VALUE[9:0] = ALIGN_PCOMMA_VALUE
      CBCC_DATA_SOURCE_SEL.DECODED = CBCC_DATA_SOURCE_SEL_DECODED
      CFOK_CFG2[6:0] = CFOK_CFG2
      CFOK_CFG3[6:0] = CFOK_CFG3
      CFOK_CFG4[0:0] = CFOK_CFG4
      CFOK_CFG5[1:0] = CFOK_CFG5
      CFOK_CFG6[3:0] = CFOK_CFG6
      CFOK_CFG[42:0] = CFOK_CFG
      CHAN_BOND_KEEP_ALIGN = CHAN_BOND_KEEP_ALIGN
      CHAN_BOND_MAX_SKEW[3:0] = CHAN_BOND_MAX_SKEW
      CHAN_BOND_SEQ_1_1[9:0] = CHAN_BOND_SEQ_1_1
      CHAN_BOND_SEQ_1_2[9:0] = CHAN_BOND_SEQ_1_2
      CHAN_BOND_SEQ_1_3[9:0] = CHAN_BOND_SEQ_1_3
      CHAN_BOND_SEQ_1_4[9:0] = CHAN_BOND_SEQ_1_4
      CHAN_BOND_SEQ_1_ENABLE[3:0] = CHAN_BOND_SEQ_1_ENABLE
      CHAN_BOND_SEQ_2_1[9:0] = CHAN_BOND_SEQ_2_1
      CHAN_BOND_SEQ_2_2[9:0] = CHAN_BOND_SEQ_2_2
      CHAN_BOND_SEQ_2_3[9:0] = CHAN_BOND_SEQ_2_3
      CHAN_BOND_SEQ_2_4[9:0] = CHAN_BOND_SEQ_2_4
      CHAN_BOND_SEQ_2_ENABLE[3:0] = CHAN_BOND_SEQ_2_ENABLE
      CHAN_BOND_SEQ_2_USE = CHAN_BOND_SEQ_2_USE
      CHAN_BOND_SEQ_LEN[1:0] = CHAN_BOND_SEQ_LEN
      CLK_COMMON_SWING[0:0] = CLK_COMMON_SWING
      CLK_CORRECT_USE = CLK_CORRECT_USE
      CLK_COR_KEEP_IDLE = CLK_COR_KEEP_IDLE
      CLK_COR_MAX_LAT[5:0] = CLK_COR_MAX_LAT
      CLK_COR_MIN_LAT[5:0] = CLK_COR_MIN_LAT
      CLK_COR_PRECEDENCE = CLK_COR_PRECEDENCE
      CLK_COR_REPEAT_WAIT[4:0] = CLK_COR_REPEAT_WAIT
      CLK_COR_SEQ_1_1[9:0] = CLK_COR_SEQ_1_1
      CLK_COR_SEQ_1_2[9:0] = CLK_COR_SEQ_1_2
      CLK_COR_SEQ_1_3[9:0] = CLK_COR_SEQ_1_3
      CLK_COR_SEQ_1_4[9:0] = CLK_COR_SEQ_1_4
      CLK_COR_SEQ_1_ENABLE[3:0] = CLK_COR_SEQ_1_ENABLE
      CLK_COR_SEQ_2_1[9:0] = CLK_COR_SEQ_2_1
      CLK_COR_SEQ_2_2[9:0] = CLK_COR_SEQ_2_2
      CLK_COR_SEQ_2_3[9:0] = CLK_COR_SEQ_2_3
      CLK_COR_SEQ_2_4[9:0] = CLK_COR_SEQ_2_4
      CLK_COR_SEQ_2_ENABLE[3:0] = CLK_COR_SEQ_2_ENABLE
      CLK_COR_SEQ_2_USE = CLK_COR_SEQ_2_USE
      CLK_COR_SEQ_LEN[1:0] = CLK_COR_SEQ_LEN
      DEC_MCOMMA_DETECT = DEC_MCOMMA_DETECT
      DEC_PCOMMA_DETECT = DEC_PCOMMA_DETECT
      DEC_VALID_COMMA_ONLY = DEC_VALID_COMMA_ONLY
      DMONITOR_CFG[23:0] = DMONITOR_CFG
      ES_CLK_PHASE_SEL[0:0] = ES_CLK_PHASE_SEL
      ES_CONTROL[5:0] = ES_CONTROL
      ES_ERRDET_EN = ES_ERRDET_EN
      ES_EYE_SCAN_EN = ES_EYE_SCAN_EN
      ES_HORZ_OFFSET[11:0] = ES_HORZ_OFFSET
      ES_PMA_CFG[9:0] = ES_PMA_CFG
      ES_PRESCALE[4:0] = ES_PRESCALE
      ES_QUALIFIER[79:0] = ES_QUALIFIER
      ES_QUAL_MASK[79:0] = ES_QUAL_MASK
      ES_SDATA_MASK[79:0] = ES_SDATA_MASK
      ES_VERT_OFFSET[8:0] = ES_VERT_OFFSET
      FTS_DESKEW_SEQ_ENABLE[3:0] = FTS_DESKEW_SEQ_ENABLE
      FTS_LANE_DESKEW_CFG[3:0] = FTS_LANE_DESKEW_CFG
      FTS_LANE_DESKEW_EN = FTS_LANE_DESKEW_EN
      GEARBOX_MODE[2:0] = GEARBOX_MODE
      LOOPBACK_CFG[0:0] = LOOPBACK_CFG
      OUTREFCLK_SEL_INV[1:0] = OUTREFCLK_SEL_INV
      PCS_PCIE_EN = PCS_PCIE_EN
      PCS_RSVD_ATTR[47:0] = PCS_RSVD_ATTR
      PD_TRANS_TIME_FROM_P2[11:0] = PD_TRANS_TIME_FROM_P2
      PD_TRANS_TIME_NONE_P2[7:0] = PD_TRANS_TIME_NONE_P2
      PD_TRANS_TIME_TO_P2[7:0] = PD_TRANS_TIME_TO_P2
      PMA_LOOPBACK_CFG[0:0] = PMA_LOOPBACK_CFG
      PMA_RSV2[31:0] = PMA_RSV2
      PMA_RSV3[1:0] = PMA_RSV3
      PMA_RSV4[3:0] = PMA_RSV4
      PMA_RSV5[0:0] = PMA_RSV5
      PMA_RSV6[0:0] = PMA_RSV6
      PMA_RSV7[0:0] = PMA_RSV7
      PMA_RSV[31:0] = PMA_RSV
      RXBUFRESET_TIME[4:0] = RXBUFRESET_TIME
      RXBUF_ADDR_MODE.FAST = RXBUF_ADDR_MODE_FAST
      RXBUF_EIDLE_HI_CNT[3:0] = RXBUF_EIDLE_HI_CNT
      RXBUF_EIDLE_LO_CNT[3:0] = RXBUF_EIDLE_LO_CNT
      RXBUF_EN = RXBUF_EN
      RXBUF_RESET_ON_CB_CHANGE = RXBUF_RESET_ON_CB_CHANGE
      RXBUF_RESET_ON_COMMAALIGN = RXBUF_RESET_ON_COMMAALIGN
      RXBUF_RESET_ON_EIDLE = RXBUF_RESET_ON_EIDLE
      RXBUF_RESET_ON_RATE_CHANGE = RXBUF_RESET_ON_RATE_CHANGE
      RXBUF_THRESH_OVFLW[5:0] = RXBUF_THRESH_OVFLW
      RXBUF_THRESH_OVRD = RXBUF_THRESH_OVRD
      RXBUF_THRESH_UNDFLW[5:0] = RXBUF_THRESH_UNDFLW
      RXCDRFREQRESET_TIME[4:0] = RXCDRFREQRESET_TIME
      RXCDRPHRESET_TIME[4:0] = RXCDRPHRESET_TIME
      RXCDR_CFG[82:0] = RXCDR_CFG
      RXCDR_FR_RESET_ON_EIDLE[0:0] = RXCDR_FR_RESET_ON_EIDLE
      RXCDR_HOLD_DURING_EIDLE[0:0] = RXCDR_HOLD_DURING_EIDLE
      RXCDR_LOCK_CFG[5:0] = RXCDR_LOCK_CFG
      RXCDR_PH_RESET_ON_EIDLE[0:0] = RXCDR_PH_RESET_ON_EIDLE
      RXDLY_CFG[15:0] = RXDLY_CFG
      RXDLY_LCFG[8:0] = RXDLY_LCFG
      RXDLY_TAP_CFG[15:0] = RXDLY_TAP_CFG
      RXGEARBOX_EN = RXGEARBOX_EN
      RXISCANRESET_TIME[4:0] = RXISCANRESET_TIME
      RXLPMRESET_TIME[6:0] = RXLPMRESET_TIME
      RXLPM_BIAS_STARTUP_DISABLE[0:0] = RXLPM_BIAS_STARTUP_DISABLE
      RXLPM_CFG1[0:0] = RXLPM_CFG1
      RXLPM_CFG[3:0] = RXLPM_CFG
      RXLPM_CM_CFG[0:0] = RXLPM_CM_CFG
      RXLPM_GC_CFG2[2:0] = RXLPM_GC_CFG2
      RXLPM_GC_CFG[8:0] = RXLPM_GC_CFG
      RXLPM_HF_CFG2[4:0] = RXLPM_HF_CFG2
      RXLPM_HF_CFG3[3:0] = RXLPM_HF_CFG3
      RXLPM_HF_CFG[13:0] = RXLPM_HF_CFG
      RXLPM_HOLD_DURING_EIDLE[0:0] = RXLPM_HOLD_DURING_EIDLE
      RXLPM_INCM_CFG[0:0] = RXLPM_INCM_CFG
      RXLPM_IPCM_CFG[0:0] = RXLPM_IPCM_CFG
      RXLPM_LF_CFG2[4:0] = RXLPM_LF_CFG2
      RXLPM_LF_CFG[17:0] = RXLPM_LF_CFG
      RXLPM_OSINT_CFG[2:0] = RXLPM_OSINT_CFG
      RXOOB_CFG[6:0] = RXOOB_CFG
      RXOOB_CLK_CFG.FABRIC = RXOOB_CLK_CFG_FABRIC
      RXOSCALRESET_TIMEOUT[4:0] = RXOSCALRESET_TIMEOUT
      RXOSCALRESET_TIME[4:0] = RXOSCALRESET_TIME
      RXOUT_DIV[1:0] = RXOUT_DIV
      RXPCSRESET_TIME[4:0] = RXPCSRESET_TIME
      RXPHDLY_CFG[23:0] = RXPHDLY_CFG
      RXPH_CFG[23:0] = RXPH_CFG
      RXPH_MONITOR_SEL[4:0] = RXPH_MONITOR_SEL
      RXPI_CFG0[2:0] = RXPI_CFG0
      RXPI_CFG1[0:0] = RXPI_CFG1
      RXPI_CFG2[0:0] = RXPI_CFG2
      RXPMARESET_TIME[4:0] = RXPMARESET_TIME
      RXPRBS_ERR_LOOPBACK[0:0] = RXPRBS_ERR_LOOPBACK
      RXSLIDE_AUTO_WAIT[3:0] = RXSLIDE_AUTO_WAIT
      RXSLIDE_MODE.AUTO = RXSLIDE_MODE_AUTO
      RXSLIDE_MODE.PCS = RXSLIDE_MODE_PCS
      RXSLIDE_MODE.PMA = RXSLIDE_MODE_PMA
      RXSYNC_MULTILANE[0:0] = RXSYNC_MULTILANE
      RXSYNC_OVRD[0:0] = RXSYNC_OVRD
      RXSYNC_SKIP_DA[0:0] = RXSYNC_SKIP_DA
      RX_BIAS_CFG[15:0] = RX_BIAS_CFG
      RX_BUFFER_CFG[5:0] = RX_BUFFER_CFG
      RX_CLK25_DIV[4:0] = RX_CLK25_DIV
      RX_CLKMUX_EN[0:0] = RX_CLKMUX_EN
      RX_CM_SEL[1:0] = RX_CM_SEL
      RX_CM_TRIM[3:0] = RX_CM_TRIM
      RX_DATA_WIDTH[2:0] = RX_DATA_WIDTH
      RX_DDI_SEL[5:0] = RX_DDI_SEL
      RX_DEBUG_CFG[13:0] = RX_DEBUG_CFG
      RX_DEFER_RESET_BUF_EN = RX_DEFER_RESET_BUF_EN
      RX_DISPERR_SEQ_MATCH = RX_DISPERR_SEQ_MATCH
      RX_OS_CFG[12:0] = RX_OS_CFG
      RX_SIG_VALID_DLY[4:0] = RX_SIG_VALID_DLY
      RX_XCLK_SEL.RXUSR = RX_XCLK_SEL_RXUSR
      SAS_MAX_COM[6:0] = SAS_MAX_COM
      SAS_MIN_COM[5:0] = SAS_MIN_COM
      SATA_BURST_SEQ_LEN[3:0] = SATA_BURST_SEQ_LEN
      SATA_BURST_VAL[2:0] = SATA_BURST_VAL
      SATA_EIDLE_VAL[2:0] = SATA_EIDLE_VAL
      SATA_MAX_BURST[5:0] = SATA_MAX_BURST
      SATA_MAX_INIT[5:0] = SATA_MAX_INIT
      SATA_MAX_WAKE[5:0] = SATA_MAX_WAKE
      SATA_MIN_BURST[5:0] = SATA_MIN_BURST
      SATA_MIN_INIT[5:0] = SATA_MIN_INIT
      SATA_MIN_WAKE[5:0] = SATA_MIN_WAKE
      SATA_PLL_CFG.VCO_1500MHZ = SATA_PLL_CFG_VCO_1500MHZ
      SATA_PLL_CFG.VCO_750MHZ = SATA_PLL_CFG_VCO_750MHZ
      SHOW_REALIGN_COMMA = SHOW_REALIGN_COMMA
      TERM_RCAL_CFG[14:0] = TERM_RCAL_CFG
      TERM_RCAL_OVRD[2:0] = TERM_RCAL_OVRD
      TRANS_TIME_RATE[7:0] = TRANS_TIME_RATE
      TST_RSV[31:0] = TST_RSV
      TXBUF_EN = TXBUF_EN
      TXBUF_RESET_ON_RATE_CHANGE = TXBUF_RESET_ON_RATE_CHANGE
      TXDLY_CFG[15:0] = TXDLY_CFG
      TXDLY_LCFG[8:0] = TXDLY_LCFG
      TXDLY_TAP_CFG[15:0] = TXDLY_TAP_CFG
      TXGEARBOX_EN = TXGEARBOX_EN
      TXOOB_CFG[0:0] = TXOOB_CFG
      TXOUT_DIV[1:0] = TXOUT_DIV
      TXPCSRESET_TIME[4:0] = TXPCSRESET_TIME
      TXPHDLY_CFG[23:0] = TXPHDLY_CFG
      TXPH_CFG[15:0] = TXPH_CFG
      TXPH_MONITOR_SEL[4:0] = TXPH_MONITOR_SEL
      TXPI_CFG0[1:0] = TXPI_CFG0
      TXPI_CFG1[1:0] = TXPI_CFG1
      TXPI_CFG2[1:0] = TXPI_CFG2
      TXPI_CFG3[0:0] = TXPI_CFG3
      TXPI_CFG4[0:0] = TXPI_CFG4
      TXPI_CFG5[2:0] = TXPI_CFG5
      TXPI_GREY_SEL[0:0] = TXPI_GREY_SEL
      TXPI_INVSTROBE_SEL[0:0] = TXPI_INVSTROBE_SEL
      TXPI_PPMCLK_SEL.TXUSRCLK2 = TXPI_PPMCLK_SEL_TXUSRCLK2
      TXPI_PPM_CFG[7:0] = TXPI_PPM_CFG
      TXPI_SYNFREQ_PPM[2:0] = TXPI_SYNFREQ_PPM
      TXPMARESET_TIME[4:0] = TXPMARESET_TIME
      TXSYNC_MULTILANE[0:0] = TXSYNC_MULTILANE
      TXSYNC_OVRD[0:0] = TXSYNC_OVRD
      TXSYNC_SKIP_DA[0:0] = TXSYNC_SKIP_DA
      TX_CLK25_DIV[4:0] = TX_CLK25_DIV
      TX_CLKMUX_EN[0:0] = TX_CLKMUX_EN
      TX_DATA_WIDTH[2:0] = TX_DATA_WIDTH
      TX_DEEMPH0[5:0] = TX_DEEMPH0
      TX_DEEMPH1[5:0] = TX_DEEMPH1
      TX_DRIVE_MODE.PIPE = TX_DRIVE_MODE_PIPE
      TX_EIDLE_ASSERT_DELAY[2:0] = TX_EIDLE_ASSERT_DELAY
      TX_EIDLE_DEASSERT_DELAY[2:0] = TX_EIDLE_DEASSERT_DELAY
      TX_LOOPBACK_DRIVE_HIZ = TX_LOOPBACK_DRIVE_HIZ
      TX_MAINCURSOR_SEL[0:0] = TX_MAINCURSOR_SEL
      TX_MARGIN_FULL_0[6:0] = TX_MARGIN_FULL_0
      TX_MARGIN_FULL_1[6:0] = TX_MARGIN_FULL_1
      TX_MARGIN_FULL_2[6:0] = TX_MARGIN_FULL_2
      TX_MARGIN_FULL_3[6:0] = TX_MARGIN_FULL_3
      TX_MARGIN_FULL_4[6:0] = TX_MARGIN_FULL_4
      TX_MARGIN_LOW_0[6:0] = TX_MARGIN_LOW_0
      TX_MARGIN_LOW_1[6:0] = TX_MARGIN_LOW_1
      TX_MARGIN_LOW_2[6:0] = TX_MARGIN_LOW_2
      TX_MARGIN_LOW_3[6:0] = TX_MARGIN_LOW_3
      TX_MARGIN_LOW_4[6:0] = TX_MARGIN_LOW_4
      TX_PREDRIVER_MODE[0:0] = TX_PREDRIVER_MODE
      TX_RXDETECT_CFG[13:0] = TX_RXDETECT_CFG
      TX_RXDETECT_REF[2:0] = TX_RXDETECT_REF
      TX_XCLK_SEL.TXUSR = TX_XCLK_SEL_TXUSR
      UCODEER_CLR[0:0] = UCODEER_CLR
      USE_PCS_CLK_PHASE_SEL[0:0] = USE_PCS_CLK_PHASE_SEL
      INV_TXUSRCLK = INV_TXUSRCLK
      INV_TXUSRCLK2 = INV_TXUSRCLK2
      INV_TXPHDLYTSTCLK = INV_TXPHDLYTSTCLK
      INV_SIGVALIDCLK = INV_SIGVALIDCLK
      INV_RXUSRCLK = INV_RXUSRCLK
      INV_RXUSRCLK2 = INV_RXUSRCLK2
      INV_DRPCLK = INV_DRPCLK
      INV_DMONITORCLK = INV_DMONITORCLK
      INV_CLKRSVD0 = INV_CLKRSVD0
      INV_CLKRSVD1 = INV_CLKRSVD1
    </meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="GTPE2_CHANNEL.DMONITOROUT[0]" name="GTPE2_CHANNEL.DMONITOROUT[0]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT0" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT0"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[10]" name="GTPE2_CHANNEL.DMONITOROUT[10]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT10" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT10"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[11]" name="GTPE2_CHANNEL.DMONITOROUT[11]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT11" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT11"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[12]" name="GTPE2_CHANNEL.DMONITOROUT[12]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT12" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT12"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[13]" name="GTPE2_CHANNEL.DMONITOROUT[13]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT13" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT13"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[14]" name="GTPE2_CHANNEL.DMONITOROUT[14]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT14" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT14"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[1]" name="GTPE2_CHANNEL.DMONITOROUT[1]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT1" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT1"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[2]" name="GTPE2_CHANNEL.DMONITOROUT[2]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT2" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT2"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[3]" name="GTPE2_CHANNEL.DMONITOROUT[3]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT3" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT3"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[4]" name="GTPE2_CHANNEL.DMONITOROUT[4]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT4" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT4"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[5]" name="GTPE2_CHANNEL.DMONITOROUT[5]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT5" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT5"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[6]" name="GTPE2_CHANNEL.DMONITOROUT[6]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT6" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT6"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[7]" name="GTPE2_CHANNEL.DMONITOROUT[7]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT7" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT7"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[8]" name="GTPE2_CHANNEL.DMONITOROUT[8]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT8" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT8"/>
        <direct input="GTPE2_CHANNEL.DMONITOROUT[9]" name="GTPE2_CHANNEL.DMONITOROUT[9]_to_BLK-TL-GTPE2_CHANNEL.DMONITOROUT9" output="BLK-TL-GTPE2_CHANNEL.DMONITOROUT9"/>
        <direct input="GTPE2_CHANNEL.DRPDO[0]" name="GTPE2_CHANNEL.DRPDO[0]_to_BLK-TL-GTPE2_CHANNEL.DRPDO0" output="BLK-TL-GTPE2_CHANNEL.DRPDO0"/>
        <direct input="GTPE2_CHANNEL.DRPDO[10]" name="GTPE2_CHANNEL.DRPDO[10]_to_BLK-TL-GTPE2_CHANNEL.DRPDO10" output="BLK-TL-GTPE2_CHANNEL.DRPDO10"/>
        <direct input="GTPE2_CHANNEL.DRPDO[11]" name="GTPE2_CHANNEL.DRPDO[11]_to_BLK-TL-GTPE2_CHANNEL.DRPDO11" output="BLK-TL-GTPE2_CHANNEL.DRPDO11"/>
        <direct input="GTPE2_CHANNEL.DRPDO[12]" name="GTPE2_CHANNEL.DRPDO[12]_to_BLK-TL-GTPE2_CHANNEL.DRPDO12" output="BLK-TL-GTPE2_CHANNEL.DRPDO12"/>
        <direct input="GTPE2_CHANNEL.DRPDO[13]" name="GTPE2_CHANNEL.DRPDO[13]_to_BLK-TL-GTPE2_CHANNEL.DRPDO13" output="BLK-TL-GTPE2_CHANNEL.DRPDO13"/>
        <direct input="GTPE2_CHANNEL.DRPDO[14]" name="GTPE2_CHANNEL.DRPDO[14]_to_BLK-TL-GTPE2_CHANNEL.DRPDO14" output="BLK-TL-GTPE2_CHANNEL.DRPDO14"/>
        <direct input="GTPE2_CHANNEL.DRPDO[15]" name="GTPE2_CHANNEL.DRPDO[15]_to_BLK-TL-GTPE2_CHANNEL.DRPDO15" output="BLK-TL-GTPE2_CHANNEL.DRPDO15"/>
        <direct input="GTPE2_CHANNEL.DRPDO[1]" name="GTPE2_CHANNEL.DRPDO[1]_to_BLK-TL-GTPE2_CHANNEL.DRPDO1" output="BLK-TL-GTPE2_CHANNEL.DRPDO1"/>
        <direct input="GTPE2_CHANNEL.DRPDO[2]" name="GTPE2_CHANNEL.DRPDO[2]_to_BLK-TL-GTPE2_CHANNEL.DRPDO2" output="BLK-TL-GTPE2_CHANNEL.DRPDO2"/>
        <direct input="GTPE2_CHANNEL.DRPDO[3]" name="GTPE2_CHANNEL.DRPDO[3]_to_BLK-TL-GTPE2_CHANNEL.DRPDO3" output="BLK-TL-GTPE2_CHANNEL.DRPDO3"/>
        <direct input="GTPE2_CHANNEL.DRPDO[4]" name="GTPE2_CHANNEL.DRPDO[4]_to_BLK-TL-GTPE2_CHANNEL.DRPDO4" output="BLK-TL-GTPE2_CHANNEL.DRPDO4"/>
        <direct input="GTPE2_CHANNEL.DRPDO[5]" name="GTPE2_CHANNEL.DRPDO[5]_to_BLK-TL-GTPE2_CHANNEL.DRPDO5" output="BLK-TL-GTPE2_CHANNEL.DRPDO5"/>
        <direct input="GTPE2_CHANNEL.DRPDO[6]" name="GTPE2_CHANNEL.DRPDO[6]_to_BLK-TL-GTPE2_CHANNEL.DRPDO6" output="BLK-TL-GTPE2_CHANNEL.DRPDO6"/>
        <direct input="GTPE2_CHANNEL.DRPDO[7]" name="GTPE2_CHANNEL.DRPDO[7]_to_BLK-TL-GTPE2_CHANNEL.DRPDO7" output="BLK-TL-GTPE2_CHANNEL.DRPDO7"/>
        <direct input="GTPE2_CHANNEL.DRPDO[8]" name="GTPE2_CHANNEL.DRPDO[8]_to_BLK-TL-GTPE2_CHANNEL.DRPDO8" output="BLK-TL-GTPE2_CHANNEL.DRPDO8"/>
        <direct input="GTPE2_CHANNEL.DRPDO[9]" name="GTPE2_CHANNEL.DRPDO[9]_to_BLK-TL-GTPE2_CHANNEL.DRPDO9" output="BLK-TL-GTPE2_CHANNEL.DRPDO9"/>
        <direct input="GTPE2_CHANNEL.DRPRDY" name="GTPE2_CHANNEL.DRPRDY_to_BLK-TL-GTPE2_CHANNEL.DRPRDY" output="BLK-TL-GTPE2_CHANNEL.DRPRDY"/>
        <direct input="GTPE2_CHANNEL.EYESCANDATAERROR" name="GTPE2_CHANNEL.EYESCANDATAERROR_to_BLK-TL-GTPE2_CHANNEL.EYESCANDATAERROR" output="BLK-TL-GTPE2_CHANNEL.EYESCANDATAERROR"/>
        <direct input="GTPE2_CHANNEL.GTPTXN" name="GTPE2_CHANNEL.GTPTXN_to_BLK-TL-GTPE2_CHANNEL.GTPTXN" output="BLK-TL-GTPE2_CHANNEL.GTPTXN"/>
        <direct input="GTPE2_CHANNEL.GTPTXP" name="GTPE2_CHANNEL.GTPTXP_to_BLK-TL-GTPE2_CHANNEL.GTPTXP" output="BLK-TL-GTPE2_CHANNEL.GTPTXP"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[0]" name="GTPE2_CHANNEL.PCSRSVDOUT[0]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT0" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT0"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[10]" name="GTPE2_CHANNEL.PCSRSVDOUT[10]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT10" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT10"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[11]" name="GTPE2_CHANNEL.PCSRSVDOUT[11]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT11" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT11"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[12]" name="GTPE2_CHANNEL.PCSRSVDOUT[12]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT12" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT12"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[13]" name="GTPE2_CHANNEL.PCSRSVDOUT[13]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT13" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT13"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[14]" name="GTPE2_CHANNEL.PCSRSVDOUT[14]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT14" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT14"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[15]" name="GTPE2_CHANNEL.PCSRSVDOUT[15]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT15" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT15"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[1]" name="GTPE2_CHANNEL.PCSRSVDOUT[1]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT1" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT1"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[2]" name="GTPE2_CHANNEL.PCSRSVDOUT[2]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT2" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT2"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[3]" name="GTPE2_CHANNEL.PCSRSVDOUT[3]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT3" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT3"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[4]" name="GTPE2_CHANNEL.PCSRSVDOUT[4]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT4" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT4"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[5]" name="GTPE2_CHANNEL.PCSRSVDOUT[5]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT5" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT5"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[6]" name="GTPE2_CHANNEL.PCSRSVDOUT[6]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT6" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT6"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[7]" name="GTPE2_CHANNEL.PCSRSVDOUT[7]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT7" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT7"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[8]" name="GTPE2_CHANNEL.PCSRSVDOUT[8]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT8" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT8"/>
        <direct input="GTPE2_CHANNEL.PCSRSVDOUT[9]" name="GTPE2_CHANNEL.PCSRSVDOUT[9]_to_BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT9" output="BLK-TL-GTPE2_CHANNEL.PCSRSVDOUT9"/>
        <direct input="GTPE2_CHANNEL.PHYSTATUS" name="GTPE2_CHANNEL.PHYSTATUS_to_BLK-TL-GTPE2_CHANNEL.PHYSTATUS" output="BLK-TL-GTPE2_CHANNEL.PHYSTATUS"/>
        <direct input="GTPE2_CHANNEL.PMARSVDOUT0" name="GTPE2_CHANNEL.PMARSVDOUT0_to_BLK-TL-GTPE2_CHANNEL.PMARSVDOUT0" output="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT0"/>
        <direct input="GTPE2_CHANNEL.PMARSVDOUT1" name="GTPE2_CHANNEL.PMARSVDOUT1_to_BLK-TL-GTPE2_CHANNEL.PMARSVDOUT1" output="BLK-TL-GTPE2_CHANNEL.PMARSVDOUT1"/>
        <direct input="GTPE2_CHANNEL.RXBUFSTATUS[0]" name="GTPE2_CHANNEL.RXBUFSTATUS[0]_to_BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS0" output="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS0"/>
        <direct input="GTPE2_CHANNEL.RXBUFSTATUS[1]" name="GTPE2_CHANNEL.RXBUFSTATUS[1]_to_BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS1" output="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS1"/>
        <direct input="GTPE2_CHANNEL.RXBUFSTATUS[2]" name="GTPE2_CHANNEL.RXBUFSTATUS[2]_to_BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS2" output="BLK-TL-GTPE2_CHANNEL.RXBUFSTATUS2"/>
        <direct input="GTPE2_CHANNEL.RXBYTEISALIGNED" name="GTPE2_CHANNEL.RXBYTEISALIGNED_to_BLK-TL-GTPE2_CHANNEL.RXBYTEISALIGNED" output="BLK-TL-GTPE2_CHANNEL.RXBYTEISALIGNED"/>
        <direct input="GTPE2_CHANNEL.RXBYTEREALIGN" name="GTPE2_CHANNEL.RXBYTEREALIGN_to_BLK-TL-GTPE2_CHANNEL.RXBYTEREALIGN" output="BLK-TL-GTPE2_CHANNEL.RXBYTEREALIGN"/>
        <direct input="GTPE2_CHANNEL.RXCDRLOCK" name="GTPE2_CHANNEL.RXCDRLOCK_to_BLK-TL-GTPE2_CHANNEL.RXCDRLOCK" output="BLK-TL-GTPE2_CHANNEL.RXCDRLOCK"/>
        <direct input="GTPE2_CHANNEL.RXCHANBONDSEQ" name="GTPE2_CHANNEL.RXCHANBONDSEQ_to_BLK-TL-GTPE2_CHANNEL.RXCHANBONDSEQ" output="BLK-TL-GTPE2_CHANNEL.RXCHANBONDSEQ"/>
        <direct input="GTPE2_CHANNEL.RXCHANISALIGNED" name="GTPE2_CHANNEL.RXCHANISALIGNED_to_BLK-TL-GTPE2_CHANNEL.RXCHANISALIGNED" output="BLK-TL-GTPE2_CHANNEL.RXCHANISALIGNED"/>
        <direct input="GTPE2_CHANNEL.RXCHANREALIGN" name="GTPE2_CHANNEL.RXCHANREALIGN_to_BLK-TL-GTPE2_CHANNEL.RXCHANREALIGN" output="BLK-TL-GTPE2_CHANNEL.RXCHANREALIGN"/>
        <direct input="GTPE2_CHANNEL.RXCHARISCOMMA[0]" name="GTPE2_CHANNEL.RXCHARISCOMMA[0]_to_BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA0" output="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA0"/>
        <direct input="GTPE2_CHANNEL.RXCHARISCOMMA[1]" name="GTPE2_CHANNEL.RXCHARISCOMMA[1]_to_BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA1" output="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA1"/>
        <direct input="GTPE2_CHANNEL.RXCHARISCOMMA[2]" name="GTPE2_CHANNEL.RXCHARISCOMMA[2]_to_BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA2" output="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA2"/>
        <direct input="GTPE2_CHANNEL.RXCHARISCOMMA[3]" name="GTPE2_CHANNEL.RXCHARISCOMMA[3]_to_BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA3" output="BLK-TL-GTPE2_CHANNEL.RXCHARISCOMMA3"/>
        <direct input="GTPE2_CHANNEL.RXCHARISK[0]" name="GTPE2_CHANNEL.RXCHARISK[0]_to_BLK-TL-GTPE2_CHANNEL.RXCHARISK0" output="BLK-TL-GTPE2_CHANNEL.RXCHARISK0"/>
        <direct input="GTPE2_CHANNEL.RXCHARISK[1]" name="GTPE2_CHANNEL.RXCHARISK[1]_to_BLK-TL-GTPE2_CHANNEL.RXCHARISK1" output="BLK-TL-GTPE2_CHANNEL.RXCHARISK1"/>
        <direct input="GTPE2_CHANNEL.RXCHARISK[2]" name="GTPE2_CHANNEL.RXCHARISK[2]_to_BLK-TL-GTPE2_CHANNEL.RXCHARISK2" output="BLK-TL-GTPE2_CHANNEL.RXCHARISK2"/>
        <direct input="GTPE2_CHANNEL.RXCHARISK[3]" name="GTPE2_CHANNEL.RXCHARISK[3]_to_BLK-TL-GTPE2_CHANNEL.RXCHARISK3" output="BLK-TL-GTPE2_CHANNEL.RXCHARISK3"/>
        <direct input="GTPE2_CHANNEL.RXCHBONDO[0]" name="GTPE2_CHANNEL.RXCHBONDO[0]_to_BLK-TL-GTPE2_CHANNEL.RXCHBONDO0" output="BLK-TL-GTPE2_CHANNEL.RXCHBONDO0"/>
        <direct input="GTPE2_CHANNEL.RXCHBONDO[1]" name="GTPE2_CHANNEL.RXCHBONDO[1]_to_BLK-TL-GTPE2_CHANNEL.RXCHBONDO1" output="BLK-TL-GTPE2_CHANNEL.RXCHBONDO1"/>
        <direct input="GTPE2_CHANNEL.RXCHBONDO[2]" name="GTPE2_CHANNEL.RXCHBONDO[2]_to_BLK-TL-GTPE2_CHANNEL.RXCHBONDO2" output="BLK-TL-GTPE2_CHANNEL.RXCHBONDO2"/>
        <direct input="GTPE2_CHANNEL.RXCHBONDO[3]" name="GTPE2_CHANNEL.RXCHBONDO[3]_to_BLK-TL-GTPE2_CHANNEL.RXCHBONDO3" output="BLK-TL-GTPE2_CHANNEL.RXCHBONDO3"/>
        <direct input="GTPE2_CHANNEL.RXCLKCORCNT[0]" name="GTPE2_CHANNEL.RXCLKCORCNT[0]_to_BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT0" output="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT0"/>
        <direct input="GTPE2_CHANNEL.RXCLKCORCNT[1]" name="GTPE2_CHANNEL.RXCLKCORCNT[1]_to_BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT1" output="BLK-TL-GTPE2_CHANNEL.RXCLKCORCNT1"/>
        <direct input="GTPE2_CHANNEL.RXCOMINITDET" name="GTPE2_CHANNEL.RXCOMINITDET_to_BLK-TL-GTPE2_CHANNEL.RXCOMINITDET" output="BLK-TL-GTPE2_CHANNEL.RXCOMINITDET"/>
        <direct input="GTPE2_CHANNEL.RXCOMMADET" name="GTPE2_CHANNEL.RXCOMMADET_to_BLK-TL-GTPE2_CHANNEL.RXCOMMADET" output="BLK-TL-GTPE2_CHANNEL.RXCOMMADET"/>
        <direct input="GTPE2_CHANNEL.RXCOMSASDET" name="GTPE2_CHANNEL.RXCOMSASDET_to_BLK-TL-GTPE2_CHANNEL.RXCOMSASDET" output="BLK-TL-GTPE2_CHANNEL.RXCOMSASDET"/>
        <direct input="GTPE2_CHANNEL.RXCOMWAKEDET" name="GTPE2_CHANNEL.RXCOMWAKEDET_to_BLK-TL-GTPE2_CHANNEL.RXCOMWAKEDET" output="BLK-TL-GTPE2_CHANNEL.RXCOMWAKEDET"/>
        <direct input="GTPE2_CHANNEL.RXDATA[0]" name="GTPE2_CHANNEL.RXDATA[0]_to_BLK-TL-GTPE2_CHANNEL.RXDATA0" output="BLK-TL-GTPE2_CHANNEL.RXDATA0"/>
        <direct input="GTPE2_CHANNEL.RXDATA[10]" name="GTPE2_CHANNEL.RXDATA[10]_to_BLK-TL-GTPE2_CHANNEL.RXDATA10" output="BLK-TL-GTPE2_CHANNEL.RXDATA10"/>
        <direct input="GTPE2_CHANNEL.RXDATA[11]" name="GTPE2_CHANNEL.RXDATA[11]_to_BLK-TL-GTPE2_CHANNEL.RXDATA11" output="BLK-TL-GTPE2_CHANNEL.RXDATA11"/>
        <direct input="GTPE2_CHANNEL.RXDATA[12]" name="GTPE2_CHANNEL.RXDATA[12]_to_BLK-TL-GTPE2_CHANNEL.RXDATA12" output="BLK-TL-GTPE2_CHANNEL.RXDATA12"/>
        <direct input="GTPE2_CHANNEL.RXDATA[13]" name="GTPE2_CHANNEL.RXDATA[13]_to_BLK-TL-GTPE2_CHANNEL.RXDATA13" output="BLK-TL-GTPE2_CHANNEL.RXDATA13"/>
        <direct input="GTPE2_CHANNEL.RXDATA[14]" name="GTPE2_CHANNEL.RXDATA[14]_to_BLK-TL-GTPE2_CHANNEL.RXDATA14" output="BLK-TL-GTPE2_CHANNEL.RXDATA14"/>
        <direct input="GTPE2_CHANNEL.RXDATA[15]" name="GTPE2_CHANNEL.RXDATA[15]_to_BLK-TL-GTPE2_CHANNEL.RXDATA15" output="BLK-TL-GTPE2_CHANNEL.RXDATA15"/>
        <direct input="GTPE2_CHANNEL.RXDATA[16]" name="GTPE2_CHANNEL.RXDATA[16]_to_BLK-TL-GTPE2_CHANNEL.RXDATA16" output="BLK-TL-GTPE2_CHANNEL.RXDATA16"/>
        <direct input="GTPE2_CHANNEL.RXDATA[17]" name="GTPE2_CHANNEL.RXDATA[17]_to_BLK-TL-GTPE2_CHANNEL.RXDATA17" output="BLK-TL-GTPE2_CHANNEL.RXDATA17"/>
        <direct input="GTPE2_CHANNEL.RXDATA[18]" name="GTPE2_CHANNEL.RXDATA[18]_to_BLK-TL-GTPE2_CHANNEL.RXDATA18" output="BLK-TL-GTPE2_CHANNEL.RXDATA18"/>
        <direct input="GTPE2_CHANNEL.RXDATA[19]" name="GTPE2_CHANNEL.RXDATA[19]_to_BLK-TL-GTPE2_CHANNEL.RXDATA19" output="BLK-TL-GTPE2_CHANNEL.RXDATA19"/>
        <direct input="GTPE2_CHANNEL.RXDATA[1]" name="GTPE2_CHANNEL.RXDATA[1]_to_BLK-TL-GTPE2_CHANNEL.RXDATA1" output="BLK-TL-GTPE2_CHANNEL.RXDATA1"/>
        <direct input="GTPE2_CHANNEL.RXDATA[20]" name="GTPE2_CHANNEL.RXDATA[20]_to_BLK-TL-GTPE2_CHANNEL.RXDATA20" output="BLK-TL-GTPE2_CHANNEL.RXDATA20"/>
        <direct input="GTPE2_CHANNEL.RXDATA[21]" name="GTPE2_CHANNEL.RXDATA[21]_to_BLK-TL-GTPE2_CHANNEL.RXDATA21" output="BLK-TL-GTPE2_CHANNEL.RXDATA21"/>
        <direct input="GTPE2_CHANNEL.RXDATA[22]" name="GTPE2_CHANNEL.RXDATA[22]_to_BLK-TL-GTPE2_CHANNEL.RXDATA22" output="BLK-TL-GTPE2_CHANNEL.RXDATA22"/>
        <direct input="GTPE2_CHANNEL.RXDATA[23]" name="GTPE2_CHANNEL.RXDATA[23]_to_BLK-TL-GTPE2_CHANNEL.RXDATA23" output="BLK-TL-GTPE2_CHANNEL.RXDATA23"/>
        <direct input="GTPE2_CHANNEL.RXDATA[24]" name="GTPE2_CHANNEL.RXDATA[24]_to_BLK-TL-GTPE2_CHANNEL.RXDATA24" output="BLK-TL-GTPE2_CHANNEL.RXDATA24"/>
        <direct input="GTPE2_CHANNEL.RXDATA[25]" name="GTPE2_CHANNEL.RXDATA[25]_to_BLK-TL-GTPE2_CHANNEL.RXDATA25" output="BLK-TL-GTPE2_CHANNEL.RXDATA25"/>
        <direct input="GTPE2_CHANNEL.RXDATA[26]" name="GTPE2_CHANNEL.RXDATA[26]_to_BLK-TL-GTPE2_CHANNEL.RXDATA26" output="BLK-TL-GTPE2_CHANNEL.RXDATA26"/>
        <direct input="GTPE2_CHANNEL.RXDATA[27]" name="GTPE2_CHANNEL.RXDATA[27]_to_BLK-TL-GTPE2_CHANNEL.RXDATA27" output="BLK-TL-GTPE2_CHANNEL.RXDATA27"/>
        <direct input="GTPE2_CHANNEL.RXDATA[28]" name="GTPE2_CHANNEL.RXDATA[28]_to_BLK-TL-GTPE2_CHANNEL.RXDATA28" output="BLK-TL-GTPE2_CHANNEL.RXDATA28"/>
        <direct input="GTPE2_CHANNEL.RXDATA[29]" name="GTPE2_CHANNEL.RXDATA[29]_to_BLK-TL-GTPE2_CHANNEL.RXDATA29" output="BLK-TL-GTPE2_CHANNEL.RXDATA29"/>
        <direct input="GTPE2_CHANNEL.RXDATA[2]" name="GTPE2_CHANNEL.RXDATA[2]_to_BLK-TL-GTPE2_CHANNEL.RXDATA2" output="BLK-TL-GTPE2_CHANNEL.RXDATA2"/>
        <direct input="GTPE2_CHANNEL.RXDATA[30]" name="GTPE2_CHANNEL.RXDATA[30]_to_BLK-TL-GTPE2_CHANNEL.RXDATA30" output="BLK-TL-GTPE2_CHANNEL.RXDATA30"/>
        <direct input="GTPE2_CHANNEL.RXDATA[31]" name="GTPE2_CHANNEL.RXDATA[31]_to_BLK-TL-GTPE2_CHANNEL.RXDATA31" output="BLK-TL-GTPE2_CHANNEL.RXDATA31"/>
        <direct input="GTPE2_CHANNEL.RXDATA[3]" name="GTPE2_CHANNEL.RXDATA[3]_to_BLK-TL-GTPE2_CHANNEL.RXDATA3" output="BLK-TL-GTPE2_CHANNEL.RXDATA3"/>
        <direct input="GTPE2_CHANNEL.RXDATA[4]" name="GTPE2_CHANNEL.RXDATA[4]_to_BLK-TL-GTPE2_CHANNEL.RXDATA4" output="BLK-TL-GTPE2_CHANNEL.RXDATA4"/>
        <direct input="GTPE2_CHANNEL.RXDATA[5]" name="GTPE2_CHANNEL.RXDATA[5]_to_BLK-TL-GTPE2_CHANNEL.RXDATA5" output="BLK-TL-GTPE2_CHANNEL.RXDATA5"/>
        <direct input="GTPE2_CHANNEL.RXDATA[6]" name="GTPE2_CHANNEL.RXDATA[6]_to_BLK-TL-GTPE2_CHANNEL.RXDATA6" output="BLK-TL-GTPE2_CHANNEL.RXDATA6"/>
        <direct input="GTPE2_CHANNEL.RXDATA[7]" name="GTPE2_CHANNEL.RXDATA[7]_to_BLK-TL-GTPE2_CHANNEL.RXDATA7" output="BLK-TL-GTPE2_CHANNEL.RXDATA7"/>
        <direct input="GTPE2_CHANNEL.RXDATA[8]" name="GTPE2_CHANNEL.RXDATA[8]_to_BLK-TL-GTPE2_CHANNEL.RXDATA8" output="BLK-TL-GTPE2_CHANNEL.RXDATA8"/>
        <direct input="GTPE2_CHANNEL.RXDATA[9]" name="GTPE2_CHANNEL.RXDATA[9]_to_BLK-TL-GTPE2_CHANNEL.RXDATA9" output="BLK-TL-GTPE2_CHANNEL.RXDATA9"/>
        <direct input="GTPE2_CHANNEL.RXDATAVALID[0]" name="GTPE2_CHANNEL.RXDATAVALID[0]_to_BLK-TL-GTPE2_CHANNEL.RXDATAVALID0" output="BLK-TL-GTPE2_CHANNEL.RXDATAVALID0"/>
        <direct input="GTPE2_CHANNEL.RXDATAVALID[1]" name="GTPE2_CHANNEL.RXDATAVALID[1]_to_BLK-TL-GTPE2_CHANNEL.RXDATAVALID1" output="BLK-TL-GTPE2_CHANNEL.RXDATAVALID1"/>
        <direct input="GTPE2_CHANNEL.RXDISPERR[0]" name="GTPE2_CHANNEL.RXDISPERR[0]_to_BLK-TL-GTPE2_CHANNEL.RXDISPERR0" output="BLK-TL-GTPE2_CHANNEL.RXDISPERR0"/>
        <direct input="GTPE2_CHANNEL.RXDISPERR[1]" name="GTPE2_CHANNEL.RXDISPERR[1]_to_BLK-TL-GTPE2_CHANNEL.RXDISPERR1" output="BLK-TL-GTPE2_CHANNEL.RXDISPERR1"/>
        <direct input="GTPE2_CHANNEL.RXDISPERR[2]" name="GTPE2_CHANNEL.RXDISPERR[2]_to_BLK-TL-GTPE2_CHANNEL.RXDISPERR2" output="BLK-TL-GTPE2_CHANNEL.RXDISPERR2"/>
        <direct input="GTPE2_CHANNEL.RXDISPERR[3]" name="GTPE2_CHANNEL.RXDISPERR[3]_to_BLK-TL-GTPE2_CHANNEL.RXDISPERR3" output="BLK-TL-GTPE2_CHANNEL.RXDISPERR3"/>
        <direct input="GTPE2_CHANNEL.RXDLYSRESETDONE" name="GTPE2_CHANNEL.RXDLYSRESETDONE_to_BLK-TL-GTPE2_CHANNEL.RXDLYSRESETDONE" output="BLK-TL-GTPE2_CHANNEL.RXDLYSRESETDONE"/>
        <direct input="GTPE2_CHANNEL.RXELECIDLE" name="GTPE2_CHANNEL.RXELECIDLE_to_BLK-TL-GTPE2_CHANNEL.RXELECIDLE" output="BLK-TL-GTPE2_CHANNEL.RXELECIDLE"/>
        <direct input="GTPE2_CHANNEL.RXHEADER[0]" name="GTPE2_CHANNEL.RXHEADER[0]_to_BLK-TL-GTPE2_CHANNEL.RXHEADER0" output="BLK-TL-GTPE2_CHANNEL.RXHEADER0"/>
        <direct input="GTPE2_CHANNEL.RXHEADER[1]" name="GTPE2_CHANNEL.RXHEADER[1]_to_BLK-TL-GTPE2_CHANNEL.RXHEADER1" output="BLK-TL-GTPE2_CHANNEL.RXHEADER1"/>
        <direct input="GTPE2_CHANNEL.RXHEADER[2]" name="GTPE2_CHANNEL.RXHEADER[2]_to_BLK-TL-GTPE2_CHANNEL.RXHEADER2" output="BLK-TL-GTPE2_CHANNEL.RXHEADER2"/>
        <direct input="GTPE2_CHANNEL.RXHEADERVALID" name="GTPE2_CHANNEL.RXHEADERVALID_to_BLK-TL-GTPE2_CHANNEL.RXHEADERVALID" output="BLK-TL-GTPE2_CHANNEL.RXHEADERVALID"/>
        <direct input="GTPE2_CHANNEL.RXNOTINTABLE[0]" name="GTPE2_CHANNEL.RXNOTINTABLE[0]_to_BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE0" output="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE0"/>
        <direct input="GTPE2_CHANNEL.RXNOTINTABLE[1]" name="GTPE2_CHANNEL.RXNOTINTABLE[1]_to_BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE1" output="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE1"/>
        <direct input="GTPE2_CHANNEL.RXNOTINTABLE[2]" name="GTPE2_CHANNEL.RXNOTINTABLE[2]_to_BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE2" output="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE2"/>
        <direct input="GTPE2_CHANNEL.RXNOTINTABLE[3]" name="GTPE2_CHANNEL.RXNOTINTABLE[3]_to_BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE3" output="BLK-TL-GTPE2_CHANNEL.RXNOTINTABLE3"/>
        <direct input="GTPE2_CHANNEL.RXOSINTDONE" name="GTPE2_CHANNEL.RXOSINTDONE_to_BLK-TL-GTPE2_CHANNEL.RXOSINTDONE" output="BLK-TL-GTPE2_CHANNEL.RXOSINTDONE"/>
        <direct input="GTPE2_CHANNEL.RXOSINTSTARTED" name="GTPE2_CHANNEL.RXOSINTSTARTED_to_BLK-TL-GTPE2_CHANNEL.RXOSINTSTARTED" output="BLK-TL-GTPE2_CHANNEL.RXOSINTSTARTED"/>
        <direct input="GTPE2_CHANNEL.RXOSINTSTROBEDONE" name="GTPE2_CHANNEL.RXOSINTSTROBEDONE_to_BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBEDONE" output="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBEDONE"/>
        <direct input="GTPE2_CHANNEL.RXOSINTSTROBESTARTED" name="GTPE2_CHANNEL.RXOSINTSTROBESTARTED_to_BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBESTARTED" output="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBESTARTED"/>
        <direct input="GTPE2_CHANNEL.RXOUTCLKFABRIC" name="GTPE2_CHANNEL.RXOUTCLKFABRIC_to_BLK-TL-GTPE2_CHANNEL.RXOUTCLKFABRIC" output="BLK-TL-GTPE2_CHANNEL.RXOUTCLKFABRIC"/>
        <direct input="GTPE2_CHANNEL.RXOUTCLKPCS" name="GTPE2_CHANNEL.RXOUTCLKPCS_to_BLK-TL-GTPE2_CHANNEL.RXOUTCLKPCS" output="BLK-TL-GTPE2_CHANNEL.RXOUTCLKPCS"/>
        <direct input="GTPE2_CHANNEL.RXOUTCLK" name="GTPE2_CHANNEL.RXOUTCLK_to_BLK-TL-GTPE2_CHANNEL.RXOUTCLK" output="BLK-TL-GTPE2_CHANNEL.RXOUTCLK"/>
        <direct input="GTPE2_CHANNEL.RXPHALIGNDONE" name="GTPE2_CHANNEL.RXPHALIGNDONE_to_BLK-TL-GTPE2_CHANNEL.RXPHALIGNDONE" output="BLK-TL-GTPE2_CHANNEL.RXPHALIGNDONE"/>
        <direct input="GTPE2_CHANNEL.RXPHMONITOR[0]" name="GTPE2_CHANNEL.RXPHMONITOR[0]_to_BLK-TL-GTPE2_CHANNEL.RXPHMONITOR0" output="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR0"/>
        <direct input="GTPE2_CHANNEL.RXPHMONITOR[1]" name="GTPE2_CHANNEL.RXPHMONITOR[1]_to_BLK-TL-GTPE2_CHANNEL.RXPHMONITOR1" output="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR1"/>
        <direct input="GTPE2_CHANNEL.RXPHMONITOR[2]" name="GTPE2_CHANNEL.RXPHMONITOR[2]_to_BLK-TL-GTPE2_CHANNEL.RXPHMONITOR2" output="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR2"/>
        <direct input="GTPE2_CHANNEL.RXPHMONITOR[3]" name="GTPE2_CHANNEL.RXPHMONITOR[3]_to_BLK-TL-GTPE2_CHANNEL.RXPHMONITOR3" output="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR3"/>
        <direct input="GTPE2_CHANNEL.RXPHMONITOR[4]" name="GTPE2_CHANNEL.RXPHMONITOR[4]_to_BLK-TL-GTPE2_CHANNEL.RXPHMONITOR4" output="BLK-TL-GTPE2_CHANNEL.RXPHMONITOR4"/>
        <direct input="GTPE2_CHANNEL.RXPHSLIPMONITOR[0]" name="GTPE2_CHANNEL.RXPHSLIPMONITOR[0]_to_BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR0" output="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR0"/>
        <direct input="GTPE2_CHANNEL.RXPHSLIPMONITOR[1]" name="GTPE2_CHANNEL.RXPHSLIPMONITOR[1]_to_BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR1" output="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR1"/>
        <direct input="GTPE2_CHANNEL.RXPHSLIPMONITOR[2]" name="GTPE2_CHANNEL.RXPHSLIPMONITOR[2]_to_BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR2" output="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR2"/>
        <direct input="GTPE2_CHANNEL.RXPHSLIPMONITOR[3]" name="GTPE2_CHANNEL.RXPHSLIPMONITOR[3]_to_BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR3" output="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR3"/>
        <direct input="GTPE2_CHANNEL.RXPHSLIPMONITOR[4]" name="GTPE2_CHANNEL.RXPHSLIPMONITOR[4]_to_BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR4" output="BLK-TL-GTPE2_CHANNEL.RXPHSLIPMONITOR4"/>
        <direct input="GTPE2_CHANNEL.RXPMARESETDONE" name="GTPE2_CHANNEL.RXPMARESETDONE_to_BLK-TL-GTPE2_CHANNEL.RXPMARESETDONE" output="BLK-TL-GTPE2_CHANNEL.RXPMARESETDONE"/>
        <direct input="GTPE2_CHANNEL.RXPRBSERR" name="GTPE2_CHANNEL.RXPRBSERR_to_BLK-TL-GTPE2_CHANNEL.RXPRBSERR" output="BLK-TL-GTPE2_CHANNEL.RXPRBSERR"/>
        <direct input="GTPE2_CHANNEL.RXRATEDONE" name="GTPE2_CHANNEL.RXRATEDONE_to_BLK-TL-GTPE2_CHANNEL.RXRATEDONE" output="BLK-TL-GTPE2_CHANNEL.RXRATEDONE"/>
        <direct input="GTPE2_CHANNEL.RXRESETDONE" name="GTPE2_CHANNEL.RXRESETDONE_to_BLK-TL-GTPE2_CHANNEL.RXRESETDONE" output="BLK-TL-GTPE2_CHANNEL.RXRESETDONE"/>
        <direct input="GTPE2_CHANNEL.RXSTARTOFSEQ[0]" name="GTPE2_CHANNEL.RXSTARTOFSEQ[0]_to_BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ0" output="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ0"/>
        <direct input="GTPE2_CHANNEL.RXSTARTOFSEQ[1]" name="GTPE2_CHANNEL.RXSTARTOFSEQ[1]_to_BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ1" output="BLK-TL-GTPE2_CHANNEL.RXSTARTOFSEQ1"/>
        <direct input="GTPE2_CHANNEL.RXSTATUS[0]" name="GTPE2_CHANNEL.RXSTATUS[0]_to_BLK-TL-GTPE2_CHANNEL.RXSTATUS0" output="BLK-TL-GTPE2_CHANNEL.RXSTATUS0"/>
        <direct input="GTPE2_CHANNEL.RXSTATUS[1]" name="GTPE2_CHANNEL.RXSTATUS[1]_to_BLK-TL-GTPE2_CHANNEL.RXSTATUS1" output="BLK-TL-GTPE2_CHANNEL.RXSTATUS1"/>
        <direct input="GTPE2_CHANNEL.RXSTATUS[2]" name="GTPE2_CHANNEL.RXSTATUS[2]_to_BLK-TL-GTPE2_CHANNEL.RXSTATUS2" output="BLK-TL-GTPE2_CHANNEL.RXSTATUS2"/>
        <direct input="GTPE2_CHANNEL.RXSYNCDONE" name="GTPE2_CHANNEL.RXSYNCDONE_to_BLK-TL-GTPE2_CHANNEL.RXSYNCDONE" output="BLK-TL-GTPE2_CHANNEL.RXSYNCDONE"/>
        <direct input="GTPE2_CHANNEL.RXSYNCOUT" name="GTPE2_CHANNEL.RXSYNCOUT_to_BLK-TL-GTPE2_CHANNEL.RXSYNCOUT" output="BLK-TL-GTPE2_CHANNEL.RXSYNCOUT"/>
        <direct input="GTPE2_CHANNEL.RXVALID" name="GTPE2_CHANNEL.RXVALID_to_BLK-TL-GTPE2_CHANNEL.RXVALID" output="BLK-TL-GTPE2_CHANNEL.RXVALID"/>
        <direct input="GTPE2_CHANNEL.TXBUFSTATUS[0]" name="GTPE2_CHANNEL.TXBUFSTATUS[0]_to_BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS0" output="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS0"/>
        <direct input="GTPE2_CHANNEL.TXBUFSTATUS[1]" name="GTPE2_CHANNEL.TXBUFSTATUS[1]_to_BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS1" output="BLK-TL-GTPE2_CHANNEL.TXBUFSTATUS1"/>
        <direct input="GTPE2_CHANNEL.TXCOMFINISH" name="GTPE2_CHANNEL.TXCOMFINISH_to_BLK-TL-GTPE2_CHANNEL.TXCOMFINISH" output="BLK-TL-GTPE2_CHANNEL.TXCOMFINISH"/>
        <direct input="GTPE2_CHANNEL.TXDLYSRESETDONE" name="GTPE2_CHANNEL.TXDLYSRESETDONE_to_BLK-TL-GTPE2_CHANNEL.TXDLYSRESETDONE" output="BLK-TL-GTPE2_CHANNEL.TXDLYSRESETDONE"/>
        <direct input="GTPE2_CHANNEL.TXGEARBOXREADY" name="GTPE2_CHANNEL.TXGEARBOXREADY_to_BLK-TL-GTPE2_CHANNEL.TXGEARBOXREADY" output="BLK-TL-GTPE2_CHANNEL.TXGEARBOXREADY"/>
        <direct input="GTPE2_CHANNEL.TXOUTCLKFABRIC" name="GTPE2_CHANNEL.TXOUTCLKFABRIC_to_BLK-TL-GTPE2_CHANNEL.TXOUTCLKFABRIC" output="BLK-TL-GTPE2_CHANNEL.TXOUTCLKFABRIC"/>
        <direct input="GTPE2_CHANNEL.TXOUTCLKPCS" name="GTPE2_CHANNEL.TXOUTCLKPCS_to_BLK-TL-GTPE2_CHANNEL.TXOUTCLKPCS" output="BLK-TL-GTPE2_CHANNEL.TXOUTCLKPCS"/>
        <direct input="GTPE2_CHANNEL.TXOUTCLK" name="GTPE2_CHANNEL.TXOUTCLK_to_BLK-TL-GTPE2_CHANNEL.TXOUTCLK" output="BLK-TL-GTPE2_CHANNEL.TXOUTCLK"/>
        <direct input="GTPE2_CHANNEL.TXPHALIGNDONE" name="GTPE2_CHANNEL.TXPHALIGNDONE_to_BLK-TL-GTPE2_CHANNEL.TXPHALIGNDONE" output="BLK-TL-GTPE2_CHANNEL.TXPHALIGNDONE"/>
        <direct input="GTPE2_CHANNEL.TXPHINITDONE" name="GTPE2_CHANNEL.TXPHINITDONE_to_BLK-TL-GTPE2_CHANNEL.TXPHINITDONE" output="BLK-TL-GTPE2_CHANNEL.TXPHINITDONE"/>
        <direct input="GTPE2_CHANNEL.TXPMARESETDONE" name="GTPE2_CHANNEL.TXPMARESETDONE_to_BLK-TL-GTPE2_CHANNEL.TXPMARESETDONE" output="BLK-TL-GTPE2_CHANNEL.TXPMARESETDONE"/>
        <direct input="GTPE2_CHANNEL.TXRATEDONE" name="GTPE2_CHANNEL.TXRATEDONE_to_BLK-TL-GTPE2_CHANNEL.TXRATEDONE" output="BLK-TL-GTPE2_CHANNEL.TXRATEDONE"/>
        <direct input="GTPE2_CHANNEL.TXRESETDONE" name="GTPE2_CHANNEL.TXRESETDONE_to_BLK-TL-GTPE2_CHANNEL.TXRESETDONE" output="BLK-TL-GTPE2_CHANNEL.TXRESETDONE"/>
        <direct input="GTPE2_CHANNEL.TXSYNCDONE" name="GTPE2_CHANNEL.TXSYNCDONE_to_BLK-TL-GTPE2_CHANNEL.TXSYNCDONE" output="BLK-TL-GTPE2_CHANNEL.TXSYNCDONE"/>
        <direct input="GTPE2_CHANNEL.TXSYNCOUT" name="GTPE2_CHANNEL.TXSYNCOUT_to_BLK-TL-GTPE2_CHANNEL.TXSYNCOUT" output="BLK-TL-GTPE2_CHANNEL.TXSYNCOUT"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.CFGRESET" name="BLK-TL-GTPE2_CHANNEL.CFGRESET_to_GTPE2_CHANNEL.CFGRESET" output="GTPE2_CHANNEL.CFGRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.CLKRSVD0" name="BLK-TL-GTPE2_CHANNEL.CLKRSVD0_to_GTPE2_CHANNEL.CLKRSVD0" output="GTPE2_CHANNEL.CLKRSVD0"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.CLKRSVD1" name="BLK-TL-GTPE2_CHANNEL.CLKRSVD1_to_GTPE2_CHANNEL.CLKRSVD1" output="GTPE2_CHANNEL.CLKRSVD1"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DMONFIFORESET" name="BLK-TL-GTPE2_CHANNEL.DMONFIFORESET_to_GTPE2_CHANNEL.DMONFIFORESET" output="GTPE2_CHANNEL.DMONFIFORESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DMONITORCLK" name="BLK-TL-GTPE2_CHANNEL.DMONITORCLK_to_GTPE2_CHANNEL.DMONITORCLK" output="GTPE2_CHANNEL.DMONITORCLK"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPADDR0" name="BLK-TL-GTPE2_CHANNEL.DRPADDR0_to_GTPE2_CHANNEL.DRPADDR[0]" output="GTPE2_CHANNEL.DRPADDR[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPADDR1" name="BLK-TL-GTPE2_CHANNEL.DRPADDR1_to_GTPE2_CHANNEL.DRPADDR[1]" output="GTPE2_CHANNEL.DRPADDR[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPADDR2" name="BLK-TL-GTPE2_CHANNEL.DRPADDR2_to_GTPE2_CHANNEL.DRPADDR[2]" output="GTPE2_CHANNEL.DRPADDR[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPADDR3" name="BLK-TL-GTPE2_CHANNEL.DRPADDR3_to_GTPE2_CHANNEL.DRPADDR[3]" output="GTPE2_CHANNEL.DRPADDR[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPADDR4" name="BLK-TL-GTPE2_CHANNEL.DRPADDR4_to_GTPE2_CHANNEL.DRPADDR[4]" output="GTPE2_CHANNEL.DRPADDR[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPADDR5" name="BLK-TL-GTPE2_CHANNEL.DRPADDR5_to_GTPE2_CHANNEL.DRPADDR[5]" output="GTPE2_CHANNEL.DRPADDR[5]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPADDR6" name="BLK-TL-GTPE2_CHANNEL.DRPADDR6_to_GTPE2_CHANNEL.DRPADDR[6]" output="GTPE2_CHANNEL.DRPADDR[6]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPADDR7" name="BLK-TL-GTPE2_CHANNEL.DRPADDR7_to_GTPE2_CHANNEL.DRPADDR[7]" output="GTPE2_CHANNEL.DRPADDR[7]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPADDR8" name="BLK-TL-GTPE2_CHANNEL.DRPADDR8_to_GTPE2_CHANNEL.DRPADDR[8]" output="GTPE2_CHANNEL.DRPADDR[8]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPCLK" name="BLK-TL-GTPE2_CHANNEL.DRPCLK_to_GTPE2_CHANNEL.DRPCLK" output="GTPE2_CHANNEL.DRPCLK"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI0" name="BLK-TL-GTPE2_CHANNEL.DRPDI0_to_GTPE2_CHANNEL.DRPDI[0]" output="GTPE2_CHANNEL.DRPDI[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI10" name="BLK-TL-GTPE2_CHANNEL.DRPDI10_to_GTPE2_CHANNEL.DRPDI[10]" output="GTPE2_CHANNEL.DRPDI[10]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI11" name="BLK-TL-GTPE2_CHANNEL.DRPDI11_to_GTPE2_CHANNEL.DRPDI[11]" output="GTPE2_CHANNEL.DRPDI[11]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI12" name="BLK-TL-GTPE2_CHANNEL.DRPDI12_to_GTPE2_CHANNEL.DRPDI[12]" output="GTPE2_CHANNEL.DRPDI[12]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI13" name="BLK-TL-GTPE2_CHANNEL.DRPDI13_to_GTPE2_CHANNEL.DRPDI[13]" output="GTPE2_CHANNEL.DRPDI[13]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI14" name="BLK-TL-GTPE2_CHANNEL.DRPDI14_to_GTPE2_CHANNEL.DRPDI[14]" output="GTPE2_CHANNEL.DRPDI[14]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI15" name="BLK-TL-GTPE2_CHANNEL.DRPDI15_to_GTPE2_CHANNEL.DRPDI[15]" output="GTPE2_CHANNEL.DRPDI[15]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI1" name="BLK-TL-GTPE2_CHANNEL.DRPDI1_to_GTPE2_CHANNEL.DRPDI[1]" output="GTPE2_CHANNEL.DRPDI[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI2" name="BLK-TL-GTPE2_CHANNEL.DRPDI2_to_GTPE2_CHANNEL.DRPDI[2]" output="GTPE2_CHANNEL.DRPDI[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI3" name="BLK-TL-GTPE2_CHANNEL.DRPDI3_to_GTPE2_CHANNEL.DRPDI[3]" output="GTPE2_CHANNEL.DRPDI[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI4" name="BLK-TL-GTPE2_CHANNEL.DRPDI4_to_GTPE2_CHANNEL.DRPDI[4]" output="GTPE2_CHANNEL.DRPDI[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI5" name="BLK-TL-GTPE2_CHANNEL.DRPDI5_to_GTPE2_CHANNEL.DRPDI[5]" output="GTPE2_CHANNEL.DRPDI[5]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI6" name="BLK-TL-GTPE2_CHANNEL.DRPDI6_to_GTPE2_CHANNEL.DRPDI[6]" output="GTPE2_CHANNEL.DRPDI[6]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI7" name="BLK-TL-GTPE2_CHANNEL.DRPDI7_to_GTPE2_CHANNEL.DRPDI[7]" output="GTPE2_CHANNEL.DRPDI[7]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI8" name="BLK-TL-GTPE2_CHANNEL.DRPDI8_to_GTPE2_CHANNEL.DRPDI[8]" output="GTPE2_CHANNEL.DRPDI[8]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPDI9" name="BLK-TL-GTPE2_CHANNEL.DRPDI9_to_GTPE2_CHANNEL.DRPDI[9]" output="GTPE2_CHANNEL.DRPDI[9]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPEN" name="BLK-TL-GTPE2_CHANNEL.DRPEN_to_GTPE2_CHANNEL.DRPEN" output="GTPE2_CHANNEL.DRPEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.DRPWE" name="BLK-TL-GTPE2_CHANNEL.DRPWE_to_GTPE2_CHANNEL.DRPWE" output="GTPE2_CHANNEL.DRPWE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.EYESCANMODE" name="BLK-TL-GTPE2_CHANNEL.EYESCANMODE_to_GTPE2_CHANNEL.EYESCANMODE" output="GTPE2_CHANNEL.EYESCANMODE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.EYESCANRESET" name="BLK-TL-GTPE2_CHANNEL.EYESCANRESET_to_GTPE2_CHANNEL.EYESCANRESET" output="GTPE2_CHANNEL.EYESCANRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.EYESCANTRIGGER" name="BLK-TL-GTPE2_CHANNEL.EYESCANTRIGGER_to_GTPE2_CHANNEL.EYESCANTRIGGER" output="GTPE2_CHANNEL.EYESCANTRIGGER"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTPRXN" name="BLK-TL-GTPE2_CHANNEL.GTPRXN_to_GTPE2_CHANNEL.GTPRXN" output="GTPE2_CHANNEL.GTPRXN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTPRXP" name="BLK-TL-GTPE2_CHANNEL.GTPRXP_to_GTPE2_CHANNEL.GTPRXP" output="GTPE2_CHANNEL.GTPRXP"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRESETSEL" name="BLK-TL-GTPE2_CHANNEL.GTRESETSEL_to_GTPE2_CHANNEL.GTRESETSEL" output="GTPE2_CHANNEL.GTRESETSEL"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD0" name="BLK-TL-GTPE2_CHANNEL.GTRSVD0_to_GTPE2_CHANNEL.GTRSVD[0]" output="GTPE2_CHANNEL.GTRSVD[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD10" name="BLK-TL-GTPE2_CHANNEL.GTRSVD10_to_GTPE2_CHANNEL.GTRSVD[10]" output="GTPE2_CHANNEL.GTRSVD[10]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD11" name="BLK-TL-GTPE2_CHANNEL.GTRSVD11_to_GTPE2_CHANNEL.GTRSVD[11]" output="GTPE2_CHANNEL.GTRSVD[11]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD12" name="BLK-TL-GTPE2_CHANNEL.GTRSVD12_to_GTPE2_CHANNEL.GTRSVD[12]" output="GTPE2_CHANNEL.GTRSVD[12]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD13" name="BLK-TL-GTPE2_CHANNEL.GTRSVD13_to_GTPE2_CHANNEL.GTRSVD[13]" output="GTPE2_CHANNEL.GTRSVD[13]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD14" name="BLK-TL-GTPE2_CHANNEL.GTRSVD14_to_GTPE2_CHANNEL.GTRSVD[14]" output="GTPE2_CHANNEL.GTRSVD[14]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD15" name="BLK-TL-GTPE2_CHANNEL.GTRSVD15_to_GTPE2_CHANNEL.GTRSVD[15]" output="GTPE2_CHANNEL.GTRSVD[15]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD1" name="BLK-TL-GTPE2_CHANNEL.GTRSVD1_to_GTPE2_CHANNEL.GTRSVD[1]" output="GTPE2_CHANNEL.GTRSVD[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD2" name="BLK-TL-GTPE2_CHANNEL.GTRSVD2_to_GTPE2_CHANNEL.GTRSVD[2]" output="GTPE2_CHANNEL.GTRSVD[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD3" name="BLK-TL-GTPE2_CHANNEL.GTRSVD3_to_GTPE2_CHANNEL.GTRSVD[3]" output="GTPE2_CHANNEL.GTRSVD[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD4" name="BLK-TL-GTPE2_CHANNEL.GTRSVD4_to_GTPE2_CHANNEL.GTRSVD[4]" output="GTPE2_CHANNEL.GTRSVD[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD5" name="BLK-TL-GTPE2_CHANNEL.GTRSVD5_to_GTPE2_CHANNEL.GTRSVD[5]" output="GTPE2_CHANNEL.GTRSVD[5]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD6" name="BLK-TL-GTPE2_CHANNEL.GTRSVD6_to_GTPE2_CHANNEL.GTRSVD[6]" output="GTPE2_CHANNEL.GTRSVD[6]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD7" name="BLK-TL-GTPE2_CHANNEL.GTRSVD7_to_GTPE2_CHANNEL.GTRSVD[7]" output="GTPE2_CHANNEL.GTRSVD[7]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD8" name="BLK-TL-GTPE2_CHANNEL.GTRSVD8_to_GTPE2_CHANNEL.GTRSVD[8]" output="GTPE2_CHANNEL.GTRSVD[8]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRSVD9" name="BLK-TL-GTPE2_CHANNEL.GTRSVD9_to_GTPE2_CHANNEL.GTRSVD[9]" output="GTPE2_CHANNEL.GTRSVD[9]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTRXRESET" name="BLK-TL-GTPE2_CHANNEL.GTRXRESET_to_GTPE2_CHANNEL.GTRXRESET" output="GTPE2_CHANNEL.GTRXRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.GTTXRESET" name="BLK-TL-GTPE2_CHANNEL.GTTXRESET_to_GTPE2_CHANNEL.GTTXRESET" output="GTPE2_CHANNEL.GTTXRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.LOOPBACK0" name="BLK-TL-GTPE2_CHANNEL.LOOPBACK0_to_GTPE2_CHANNEL.LOOPBACK[0]" output="GTPE2_CHANNEL.LOOPBACK[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.LOOPBACK1" name="BLK-TL-GTPE2_CHANNEL.LOOPBACK1_to_GTPE2_CHANNEL.LOOPBACK[1]" output="GTPE2_CHANNEL.LOOPBACK[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.LOOPBACK2" name="BLK-TL-GTPE2_CHANNEL.LOOPBACK2_to_GTPE2_CHANNEL.LOOPBACK[2]" output="GTPE2_CHANNEL.LOOPBACK[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN0" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN0_to_GTPE2_CHANNEL.PCSRSVDIN[0]" output="GTPE2_CHANNEL.PCSRSVDIN[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN10" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN10_to_GTPE2_CHANNEL.PCSRSVDIN[10]" output="GTPE2_CHANNEL.PCSRSVDIN[10]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN11" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN11_to_GTPE2_CHANNEL.PCSRSVDIN[11]" output="GTPE2_CHANNEL.PCSRSVDIN[11]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN12" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN12_to_GTPE2_CHANNEL.PCSRSVDIN[12]" output="GTPE2_CHANNEL.PCSRSVDIN[12]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN13" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN13_to_GTPE2_CHANNEL.PCSRSVDIN[13]" output="GTPE2_CHANNEL.PCSRSVDIN[13]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN14" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN14_to_GTPE2_CHANNEL.PCSRSVDIN[14]" output="GTPE2_CHANNEL.PCSRSVDIN[14]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN15" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN15_to_GTPE2_CHANNEL.PCSRSVDIN[15]" output="GTPE2_CHANNEL.PCSRSVDIN[15]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN1" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN1_to_GTPE2_CHANNEL.PCSRSVDIN[1]" output="GTPE2_CHANNEL.PCSRSVDIN[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN2" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN2_to_GTPE2_CHANNEL.PCSRSVDIN[2]" output="GTPE2_CHANNEL.PCSRSVDIN[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN3" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN3_to_GTPE2_CHANNEL.PCSRSVDIN[3]" output="GTPE2_CHANNEL.PCSRSVDIN[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN4" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN4_to_GTPE2_CHANNEL.PCSRSVDIN[4]" output="GTPE2_CHANNEL.PCSRSVDIN[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN5" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN5_to_GTPE2_CHANNEL.PCSRSVDIN[5]" output="GTPE2_CHANNEL.PCSRSVDIN[5]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN6" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN6_to_GTPE2_CHANNEL.PCSRSVDIN[6]" output="GTPE2_CHANNEL.PCSRSVDIN[6]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN7" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN7_to_GTPE2_CHANNEL.PCSRSVDIN[7]" output="GTPE2_CHANNEL.PCSRSVDIN[7]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN8" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN8_to_GTPE2_CHANNEL.PCSRSVDIN[8]" output="GTPE2_CHANNEL.PCSRSVDIN[8]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN9" name="BLK-TL-GTPE2_CHANNEL.PCSRSVDIN9_to_GTPE2_CHANNEL.PCSRSVDIN[9]" output="GTPE2_CHANNEL.PCSRSVDIN[9]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PMARSVDIN0" name="BLK-TL-GTPE2_CHANNEL.PMARSVDIN0_to_GTPE2_CHANNEL.PMARSVDIN0" output="GTPE2_CHANNEL.PMARSVDIN0"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PMARSVDIN1" name="BLK-TL-GTPE2_CHANNEL.PMARSVDIN1_to_GTPE2_CHANNEL.PMARSVDIN1" output="GTPE2_CHANNEL.PMARSVDIN1"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PMARSVDIN2" name="BLK-TL-GTPE2_CHANNEL.PMARSVDIN2_to_GTPE2_CHANNEL.PMARSVDIN2" output="GTPE2_CHANNEL.PMARSVDIN2"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PMARSVDIN3" name="BLK-TL-GTPE2_CHANNEL.PMARSVDIN3_to_GTPE2_CHANNEL.PMARSVDIN3" output="GTPE2_CHANNEL.PMARSVDIN3"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.PMARSVDIN4" name="BLK-TL-GTPE2_CHANNEL.PMARSVDIN4_to_GTPE2_CHANNEL.PMARSVDIN4" output="GTPE2_CHANNEL.PMARSVDIN4"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RESETOVRD" name="BLK-TL-GTPE2_CHANNEL.RESETOVRD_to_GTPE2_CHANNEL.RESETOVRD" output="GTPE2_CHANNEL.RESETOVRD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RX8B10BEN" name="BLK-TL-GTPE2_CHANNEL.RX8B10BEN_to_GTPE2_CHANNEL.RX8B10BEN" output="GTPE2_CHANNEL.RX8B10BEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST0" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST0_to_GTPE2_CHANNEL.RXADAPTSELTEST[0]" output="GTPE2_CHANNEL.RXADAPTSELTEST[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST10" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST10_to_GTPE2_CHANNEL.RXADAPTSELTEST[10]" output="GTPE2_CHANNEL.RXADAPTSELTEST[10]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST11" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST11_to_GTPE2_CHANNEL.RXADAPTSELTEST[11]" output="GTPE2_CHANNEL.RXADAPTSELTEST[11]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST12" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST12_to_GTPE2_CHANNEL.RXADAPTSELTEST[12]" output="GTPE2_CHANNEL.RXADAPTSELTEST[12]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST13" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST13_to_GTPE2_CHANNEL.RXADAPTSELTEST[13]" output="GTPE2_CHANNEL.RXADAPTSELTEST[13]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST1" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST1_to_GTPE2_CHANNEL.RXADAPTSELTEST[1]" output="GTPE2_CHANNEL.RXADAPTSELTEST[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST2" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST2_to_GTPE2_CHANNEL.RXADAPTSELTEST[2]" output="GTPE2_CHANNEL.RXADAPTSELTEST[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST3" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST3_to_GTPE2_CHANNEL.RXADAPTSELTEST[3]" output="GTPE2_CHANNEL.RXADAPTSELTEST[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST4" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST4_to_GTPE2_CHANNEL.RXADAPTSELTEST[4]" output="GTPE2_CHANNEL.RXADAPTSELTEST[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST5" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST5_to_GTPE2_CHANNEL.RXADAPTSELTEST[5]" output="GTPE2_CHANNEL.RXADAPTSELTEST[5]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST6" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST6_to_GTPE2_CHANNEL.RXADAPTSELTEST[6]" output="GTPE2_CHANNEL.RXADAPTSELTEST[6]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST7" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST7_to_GTPE2_CHANNEL.RXADAPTSELTEST[7]" output="GTPE2_CHANNEL.RXADAPTSELTEST[7]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST8" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST8_to_GTPE2_CHANNEL.RXADAPTSELTEST[8]" output="GTPE2_CHANNEL.RXADAPTSELTEST[8]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST9" name="BLK-TL-GTPE2_CHANNEL.RXADAPTSELTEST9_to_GTPE2_CHANNEL.RXADAPTSELTEST[9]" output="GTPE2_CHANNEL.RXADAPTSELTEST[9]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXBUFRESET" name="BLK-TL-GTPE2_CHANNEL.RXBUFRESET_to_GTPE2_CHANNEL.RXBUFRESET" output="GTPE2_CHANNEL.RXBUFRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCDRFREQRESET" name="BLK-TL-GTPE2_CHANNEL.RXCDRFREQRESET_to_GTPE2_CHANNEL.RXCDRFREQRESET" output="GTPE2_CHANNEL.RXCDRFREQRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCDRHOLD" name="BLK-TL-GTPE2_CHANNEL.RXCDRHOLD_to_GTPE2_CHANNEL.RXCDRHOLD" output="GTPE2_CHANNEL.RXCDRHOLD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCDROVRDEN" name="BLK-TL-GTPE2_CHANNEL.RXCDROVRDEN_to_GTPE2_CHANNEL.RXCDROVRDEN" output="GTPE2_CHANNEL.RXCDROVRDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCDRRESETRSV" name="BLK-TL-GTPE2_CHANNEL.RXCDRRESETRSV_to_GTPE2_CHANNEL.RXCDRRESETRSV" output="GTPE2_CHANNEL.RXCDRRESETRSV"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCDRRESET" name="BLK-TL-GTPE2_CHANNEL.RXCDRRESET_to_GTPE2_CHANNEL.RXCDRRESET" output="GTPE2_CHANNEL.RXCDRRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCHBONDEN" name="BLK-TL-GTPE2_CHANNEL.RXCHBONDEN_to_GTPE2_CHANNEL.RXCHBONDEN" output="GTPE2_CHANNEL.RXCHBONDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCHBONDI0" name="BLK-TL-GTPE2_CHANNEL.RXCHBONDI0_to_GTPE2_CHANNEL.RXCHBONDI[0]" output="GTPE2_CHANNEL.RXCHBONDI[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCHBONDI1" name="BLK-TL-GTPE2_CHANNEL.RXCHBONDI1_to_GTPE2_CHANNEL.RXCHBONDI[1]" output="GTPE2_CHANNEL.RXCHBONDI[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCHBONDI2" name="BLK-TL-GTPE2_CHANNEL.RXCHBONDI2_to_GTPE2_CHANNEL.RXCHBONDI[2]" output="GTPE2_CHANNEL.RXCHBONDI[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCHBONDI3" name="BLK-TL-GTPE2_CHANNEL.RXCHBONDI3_to_GTPE2_CHANNEL.RXCHBONDI[3]" output="GTPE2_CHANNEL.RXCHBONDI[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL0" name="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL0_to_GTPE2_CHANNEL.RXCHBONDLEVEL[0]" output="GTPE2_CHANNEL.RXCHBONDLEVEL[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL1" name="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL1_to_GTPE2_CHANNEL.RXCHBONDLEVEL[1]" output="GTPE2_CHANNEL.RXCHBONDLEVEL[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL2" name="BLK-TL-GTPE2_CHANNEL.RXCHBONDLEVEL2_to_GTPE2_CHANNEL.RXCHBONDLEVEL[2]" output="GTPE2_CHANNEL.RXCHBONDLEVEL[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCHBONDMASTER" name="BLK-TL-GTPE2_CHANNEL.RXCHBONDMASTER_to_GTPE2_CHANNEL.RXCHBONDMASTER" output="GTPE2_CHANNEL.RXCHBONDMASTER"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCHBONDSLAVE" name="BLK-TL-GTPE2_CHANNEL.RXCHBONDSLAVE_to_GTPE2_CHANNEL.RXCHBONDSLAVE" output="GTPE2_CHANNEL.RXCHBONDSLAVE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXCOMMADETEN" name="BLK-TL-GTPE2_CHANNEL.RXCOMMADETEN_to_GTPE2_CHANNEL.RXCOMMADETEN" output="GTPE2_CHANNEL.RXCOMMADETEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXDDIEN" name="BLK-TL-GTPE2_CHANNEL.RXDDIEN_to_GTPE2_CHANNEL.RXDDIEN" output="GTPE2_CHANNEL.RXDDIEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXDFEXYDEN" name="BLK-TL-GTPE2_CHANNEL.RXDFEXYDEN_to_GTPE2_CHANNEL.RXDFEXYDEN" output="GTPE2_CHANNEL.RXDFEXYDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXDLYBYPASS" name="BLK-TL-GTPE2_CHANNEL.RXDLYBYPASS_to_GTPE2_CHANNEL.RXDLYBYPASS" output="GTPE2_CHANNEL.RXDLYBYPASS"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXDLYEN" name="BLK-TL-GTPE2_CHANNEL.RXDLYEN_to_GTPE2_CHANNEL.RXDLYEN" output="GTPE2_CHANNEL.RXDLYEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXDLYOVRDEN" name="BLK-TL-GTPE2_CHANNEL.RXDLYOVRDEN_to_GTPE2_CHANNEL.RXDLYOVRDEN" output="GTPE2_CHANNEL.RXDLYOVRDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXDLYSRESET" name="BLK-TL-GTPE2_CHANNEL.RXDLYSRESET_to_GTPE2_CHANNEL.RXDLYSRESET" output="GTPE2_CHANNEL.RXDLYSRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE0" name="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE0_to_GTPE2_CHANNEL.RXELECIDLEMODE[0]" output="GTPE2_CHANNEL.RXELECIDLEMODE[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE1" name="BLK-TL-GTPE2_CHANNEL.RXELECIDLEMODE1_to_GTPE2_CHANNEL.RXELECIDLEMODE[1]" output="GTPE2_CHANNEL.RXELECIDLEMODE[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXGEARBOXSLIP" name="BLK-TL-GTPE2_CHANNEL.RXGEARBOXSLIP_to_GTPE2_CHANNEL.RXGEARBOXSLIP" output="GTPE2_CHANNEL.RXGEARBOXSLIP"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXLPMHFHOLD" name="BLK-TL-GTPE2_CHANNEL.RXLPMHFHOLD_to_GTPE2_CHANNEL.RXLPMHFHOLD" output="GTPE2_CHANNEL.RXLPMHFHOLD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXLPMHFOVRDEN" name="BLK-TL-GTPE2_CHANNEL.RXLPMHFOVRDEN_to_GTPE2_CHANNEL.RXLPMHFOVRDEN" output="GTPE2_CHANNEL.RXLPMHFOVRDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXLPMLFHOLD" name="BLK-TL-GTPE2_CHANNEL.RXLPMLFHOLD_to_GTPE2_CHANNEL.RXLPMLFHOLD" output="GTPE2_CHANNEL.RXLPMLFHOLD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXLPMLFOVRDEN" name="BLK-TL-GTPE2_CHANNEL.RXLPMLFOVRDEN_to_GTPE2_CHANNEL.RXLPMLFOVRDEN" output="GTPE2_CHANNEL.RXLPMLFOVRDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXLPMOSINTNTRLEN" name="BLK-TL-GTPE2_CHANNEL.RXLPMOSINTNTRLEN_to_GTPE2_CHANNEL.RXLPMOSINTNTRLEN" output="GTPE2_CHANNEL.RXLPMOSINTNTRLEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXLPMRESET" name="BLK-TL-GTPE2_CHANNEL.RXLPMRESET_to_GTPE2_CHANNEL.RXLPMRESET" output="GTPE2_CHANNEL.RXLPMRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXMCOMMAALIGNEN" name="BLK-TL-GTPE2_CHANNEL.RXMCOMMAALIGNEN_to_GTPE2_CHANNEL.RXMCOMMAALIGNEN" output="GTPE2_CHANNEL.RXMCOMMAALIGNEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOOBRESET" name="BLK-TL-GTPE2_CHANNEL.RXOOBRESET_to_GTPE2_CHANNEL.RXOOBRESET" output="GTPE2_CHANNEL.RXOOBRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSCALRESET" name="BLK-TL-GTPE2_CHANNEL.RXOSCALRESET_to_GTPE2_CHANNEL.RXOSCALRESET" output="GTPE2_CHANNEL.RXOSCALRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSHOLD" name="BLK-TL-GTPE2_CHANNEL.RXOSHOLD_to_GTPE2_CHANNEL.RXOSHOLD" output="GTPE2_CHANNEL.RXOSHOLD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG0" name="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG0_to_GTPE2_CHANNEL.RXOSINTCFG[0]" output="GTPE2_CHANNEL.RXOSINTCFG[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG1" name="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG1_to_GTPE2_CHANNEL.RXOSINTCFG[1]" output="GTPE2_CHANNEL.RXOSINTCFG[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG2" name="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG2_to_GTPE2_CHANNEL.RXOSINTCFG[2]" output="GTPE2_CHANNEL.RXOSINTCFG[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG3" name="BLK-TL-GTPE2_CHANNEL.RXOSINTCFG3_to_GTPE2_CHANNEL.RXOSINTCFG[3]" output="GTPE2_CHANNEL.RXOSINTCFG[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTEN" name="BLK-TL-GTPE2_CHANNEL.RXOSINTEN_to_GTPE2_CHANNEL.RXOSINTEN" output="GTPE2_CHANNEL.RXOSINTEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTHOLD" name="BLK-TL-GTPE2_CHANNEL.RXOSINTHOLD_to_GTPE2_CHANNEL.RXOSINTHOLD" output="GTPE2_CHANNEL.RXOSINTHOLD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTID00" name="BLK-TL-GTPE2_CHANNEL.RXOSINTID00_to_GTPE2_CHANNEL.RXOSINTID0[0]" output="GTPE2_CHANNEL.RXOSINTID0[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTID01" name="BLK-TL-GTPE2_CHANNEL.RXOSINTID01_to_GTPE2_CHANNEL.RXOSINTID0[1]" output="GTPE2_CHANNEL.RXOSINTID0[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTID02" name="BLK-TL-GTPE2_CHANNEL.RXOSINTID02_to_GTPE2_CHANNEL.RXOSINTID0[2]" output="GTPE2_CHANNEL.RXOSINTID0[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTID03" name="BLK-TL-GTPE2_CHANNEL.RXOSINTID03_to_GTPE2_CHANNEL.RXOSINTID0[3]" output="GTPE2_CHANNEL.RXOSINTID0[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTNTRLEN" name="BLK-TL-GTPE2_CHANNEL.RXOSINTNTRLEN_to_GTPE2_CHANNEL.RXOSINTNTRLEN" output="GTPE2_CHANNEL.RXOSINTNTRLEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTOVRDEN" name="BLK-TL-GTPE2_CHANNEL.RXOSINTOVRDEN_to_GTPE2_CHANNEL.RXOSINTOVRDEN" output="GTPE2_CHANNEL.RXOSINTOVRDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTPD" name="BLK-TL-GTPE2_CHANNEL.RXOSINTPD_to_GTPE2_CHANNEL.RXOSINTPD" output="GTPE2_CHANNEL.RXOSINTPD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBE" name="BLK-TL-GTPE2_CHANNEL.RXOSINTSTROBE_to_GTPE2_CHANNEL.RXOSINTSTROBE" output="GTPE2_CHANNEL.RXOSINTSTROBE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSINTTESTOVRDEN" name="BLK-TL-GTPE2_CHANNEL.RXOSINTTESTOVRDEN_to_GTPE2_CHANNEL.RXOSINTTESTOVRDEN" output="GTPE2_CHANNEL.RXOSINTTESTOVRDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOSOVRDEN" name="BLK-TL-GTPE2_CHANNEL.RXOSOVRDEN_to_GTPE2_CHANNEL.RXOSOVRDEN" output="GTPE2_CHANNEL.RXOSOVRDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL0" name="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL0_to_GTPE2_CHANNEL.RXOUTCLKSEL[0]" output="GTPE2_CHANNEL.RXOUTCLKSEL[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL1" name="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL1_to_GTPE2_CHANNEL.RXOUTCLKSEL[1]" output="GTPE2_CHANNEL.RXOUTCLKSEL[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL2" name="BLK-TL-GTPE2_CHANNEL.RXOUTCLKSEL2_to_GTPE2_CHANNEL.RXOUTCLKSEL[2]" output="GTPE2_CHANNEL.RXOUTCLKSEL[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPCOMMAALIGNEN" name="BLK-TL-GTPE2_CHANNEL.RXPCOMMAALIGNEN_to_GTPE2_CHANNEL.RXPCOMMAALIGNEN" output="GTPE2_CHANNEL.RXPCOMMAALIGNEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPCSRESET" name="BLK-TL-GTPE2_CHANNEL.RXPCSRESET_to_GTPE2_CHANNEL.RXPCSRESET" output="GTPE2_CHANNEL.RXPCSRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPD0" name="BLK-TL-GTPE2_CHANNEL.RXPD0_to_GTPE2_CHANNEL.RXPD[0]" output="GTPE2_CHANNEL.RXPD[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPD1" name="BLK-TL-GTPE2_CHANNEL.RXPD1_to_GTPE2_CHANNEL.RXPD[1]" output="GTPE2_CHANNEL.RXPD[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPHALIGNEN" name="BLK-TL-GTPE2_CHANNEL.RXPHALIGNEN_to_GTPE2_CHANNEL.RXPHALIGNEN" output="GTPE2_CHANNEL.RXPHALIGNEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPHALIGN" name="BLK-TL-GTPE2_CHANNEL.RXPHALIGN_to_GTPE2_CHANNEL.RXPHALIGN" output="GTPE2_CHANNEL.RXPHALIGN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPHDLYPD" name="BLK-TL-GTPE2_CHANNEL.RXPHDLYPD_to_GTPE2_CHANNEL.RXPHDLYPD" output="GTPE2_CHANNEL.RXPHDLYPD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPHDLYRESET" name="BLK-TL-GTPE2_CHANNEL.RXPHDLYRESET_to_GTPE2_CHANNEL.RXPHDLYRESET" output="GTPE2_CHANNEL.RXPHDLYRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPHOVRDEN" name="BLK-TL-GTPE2_CHANNEL.RXPHOVRDEN_to_GTPE2_CHANNEL.RXPHOVRDEN" output="GTPE2_CHANNEL.RXPHOVRDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPMARESET" name="BLK-TL-GTPE2_CHANNEL.RXPMARESET_to_GTPE2_CHANNEL.RXPMARESET" output="GTPE2_CHANNEL.RXPMARESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPOLARITY" name="BLK-TL-GTPE2_CHANNEL.RXPOLARITY_to_GTPE2_CHANNEL.RXPOLARITY" output="GTPE2_CHANNEL.RXPOLARITY"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPRBSCNTRESET" name="BLK-TL-GTPE2_CHANNEL.RXPRBSCNTRESET_to_GTPE2_CHANNEL.RXPRBSCNTRESET" output="GTPE2_CHANNEL.RXPRBSCNTRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL0" name="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL0_to_GTPE2_CHANNEL.RXPRBSSEL[0]" output="GTPE2_CHANNEL.RXPRBSSEL[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL1" name="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL1_to_GTPE2_CHANNEL.RXPRBSSEL[1]" output="GTPE2_CHANNEL.RXPRBSSEL[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL2" name="BLK-TL-GTPE2_CHANNEL.RXPRBSSEL2_to_GTPE2_CHANNEL.RXPRBSSEL[2]" output="GTPE2_CHANNEL.RXPRBSSEL[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXRATEMODE" name="BLK-TL-GTPE2_CHANNEL.RXRATEMODE_to_GTPE2_CHANNEL.RXRATEMODE" output="GTPE2_CHANNEL.RXRATEMODE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXRATE0" name="BLK-TL-GTPE2_CHANNEL.RXRATE0_to_GTPE2_CHANNEL.RXRATE[0]" output="GTPE2_CHANNEL.RXRATE[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXRATE1" name="BLK-TL-GTPE2_CHANNEL.RXRATE1_to_GTPE2_CHANNEL.RXRATE[1]" output="GTPE2_CHANNEL.RXRATE[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXRATE2" name="BLK-TL-GTPE2_CHANNEL.RXRATE2_to_GTPE2_CHANNEL.RXRATE[2]" output="GTPE2_CHANNEL.RXRATE[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXSLIDE" name="BLK-TL-GTPE2_CHANNEL.RXSLIDE_to_GTPE2_CHANNEL.RXSLIDE" output="GTPE2_CHANNEL.RXSLIDE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXSYNCALLIN" name="BLK-TL-GTPE2_CHANNEL.RXSYNCALLIN_to_GTPE2_CHANNEL.RXSYNCALLIN" output="GTPE2_CHANNEL.RXSYNCALLIN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXSYNCIN" name="BLK-TL-GTPE2_CHANNEL.RXSYNCIN_to_GTPE2_CHANNEL.RXSYNCIN" output="GTPE2_CHANNEL.RXSYNCIN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXSYNCMODE" name="BLK-TL-GTPE2_CHANNEL.RXSYNCMODE_to_GTPE2_CHANNEL.RXSYNCMODE" output="GTPE2_CHANNEL.RXSYNCMODE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL0" name="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL0_to_GTPE2_CHANNEL.RXSYSCLKSEL[0]" output="GTPE2_CHANNEL.RXSYSCLKSEL[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL1" name="BLK-TL-GTPE2_CHANNEL.RXSYSCLKSEL1_to_GTPE2_CHANNEL.RXSYSCLKSEL[1]" output="GTPE2_CHANNEL.RXSYSCLKSEL[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXUSERRDY" name="BLK-TL-GTPE2_CHANNEL.RXUSERRDY_to_GTPE2_CHANNEL.RXUSERRDY" output="GTPE2_CHANNEL.RXUSERRDY"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXUSRCLK2" name="BLK-TL-GTPE2_CHANNEL.RXUSRCLK2_to_GTPE2_CHANNEL.RXUSRCLK2" output="GTPE2_CHANNEL.RXUSRCLK2"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.RXUSRCLK" name="BLK-TL-GTPE2_CHANNEL.RXUSRCLK_to_GTPE2_CHANNEL.RXUSRCLK" output="GTPE2_CHANNEL.RXUSRCLK"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.SETERRSTATUS" name="BLK-TL-GTPE2_CHANNEL.SETERRSTATUS_to_GTPE2_CHANNEL.SETERRSTATUS" output="GTPE2_CHANNEL.SETERRSTATUS"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.SIGVALIDCLK" name="BLK-TL-GTPE2_CHANNEL.SIGVALIDCLK_to_GTPE2_CHANNEL.SIGVALIDCLK" output="GTPE2_CHANNEL.SIGVALIDCLK"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN0" name="BLK-TL-GTPE2_CHANNEL.TSTIN0_to_GTPE2_CHANNEL.TSTIN[0]" output="GTPE2_CHANNEL.TSTIN[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN10" name="BLK-TL-GTPE2_CHANNEL.TSTIN10_to_GTPE2_CHANNEL.TSTIN[10]" output="GTPE2_CHANNEL.TSTIN[10]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN11" name="BLK-TL-GTPE2_CHANNEL.TSTIN11_to_GTPE2_CHANNEL.TSTIN[11]" output="GTPE2_CHANNEL.TSTIN[11]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN12" name="BLK-TL-GTPE2_CHANNEL.TSTIN12_to_GTPE2_CHANNEL.TSTIN[12]" output="GTPE2_CHANNEL.TSTIN[12]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN13" name="BLK-TL-GTPE2_CHANNEL.TSTIN13_to_GTPE2_CHANNEL.TSTIN[13]" output="GTPE2_CHANNEL.TSTIN[13]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN14" name="BLK-TL-GTPE2_CHANNEL.TSTIN14_to_GTPE2_CHANNEL.TSTIN[14]" output="GTPE2_CHANNEL.TSTIN[14]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN15" name="BLK-TL-GTPE2_CHANNEL.TSTIN15_to_GTPE2_CHANNEL.TSTIN[15]" output="GTPE2_CHANNEL.TSTIN[15]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN16" name="BLK-TL-GTPE2_CHANNEL.TSTIN16_to_GTPE2_CHANNEL.TSTIN[16]" output="GTPE2_CHANNEL.TSTIN[16]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN17" name="BLK-TL-GTPE2_CHANNEL.TSTIN17_to_GTPE2_CHANNEL.TSTIN[17]" output="GTPE2_CHANNEL.TSTIN[17]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN18" name="BLK-TL-GTPE2_CHANNEL.TSTIN18_to_GTPE2_CHANNEL.TSTIN[18]" output="GTPE2_CHANNEL.TSTIN[18]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN19" name="BLK-TL-GTPE2_CHANNEL.TSTIN19_to_GTPE2_CHANNEL.TSTIN[19]" output="GTPE2_CHANNEL.TSTIN[19]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN1" name="BLK-TL-GTPE2_CHANNEL.TSTIN1_to_GTPE2_CHANNEL.TSTIN[1]" output="GTPE2_CHANNEL.TSTIN[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN2" name="BLK-TL-GTPE2_CHANNEL.TSTIN2_to_GTPE2_CHANNEL.TSTIN[2]" output="GTPE2_CHANNEL.TSTIN[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN3" name="BLK-TL-GTPE2_CHANNEL.TSTIN3_to_GTPE2_CHANNEL.TSTIN[3]" output="GTPE2_CHANNEL.TSTIN[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN4" name="BLK-TL-GTPE2_CHANNEL.TSTIN4_to_GTPE2_CHANNEL.TSTIN[4]" output="GTPE2_CHANNEL.TSTIN[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN5" name="BLK-TL-GTPE2_CHANNEL.TSTIN5_to_GTPE2_CHANNEL.TSTIN[5]" output="GTPE2_CHANNEL.TSTIN[5]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN6" name="BLK-TL-GTPE2_CHANNEL.TSTIN6_to_GTPE2_CHANNEL.TSTIN[6]" output="GTPE2_CHANNEL.TSTIN[6]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN7" name="BLK-TL-GTPE2_CHANNEL.TSTIN7_to_GTPE2_CHANNEL.TSTIN[7]" output="GTPE2_CHANNEL.TSTIN[7]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN8" name="BLK-TL-GTPE2_CHANNEL.TSTIN8_to_GTPE2_CHANNEL.TSTIN[8]" output="GTPE2_CHANNEL.TSTIN[8]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TSTIN9" name="BLK-TL-GTPE2_CHANNEL.TSTIN9_to_GTPE2_CHANNEL.TSTIN[9]" output="GTPE2_CHANNEL.TSTIN[9]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS0" name="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS0_to_GTPE2_CHANNEL.TX8B10BBYPASS[0]" output="GTPE2_CHANNEL.TX8B10BBYPASS[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS1" name="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS1_to_GTPE2_CHANNEL.TX8B10BBYPASS[1]" output="GTPE2_CHANNEL.TX8B10BBYPASS[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS2" name="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS2_to_GTPE2_CHANNEL.TX8B10BBYPASS[2]" output="GTPE2_CHANNEL.TX8B10BBYPASS[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS3" name="BLK-TL-GTPE2_CHANNEL.TX8B10BBYPASS3_to_GTPE2_CHANNEL.TX8B10BBYPASS[3]" output="GTPE2_CHANNEL.TX8B10BBYPASS[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TX8B10BEN" name="BLK-TL-GTPE2_CHANNEL.TX8B10BEN_to_GTPE2_CHANNEL.TX8B10BEN" output="GTPE2_CHANNEL.TX8B10BEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL0" name="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL0_to_GTPE2_CHANNEL.TXBUFDIFFCTRL[0]" output="GTPE2_CHANNEL.TXBUFDIFFCTRL[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL1" name="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL1_to_GTPE2_CHANNEL.TXBUFDIFFCTRL[1]" output="GTPE2_CHANNEL.TXBUFDIFFCTRL[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL2" name="BLK-TL-GTPE2_CHANNEL.TXBUFDIFFCTRL2_to_GTPE2_CHANNEL.TXBUFDIFFCTRL[2]" output="GTPE2_CHANNEL.TXBUFDIFFCTRL[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE0" name="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE0_to_GTPE2_CHANNEL.TXCHARDISPMODE[0]" output="GTPE2_CHANNEL.TXCHARDISPMODE[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE1" name="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE1_to_GTPE2_CHANNEL.TXCHARDISPMODE[1]" output="GTPE2_CHANNEL.TXCHARDISPMODE[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE2" name="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE2_to_GTPE2_CHANNEL.TXCHARDISPMODE[2]" output="GTPE2_CHANNEL.TXCHARDISPMODE[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE3" name="BLK-TL-GTPE2_CHANNEL.TXCHARDISPMODE3_to_GTPE2_CHANNEL.TXCHARDISPMODE[3]" output="GTPE2_CHANNEL.TXCHARDISPMODE[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL0" name="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL0_to_GTPE2_CHANNEL.TXCHARDISPVAL[0]" output="GTPE2_CHANNEL.TXCHARDISPVAL[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL1" name="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL1_to_GTPE2_CHANNEL.TXCHARDISPVAL[1]" output="GTPE2_CHANNEL.TXCHARDISPVAL[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL2" name="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL2_to_GTPE2_CHANNEL.TXCHARDISPVAL[2]" output="GTPE2_CHANNEL.TXCHARDISPVAL[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL3" name="BLK-TL-GTPE2_CHANNEL.TXCHARDISPVAL3_to_GTPE2_CHANNEL.TXCHARDISPVAL[3]" output="GTPE2_CHANNEL.TXCHARDISPVAL[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARISK0" name="BLK-TL-GTPE2_CHANNEL.TXCHARISK0_to_GTPE2_CHANNEL.TXCHARISK[0]" output="GTPE2_CHANNEL.TXCHARISK[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARISK1" name="BLK-TL-GTPE2_CHANNEL.TXCHARISK1_to_GTPE2_CHANNEL.TXCHARISK[1]" output="GTPE2_CHANNEL.TXCHARISK[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARISK2" name="BLK-TL-GTPE2_CHANNEL.TXCHARISK2_to_GTPE2_CHANNEL.TXCHARISK[2]" output="GTPE2_CHANNEL.TXCHARISK[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCHARISK3" name="BLK-TL-GTPE2_CHANNEL.TXCHARISK3_to_GTPE2_CHANNEL.TXCHARISK[3]" output="GTPE2_CHANNEL.TXCHARISK[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCOMINIT" name="BLK-TL-GTPE2_CHANNEL.TXCOMINIT_to_GTPE2_CHANNEL.TXCOMINIT" output="GTPE2_CHANNEL.TXCOMINIT"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCOMSAS" name="BLK-TL-GTPE2_CHANNEL.TXCOMSAS_to_GTPE2_CHANNEL.TXCOMSAS" output="GTPE2_CHANNEL.TXCOMSAS"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXCOMWAKE" name="BLK-TL-GTPE2_CHANNEL.TXCOMWAKE_to_GTPE2_CHANNEL.TXCOMWAKE" output="GTPE2_CHANNEL.TXCOMWAKE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA0" name="BLK-TL-GTPE2_CHANNEL.TXDATA0_to_GTPE2_CHANNEL.TXDATA[0]" output="GTPE2_CHANNEL.TXDATA[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA10" name="BLK-TL-GTPE2_CHANNEL.TXDATA10_to_GTPE2_CHANNEL.TXDATA[10]" output="GTPE2_CHANNEL.TXDATA[10]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA11" name="BLK-TL-GTPE2_CHANNEL.TXDATA11_to_GTPE2_CHANNEL.TXDATA[11]" output="GTPE2_CHANNEL.TXDATA[11]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA12" name="BLK-TL-GTPE2_CHANNEL.TXDATA12_to_GTPE2_CHANNEL.TXDATA[12]" output="GTPE2_CHANNEL.TXDATA[12]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA13" name="BLK-TL-GTPE2_CHANNEL.TXDATA13_to_GTPE2_CHANNEL.TXDATA[13]" output="GTPE2_CHANNEL.TXDATA[13]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA14" name="BLK-TL-GTPE2_CHANNEL.TXDATA14_to_GTPE2_CHANNEL.TXDATA[14]" output="GTPE2_CHANNEL.TXDATA[14]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA15" name="BLK-TL-GTPE2_CHANNEL.TXDATA15_to_GTPE2_CHANNEL.TXDATA[15]" output="GTPE2_CHANNEL.TXDATA[15]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA16" name="BLK-TL-GTPE2_CHANNEL.TXDATA16_to_GTPE2_CHANNEL.TXDATA[16]" output="GTPE2_CHANNEL.TXDATA[16]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA17" name="BLK-TL-GTPE2_CHANNEL.TXDATA17_to_GTPE2_CHANNEL.TXDATA[17]" output="GTPE2_CHANNEL.TXDATA[17]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA18" name="BLK-TL-GTPE2_CHANNEL.TXDATA18_to_GTPE2_CHANNEL.TXDATA[18]" output="GTPE2_CHANNEL.TXDATA[18]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA19" name="BLK-TL-GTPE2_CHANNEL.TXDATA19_to_GTPE2_CHANNEL.TXDATA[19]" output="GTPE2_CHANNEL.TXDATA[19]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA1" name="BLK-TL-GTPE2_CHANNEL.TXDATA1_to_GTPE2_CHANNEL.TXDATA[1]" output="GTPE2_CHANNEL.TXDATA[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA20" name="BLK-TL-GTPE2_CHANNEL.TXDATA20_to_GTPE2_CHANNEL.TXDATA[20]" output="GTPE2_CHANNEL.TXDATA[20]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA21" name="BLK-TL-GTPE2_CHANNEL.TXDATA21_to_GTPE2_CHANNEL.TXDATA[21]" output="GTPE2_CHANNEL.TXDATA[21]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA22" name="BLK-TL-GTPE2_CHANNEL.TXDATA22_to_GTPE2_CHANNEL.TXDATA[22]" output="GTPE2_CHANNEL.TXDATA[22]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA23" name="BLK-TL-GTPE2_CHANNEL.TXDATA23_to_GTPE2_CHANNEL.TXDATA[23]" output="GTPE2_CHANNEL.TXDATA[23]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA24" name="BLK-TL-GTPE2_CHANNEL.TXDATA24_to_GTPE2_CHANNEL.TXDATA[24]" output="GTPE2_CHANNEL.TXDATA[24]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA25" name="BLK-TL-GTPE2_CHANNEL.TXDATA25_to_GTPE2_CHANNEL.TXDATA[25]" output="GTPE2_CHANNEL.TXDATA[25]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA26" name="BLK-TL-GTPE2_CHANNEL.TXDATA26_to_GTPE2_CHANNEL.TXDATA[26]" output="GTPE2_CHANNEL.TXDATA[26]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA27" name="BLK-TL-GTPE2_CHANNEL.TXDATA27_to_GTPE2_CHANNEL.TXDATA[27]" output="GTPE2_CHANNEL.TXDATA[27]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA28" name="BLK-TL-GTPE2_CHANNEL.TXDATA28_to_GTPE2_CHANNEL.TXDATA[28]" output="GTPE2_CHANNEL.TXDATA[28]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA29" name="BLK-TL-GTPE2_CHANNEL.TXDATA29_to_GTPE2_CHANNEL.TXDATA[29]" output="GTPE2_CHANNEL.TXDATA[29]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA2" name="BLK-TL-GTPE2_CHANNEL.TXDATA2_to_GTPE2_CHANNEL.TXDATA[2]" output="GTPE2_CHANNEL.TXDATA[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA30" name="BLK-TL-GTPE2_CHANNEL.TXDATA30_to_GTPE2_CHANNEL.TXDATA[30]" output="GTPE2_CHANNEL.TXDATA[30]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA31" name="BLK-TL-GTPE2_CHANNEL.TXDATA31_to_GTPE2_CHANNEL.TXDATA[31]" output="GTPE2_CHANNEL.TXDATA[31]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA3" name="BLK-TL-GTPE2_CHANNEL.TXDATA3_to_GTPE2_CHANNEL.TXDATA[3]" output="GTPE2_CHANNEL.TXDATA[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA4" name="BLK-TL-GTPE2_CHANNEL.TXDATA4_to_GTPE2_CHANNEL.TXDATA[4]" output="GTPE2_CHANNEL.TXDATA[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA5" name="BLK-TL-GTPE2_CHANNEL.TXDATA5_to_GTPE2_CHANNEL.TXDATA[5]" output="GTPE2_CHANNEL.TXDATA[5]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA6" name="BLK-TL-GTPE2_CHANNEL.TXDATA6_to_GTPE2_CHANNEL.TXDATA[6]" output="GTPE2_CHANNEL.TXDATA[6]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA7" name="BLK-TL-GTPE2_CHANNEL.TXDATA7_to_GTPE2_CHANNEL.TXDATA[7]" output="GTPE2_CHANNEL.TXDATA[7]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA8" name="BLK-TL-GTPE2_CHANNEL.TXDATA8_to_GTPE2_CHANNEL.TXDATA[8]" output="GTPE2_CHANNEL.TXDATA[8]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDATA9" name="BLK-TL-GTPE2_CHANNEL.TXDATA9_to_GTPE2_CHANNEL.TXDATA[9]" output="GTPE2_CHANNEL.TXDATA[9]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDEEMPH" name="BLK-TL-GTPE2_CHANNEL.TXDEEMPH_to_GTPE2_CHANNEL.TXDEEMPH" output="GTPE2_CHANNEL.TXDEEMPH"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDETECTRX" name="BLK-TL-GTPE2_CHANNEL.TXDETECTRX_to_GTPE2_CHANNEL.TXDETECTRX" output="GTPE2_CHANNEL.TXDETECTRX"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL0" name="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL0_to_GTPE2_CHANNEL.TXDIFFCTRL[0]" output="GTPE2_CHANNEL.TXDIFFCTRL[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL1" name="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL1_to_GTPE2_CHANNEL.TXDIFFCTRL[1]" output="GTPE2_CHANNEL.TXDIFFCTRL[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL2" name="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL2_to_GTPE2_CHANNEL.TXDIFFCTRL[2]" output="GTPE2_CHANNEL.TXDIFFCTRL[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL3" name="BLK-TL-GTPE2_CHANNEL.TXDIFFCTRL3_to_GTPE2_CHANNEL.TXDIFFCTRL[3]" output="GTPE2_CHANNEL.TXDIFFCTRL[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDIFFPD" name="BLK-TL-GTPE2_CHANNEL.TXDIFFPD_to_GTPE2_CHANNEL.TXDIFFPD" output="GTPE2_CHANNEL.TXDIFFPD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDLYBYPASS" name="BLK-TL-GTPE2_CHANNEL.TXDLYBYPASS_to_GTPE2_CHANNEL.TXDLYBYPASS" output="GTPE2_CHANNEL.TXDLYBYPASS"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDLYEN" name="BLK-TL-GTPE2_CHANNEL.TXDLYEN_to_GTPE2_CHANNEL.TXDLYEN" output="GTPE2_CHANNEL.TXDLYEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDLYHOLD" name="BLK-TL-GTPE2_CHANNEL.TXDLYHOLD_to_GTPE2_CHANNEL.TXDLYHOLD" output="GTPE2_CHANNEL.TXDLYHOLD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDLYOVRDEN" name="BLK-TL-GTPE2_CHANNEL.TXDLYOVRDEN_to_GTPE2_CHANNEL.TXDLYOVRDEN" output="GTPE2_CHANNEL.TXDLYOVRDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDLYSRESET" name="BLK-TL-GTPE2_CHANNEL.TXDLYSRESET_to_GTPE2_CHANNEL.TXDLYSRESET" output="GTPE2_CHANNEL.TXDLYSRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXDLYUPDOWN" name="BLK-TL-GTPE2_CHANNEL.TXDLYUPDOWN_to_GTPE2_CHANNEL.TXDLYUPDOWN" output="GTPE2_CHANNEL.TXDLYUPDOWN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXELECIDLE" name="BLK-TL-GTPE2_CHANNEL.TXELECIDLE_to_GTPE2_CHANNEL.TXELECIDLE" output="GTPE2_CHANNEL.TXELECIDLE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXHEADER0" name="BLK-TL-GTPE2_CHANNEL.TXHEADER0_to_GTPE2_CHANNEL.TXHEADER[0]" output="GTPE2_CHANNEL.TXHEADER[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXHEADER1" name="BLK-TL-GTPE2_CHANNEL.TXHEADER1_to_GTPE2_CHANNEL.TXHEADER[1]" output="GTPE2_CHANNEL.TXHEADER[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXHEADER2" name="BLK-TL-GTPE2_CHANNEL.TXHEADER2_to_GTPE2_CHANNEL.TXHEADER[2]" output="GTPE2_CHANNEL.TXHEADER[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXINHIBIT" name="BLK-TL-GTPE2_CHANNEL.TXINHIBIT_to_GTPE2_CHANNEL.TXINHIBIT" output="GTPE2_CHANNEL.TXINHIBIT"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR0" name="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR0_to_GTPE2_CHANNEL.TXMAINCURSOR[0]" output="GTPE2_CHANNEL.TXMAINCURSOR[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR1" name="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR1_to_GTPE2_CHANNEL.TXMAINCURSOR[1]" output="GTPE2_CHANNEL.TXMAINCURSOR[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR2" name="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR2_to_GTPE2_CHANNEL.TXMAINCURSOR[2]" output="GTPE2_CHANNEL.TXMAINCURSOR[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR3" name="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR3_to_GTPE2_CHANNEL.TXMAINCURSOR[3]" output="GTPE2_CHANNEL.TXMAINCURSOR[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR4" name="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR4_to_GTPE2_CHANNEL.TXMAINCURSOR[4]" output="GTPE2_CHANNEL.TXMAINCURSOR[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR5" name="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR5_to_GTPE2_CHANNEL.TXMAINCURSOR[5]" output="GTPE2_CHANNEL.TXMAINCURSOR[5]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR6" name="BLK-TL-GTPE2_CHANNEL.TXMAINCURSOR6_to_GTPE2_CHANNEL.TXMAINCURSOR[6]" output="GTPE2_CHANNEL.TXMAINCURSOR[6]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXMARGIN0" name="BLK-TL-GTPE2_CHANNEL.TXMARGIN0_to_GTPE2_CHANNEL.TXMARGIN[0]" output="GTPE2_CHANNEL.TXMARGIN[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXMARGIN1" name="BLK-TL-GTPE2_CHANNEL.TXMARGIN1_to_GTPE2_CHANNEL.TXMARGIN[1]" output="GTPE2_CHANNEL.TXMARGIN[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXMARGIN2" name="BLK-TL-GTPE2_CHANNEL.TXMARGIN2_to_GTPE2_CHANNEL.TXMARGIN[2]" output="GTPE2_CHANNEL.TXMARGIN[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL0" name="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL0_to_GTPE2_CHANNEL.TXOUTCLKSEL[0]" output="GTPE2_CHANNEL.TXOUTCLKSEL[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL1" name="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL1_to_GTPE2_CHANNEL.TXOUTCLKSEL[1]" output="GTPE2_CHANNEL.TXOUTCLKSEL[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL2" name="BLK-TL-GTPE2_CHANNEL.TXOUTCLKSEL2_to_GTPE2_CHANNEL.TXOUTCLKSEL[2]" output="GTPE2_CHANNEL.TXOUTCLKSEL[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPCSRESET" name="BLK-TL-GTPE2_CHANNEL.TXPCSRESET_to_GTPE2_CHANNEL.TXPCSRESET" output="GTPE2_CHANNEL.TXPCSRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPDELECIDLEMODE" name="BLK-TL-GTPE2_CHANNEL.TXPDELECIDLEMODE_to_GTPE2_CHANNEL.TXPDELECIDLEMODE" output="GTPE2_CHANNEL.TXPDELECIDLEMODE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPD0" name="BLK-TL-GTPE2_CHANNEL.TXPD0_to_GTPE2_CHANNEL.TXPD[0]" output="GTPE2_CHANNEL.TXPD[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPD1" name="BLK-TL-GTPE2_CHANNEL.TXPD1_to_GTPE2_CHANNEL.TXPD[1]" output="GTPE2_CHANNEL.TXPD[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPHALIGNEN" name="BLK-TL-GTPE2_CHANNEL.TXPHALIGNEN_to_GTPE2_CHANNEL.TXPHALIGNEN" output="GTPE2_CHANNEL.TXPHALIGNEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPHALIGN" name="BLK-TL-GTPE2_CHANNEL.TXPHALIGN_to_GTPE2_CHANNEL.TXPHALIGN" output="GTPE2_CHANNEL.TXPHALIGN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPHDLYPD" name="BLK-TL-GTPE2_CHANNEL.TXPHDLYPD_to_GTPE2_CHANNEL.TXPHDLYPD" output="GTPE2_CHANNEL.TXPHDLYPD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPHDLYRESET" name="BLK-TL-GTPE2_CHANNEL.TXPHDLYRESET_to_GTPE2_CHANNEL.TXPHDLYRESET" output="GTPE2_CHANNEL.TXPHDLYRESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPHDLYTSTCLK" name="BLK-TL-GTPE2_CHANNEL.TXPHDLYTSTCLK_to_GTPE2_CHANNEL.TXPHDLYTSTCLK" output="GTPE2_CHANNEL.TXPHDLYTSTCLK"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPHINIT" name="BLK-TL-GTPE2_CHANNEL.TXPHINIT_to_GTPE2_CHANNEL.TXPHINIT" output="GTPE2_CHANNEL.TXPHINIT"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPHOVRDEN" name="BLK-TL-GTPE2_CHANNEL.TXPHOVRDEN_to_GTPE2_CHANNEL.TXPHOVRDEN" output="GTPE2_CHANNEL.TXPHOVRDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPIPPMEN" name="BLK-TL-GTPE2_CHANNEL.TXPIPPMEN_to_GTPE2_CHANNEL.TXPIPPMEN" output="GTPE2_CHANNEL.TXPIPPMEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPIPPMOVRDEN" name="BLK-TL-GTPE2_CHANNEL.TXPIPPMOVRDEN_to_GTPE2_CHANNEL.TXPIPPMOVRDEN" output="GTPE2_CHANNEL.TXPIPPMOVRDEN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPIPPMPD" name="BLK-TL-GTPE2_CHANNEL.TXPIPPMPD_to_GTPE2_CHANNEL.TXPIPPMPD" output="GTPE2_CHANNEL.TXPIPPMPD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPIPPMSEL" name="BLK-TL-GTPE2_CHANNEL.TXPIPPMSEL_to_GTPE2_CHANNEL.TXPIPPMSEL" output="GTPE2_CHANNEL.TXPIPPMSEL"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE0" name="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE0_to_GTPE2_CHANNEL.TXPIPPMSTEPSIZE[0]" output="GTPE2_CHANNEL.TXPIPPMSTEPSIZE[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE1" name="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE1_to_GTPE2_CHANNEL.TXPIPPMSTEPSIZE[1]" output="GTPE2_CHANNEL.TXPIPPMSTEPSIZE[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE2" name="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE2_to_GTPE2_CHANNEL.TXPIPPMSTEPSIZE[2]" output="GTPE2_CHANNEL.TXPIPPMSTEPSIZE[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE3" name="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE3_to_GTPE2_CHANNEL.TXPIPPMSTEPSIZE[3]" output="GTPE2_CHANNEL.TXPIPPMSTEPSIZE[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE4" name="BLK-TL-GTPE2_CHANNEL.TXPIPPMSTEPSIZE4_to_GTPE2_CHANNEL.TXPIPPMSTEPSIZE[4]" output="GTPE2_CHANNEL.TXPIPPMSTEPSIZE[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPISOPD" name="BLK-TL-GTPE2_CHANNEL.TXPISOPD_to_GTPE2_CHANNEL.TXPISOPD" output="GTPE2_CHANNEL.TXPISOPD"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPMARESET" name="BLK-TL-GTPE2_CHANNEL.TXPMARESET_to_GTPE2_CHANNEL.TXPMARESET" output="GTPE2_CHANNEL.TXPMARESET"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPOLARITY" name="BLK-TL-GTPE2_CHANNEL.TXPOLARITY_to_GTPE2_CHANNEL.TXPOLARITY" output="GTPE2_CHANNEL.TXPOLARITY"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSORINV" name="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSORINV_to_GTPE2_CHANNEL.TXPOSTCURSORINV" output="GTPE2_CHANNEL.TXPOSTCURSORINV"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR0" name="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR0_to_GTPE2_CHANNEL.TXPOSTCURSOR[0]" output="GTPE2_CHANNEL.TXPOSTCURSOR[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR1" name="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR1_to_GTPE2_CHANNEL.TXPOSTCURSOR[1]" output="GTPE2_CHANNEL.TXPOSTCURSOR[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR2" name="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR2_to_GTPE2_CHANNEL.TXPOSTCURSOR[2]" output="GTPE2_CHANNEL.TXPOSTCURSOR[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR3" name="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR3_to_GTPE2_CHANNEL.TXPOSTCURSOR[3]" output="GTPE2_CHANNEL.TXPOSTCURSOR[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR4" name="BLK-TL-GTPE2_CHANNEL.TXPOSTCURSOR4_to_GTPE2_CHANNEL.TXPOSTCURSOR[4]" output="GTPE2_CHANNEL.TXPOSTCURSOR[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPRBSFORCEERR" name="BLK-TL-GTPE2_CHANNEL.TXPRBSFORCEERR_to_GTPE2_CHANNEL.TXPRBSFORCEERR" output="GTPE2_CHANNEL.TXPRBSFORCEERR"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL0" name="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL0_to_GTPE2_CHANNEL.TXPRBSSEL[0]" output="GTPE2_CHANNEL.TXPRBSSEL[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL1" name="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL1_to_GTPE2_CHANNEL.TXPRBSSEL[1]" output="GTPE2_CHANNEL.TXPRBSSEL[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL2" name="BLK-TL-GTPE2_CHANNEL.TXPRBSSEL2_to_GTPE2_CHANNEL.TXPRBSSEL[2]" output="GTPE2_CHANNEL.TXPRBSSEL[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPRECURSORINV" name="BLK-TL-GTPE2_CHANNEL.TXPRECURSORINV_to_GTPE2_CHANNEL.TXPRECURSORINV" output="GTPE2_CHANNEL.TXPRECURSORINV"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR0" name="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR0_to_GTPE2_CHANNEL.TXPRECURSOR[0]" output="GTPE2_CHANNEL.TXPRECURSOR[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR1" name="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR1_to_GTPE2_CHANNEL.TXPRECURSOR[1]" output="GTPE2_CHANNEL.TXPRECURSOR[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR2" name="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR2_to_GTPE2_CHANNEL.TXPRECURSOR[2]" output="GTPE2_CHANNEL.TXPRECURSOR[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR3" name="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR3_to_GTPE2_CHANNEL.TXPRECURSOR[3]" output="GTPE2_CHANNEL.TXPRECURSOR[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR4" name="BLK-TL-GTPE2_CHANNEL.TXPRECURSOR4_to_GTPE2_CHANNEL.TXPRECURSOR[4]" output="GTPE2_CHANNEL.TXPRECURSOR[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXRATEMODE" name="BLK-TL-GTPE2_CHANNEL.TXRATEMODE_to_GTPE2_CHANNEL.TXRATEMODE" output="GTPE2_CHANNEL.TXRATEMODE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXRATE0" name="BLK-TL-GTPE2_CHANNEL.TXRATE0_to_GTPE2_CHANNEL.TXRATE[0]" output="GTPE2_CHANNEL.TXRATE[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXRATE1" name="BLK-TL-GTPE2_CHANNEL.TXRATE1_to_GTPE2_CHANNEL.TXRATE[1]" output="GTPE2_CHANNEL.TXRATE[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXRATE2" name="BLK-TL-GTPE2_CHANNEL.TXRATE2_to_GTPE2_CHANNEL.TXRATE[2]" output="GTPE2_CHANNEL.TXRATE[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE0" name="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE0_to_GTPE2_CHANNEL.TXSEQUENCE[0]" output="GTPE2_CHANNEL.TXSEQUENCE[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE1" name="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE1_to_GTPE2_CHANNEL.TXSEQUENCE[1]" output="GTPE2_CHANNEL.TXSEQUENCE[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE2" name="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE2_to_GTPE2_CHANNEL.TXSEQUENCE[2]" output="GTPE2_CHANNEL.TXSEQUENCE[2]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE3" name="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE3_to_GTPE2_CHANNEL.TXSEQUENCE[3]" output="GTPE2_CHANNEL.TXSEQUENCE[3]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE4" name="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE4_to_GTPE2_CHANNEL.TXSEQUENCE[4]" output="GTPE2_CHANNEL.TXSEQUENCE[4]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE5" name="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE5_to_GTPE2_CHANNEL.TXSEQUENCE[5]" output="GTPE2_CHANNEL.TXSEQUENCE[5]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE6" name="BLK-TL-GTPE2_CHANNEL.TXSEQUENCE6_to_GTPE2_CHANNEL.TXSEQUENCE[6]" output="GTPE2_CHANNEL.TXSEQUENCE[6]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSTARTSEQ" name="BLK-TL-GTPE2_CHANNEL.TXSTARTSEQ_to_GTPE2_CHANNEL.TXSTARTSEQ" output="GTPE2_CHANNEL.TXSTARTSEQ"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSWING" name="BLK-TL-GTPE2_CHANNEL.TXSWING_to_GTPE2_CHANNEL.TXSWING" output="GTPE2_CHANNEL.TXSWING"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSYNCALLIN" name="BLK-TL-GTPE2_CHANNEL.TXSYNCALLIN_to_GTPE2_CHANNEL.TXSYNCALLIN" output="GTPE2_CHANNEL.TXSYNCALLIN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSYNCIN" name="BLK-TL-GTPE2_CHANNEL.TXSYNCIN_to_GTPE2_CHANNEL.TXSYNCIN" output="GTPE2_CHANNEL.TXSYNCIN"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSYNCMODE" name="BLK-TL-GTPE2_CHANNEL.TXSYNCMODE_to_GTPE2_CHANNEL.TXSYNCMODE" output="GTPE2_CHANNEL.TXSYNCMODE"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL0" name="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL0_to_GTPE2_CHANNEL.TXSYSCLKSEL[0]" output="GTPE2_CHANNEL.TXSYSCLKSEL[0]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL1" name="BLK-TL-GTPE2_CHANNEL.TXSYSCLKSEL1_to_GTPE2_CHANNEL.TXSYSCLKSEL[1]" output="GTPE2_CHANNEL.TXSYSCLKSEL[1]"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXUSERRDY" name="BLK-TL-GTPE2_CHANNEL.TXUSERRDY_to_GTPE2_CHANNEL.TXUSERRDY" output="GTPE2_CHANNEL.TXUSERRDY"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXUSRCLK2" name="BLK-TL-GTPE2_CHANNEL.TXUSRCLK2_to_GTPE2_CHANNEL.TXUSRCLK2" output="GTPE2_CHANNEL.TXUSRCLK2"/>
        <direct input="BLK-TL-GTPE2_CHANNEL.TXUSRCLK" name="BLK-TL-GTPE2_CHANNEL.TXUSRCLK_to_GTPE2_CHANNEL.TXUSRCLK" output="GTPE2_CHANNEL.TXUSRCLK"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-IBUFDS_GTE2">
      <clock name="CLKTESTSIG" num_pins="1"/>
      <input name="CEB" num_pins="1"/>
      <input name="I" num_pins="1"/>
      <input name="IB" num_pins="1"/>
      <output name="O" num_pins="1"/>
      <output name="ODIV2" num_pins="1"/>
      <pb_type blif_model=".subckt IBUFDS_GTE2_VPR" name="IBUFDS_GTE2" num_pb="1">
        <clock name="I" num_pins="1"/>
        <clock name="IB" num_pins="1"/>
        <input name="CEB" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <output name="ODIV2" num_pins="1"/>
        <metadata>
          <meta name="fasm_features">
      IN_USE
    </meta>
          <meta name="fasm_params">
      CLKCM_CFG = CLKCM_CFG
      CLKRCV_TRST = CLKRCV_TRST
    </meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="IBUFDS_GTE2.ODIV2" name="IBUFDS_GTE2.ODIV2_to_BLK-TL-IBUFDS_GTE2.ODIV2" output="BLK-TL-IBUFDS_GTE2.ODIV2"/>
        <direct input="IBUFDS_GTE2.O" name="IBUFDS_GTE2.O_to_BLK-TL-IBUFDS_GTE2.O" output="BLK-TL-IBUFDS_GTE2.O"/>
        <direct input="BLK-TL-IBUFDS_GTE2.CEB" name="BLK-TL-IBUFDS_GTE2.CEB_to_IBUFDS_GTE2.CEB" output="IBUFDS_GTE2.CEB"/>
        <direct input="BLK-TL-IBUFDS_GTE2.IB" name="BLK-TL-IBUFDS_GTE2.IB_to_IBUFDS_GTE2.IB" output="IBUFDS_GTE2.IB"/>
        <direct input="BLK-TL-IBUFDS_GTE2.I" name="BLK-TL-IBUFDS_GTE2.I_to_IBUFDS_GTE2.I" output="IBUFDS_GTE2.I"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-IPAD">
      <output name="O" num_pins="1"/>
      <pb_type name="IPAD" num_pb="1">
        <output name="O" num_pins="1"/>
        <pb_type blif_model=".subckt IPAD_GTP_VPR" name="IPAD_GTP" num_pb="1">
          <input name="I" num_pins="1"/>
          <output name="O" num_pins="1"/>
          <metadata>
            <meta name="type">bel</meta>
          </metadata>
        </pb_type>
        <pb_type blif_model=".input" name="inpad" num_pb="1">
          <output name="inpad" num_pins="1"/>
          <metadata>
            <meta name="type">bel</meta>
            <meta name="subtype">input</meta>
          </metadata>
        </pb_type>
        <interconnect>
          <direct input="IPAD_GTP.O" name="IPAD_GTP_to_IPAD" output="IPAD.O"/>
          <direct input="inpad.inpad" name="inpad.inpad_to_IPAD_GTP.I" output="IPAD_GTP.I">
            <pack_pattern in_port="inpad.inpad" input="inpad.inpad" name="inpad_to_IPAD_GTP" out_port="IPAD_GTP.I" output="IPAD_GTP.I"/>
          </direct>
        </interconnect>
        <metadata>
          <meta name="type">bel</meta>
          <meta name="subtype">input</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="IPAD.O" name="IPAD.O_to_BLK-TL-IPAD.O" output="BLK-TL-IPAD.O"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-OPAD">
      <input name="I" num_pins="1"/>
      <pb_type name="OPAD" num_pb="1">
        <input name="I" num_pins="1"/>
        <pb_type blif_model=".subckt OPAD_GTP_VPR" name="OPAD_GTP" num_pb="1">
          <input name="I" num_pins="1"/>
          <output name="O" num_pins="1"/>
          <metadata>
            <meta name="type">bel</meta>
          </metadata>
        </pb_type>
        <pb_type blif_model=".output" name="outpad" num_pb="1">
          <input name="outpad" num_pins="1"/>
          <metadata>
            <meta name="type">bel</meta>
            <meta name="subtype">output</meta>
          </metadata>
        </pb_type>
        <interconnect>
          <direct input="OPAD.I" name="OPAD_to_OPAD_GTP" output="OPAD_GTP.I"/>
          <direct input="OPAD_GTP.O" name="OPAD_GTP_to_outpad" output="outpad.outpad">
            <pack_pattern in_port="OPAD_GTP.O" input="OPAD_GTP.O" name="OPAD_GTP_to_outpad" out_port="outpad.outpad" output="outpad.outpad"/>
          </direct>
        </interconnect>
        <metadata>
          <meta name="type">bel</meta>
          <meta name="subtype">input</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="BLK-TL-OPAD.I" name="BLK-TL-OPAD.I_to_OPAD.I" output="OPAD.I"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-PCIE_2_1">
      <clock name="DRPCLK" num_pins="1"/>
      <clock name="PIPECLK" num_pins="1"/>
      <clock name="USERCLK" num_pins="1"/>
      <clock name="USERCLK2" num_pins="1"/>
      <input name="CFGAERINTERRUPTMSGNUM0" num_pins="1"/>
      <input name="CFGAERINTERRUPTMSGNUM1" num_pins="1"/>
      <input name="CFGAERINTERRUPTMSGNUM2" num_pins="1"/>
      <input name="CFGAERINTERRUPTMSGNUM3" num_pins="1"/>
      <input name="CFGAERINTERRUPTMSGNUM4" num_pins="1"/>
      <input name="CFGDEVID0" num_pins="1"/>
      <input name="CFGDEVID1" num_pins="1"/>
      <input name="CFGDEVID10" num_pins="1"/>
      <input name="CFGDEVID11" num_pins="1"/>
      <input name="CFGDEVID12" num_pins="1"/>
      <input name="CFGDEVID13" num_pins="1"/>
      <input name="CFGDEVID14" num_pins="1"/>
      <input name="CFGDEVID15" num_pins="1"/>
      <input name="CFGDEVID2" num_pins="1"/>
      <input name="CFGDEVID3" num_pins="1"/>
      <input name="CFGDEVID4" num_pins="1"/>
      <input name="CFGDEVID5" num_pins="1"/>
      <input name="CFGDEVID6" num_pins="1"/>
      <input name="CFGDEVID7" num_pins="1"/>
      <input name="CFGDEVID8" num_pins="1"/>
      <input name="CFGDEVID9" num_pins="1"/>
      <input name="CFGDSBUSNUMBER0" num_pins="1"/>
      <input name="CFGDSBUSNUMBER1" num_pins="1"/>
      <input name="CFGDSBUSNUMBER2" num_pins="1"/>
      <input name="CFGDSBUSNUMBER3" num_pins="1"/>
      <input name="CFGDSBUSNUMBER4" num_pins="1"/>
      <input name="CFGDSBUSNUMBER5" num_pins="1"/>
      <input name="CFGDSBUSNUMBER6" num_pins="1"/>
      <input name="CFGDSBUSNUMBER7" num_pins="1"/>
      <input name="CFGDSDEVICENUMBER0" num_pins="1"/>
      <input name="CFGDSDEVICENUMBER1" num_pins="1"/>
      <input name="CFGDSDEVICENUMBER2" num_pins="1"/>
      <input name="CFGDSDEVICENUMBER3" num_pins="1"/>
      <input name="CFGDSDEVICENUMBER4" num_pins="1"/>
      <input name="CFGDSFUNCTIONNUMBER0" num_pins="1"/>
      <input name="CFGDSFUNCTIONNUMBER1" num_pins="1"/>
      <input name="CFGDSFUNCTIONNUMBER2" num_pins="1"/>
      <input name="CFGDSN0" num_pins="1"/>
      <input name="CFGDSN1" num_pins="1"/>
      <input name="CFGDSN10" num_pins="1"/>
      <input name="CFGDSN11" num_pins="1"/>
      <input name="CFGDSN12" num_pins="1"/>
      <input name="CFGDSN13" num_pins="1"/>
      <input name="CFGDSN14" num_pins="1"/>
      <input name="CFGDSN15" num_pins="1"/>
      <input name="CFGDSN16" num_pins="1"/>
      <input name="CFGDSN17" num_pins="1"/>
      <input name="CFGDSN18" num_pins="1"/>
      <input name="CFGDSN19" num_pins="1"/>
      <input name="CFGDSN2" num_pins="1"/>
      <input name="CFGDSN20" num_pins="1"/>
      <input name="CFGDSN21" num_pins="1"/>
      <input name="CFGDSN22" num_pins="1"/>
      <input name="CFGDSN23" num_pins="1"/>
      <input name="CFGDSN24" num_pins="1"/>
      <input name="CFGDSN25" num_pins="1"/>
      <input name="CFGDSN26" num_pins="1"/>
      <input name="CFGDSN27" num_pins="1"/>
      <input name="CFGDSN28" num_pins="1"/>
      <input name="CFGDSN29" num_pins="1"/>
      <input name="CFGDSN3" num_pins="1"/>
      <input name="CFGDSN30" num_pins="1"/>
      <input name="CFGDSN31" num_pins="1"/>
      <input name="CFGDSN32" num_pins="1"/>
      <input name="CFGDSN33" num_pins="1"/>
      <input name="CFGDSN34" num_pins="1"/>
      <input name="CFGDSN35" num_pins="1"/>
      <input name="CFGDSN36" num_pins="1"/>
      <input name="CFGDSN37" num_pins="1"/>
      <input name="CFGDSN38" num_pins="1"/>
      <input name="CFGDSN39" num_pins="1"/>
      <input name="CFGDSN4" num_pins="1"/>
      <input name="CFGDSN40" num_pins="1"/>
      <input name="CFGDSN41" num_pins="1"/>
      <input name="CFGDSN42" num_pins="1"/>
      <input name="CFGDSN43" num_pins="1"/>
      <input name="CFGDSN44" num_pins="1"/>
      <input name="CFGDSN45" num_pins="1"/>
      <input name="CFGDSN46" num_pins="1"/>
      <input name="CFGDSN47" num_pins="1"/>
      <input name="CFGDSN48" num_pins="1"/>
      <input name="CFGDSN49" num_pins="1"/>
      <input name="CFGDSN5" num_pins="1"/>
      <input name="CFGDSN50" num_pins="1"/>
      <input name="CFGDSN51" num_pins="1"/>
      <input name="CFGDSN52" num_pins="1"/>
      <input name="CFGDSN53" num_pins="1"/>
      <input name="CFGDSN54" num_pins="1"/>
      <input name="CFGDSN55" num_pins="1"/>
      <input name="CFGDSN56" num_pins="1"/>
      <input name="CFGDSN57" num_pins="1"/>
      <input name="CFGDSN58" num_pins="1"/>
      <input name="CFGDSN59" num_pins="1"/>
      <input name="CFGDSN6" num_pins="1"/>
      <input name="CFGDSN60" num_pins="1"/>
      <input name="CFGDSN61" num_pins="1"/>
      <input name="CFGDSN62" num_pins="1"/>
      <input name="CFGDSN63" num_pins="1"/>
      <input name="CFGDSN7" num_pins="1"/>
      <input name="CFGDSN8" num_pins="1"/>
      <input name="CFGDSN9" num_pins="1"/>
      <input name="CFGERRACSN" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG0" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG1" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG10" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG100" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG101" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG102" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG103" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG104" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG105" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG106" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG107" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG108" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG109" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG11" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG110" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG111" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG112" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG113" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG114" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG115" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG116" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG117" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG118" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG119" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG12" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG120" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG121" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG122" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG123" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG124" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG125" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG126" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG127" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG13" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG14" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG15" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG16" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG17" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG18" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG19" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG2" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG20" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG21" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG22" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG23" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG24" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG25" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG26" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG27" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG28" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG29" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG3" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG30" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG31" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG32" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG33" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG34" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG35" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG36" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG37" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG38" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG39" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG4" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG40" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG41" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG42" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG43" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG44" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG45" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG46" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG47" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG48" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG49" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG5" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG50" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG51" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG52" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG53" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG54" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG55" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG56" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG57" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG58" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG59" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG6" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG60" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG61" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG62" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG63" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG64" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG65" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG66" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG67" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG68" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG69" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG7" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG70" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG71" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG72" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG73" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG74" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG75" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG76" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG77" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG78" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG79" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG8" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG80" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG81" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG82" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG83" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG84" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG85" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG86" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG87" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG88" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG89" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG9" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG90" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG91" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG92" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG93" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG94" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG95" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG96" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG97" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG98" num_pins="1"/>
      <input name="CFGERRAERHEADERLOG99" num_pins="1"/>
      <input name="CFGERRATOMICEGRESSBLOCKEDN" num_pins="1"/>
      <input name="CFGERRCORN" num_pins="1"/>
      <input name="CFGERRCPLABORTN" num_pins="1"/>
      <input name="CFGERRCPLTIMEOUTN" num_pins="1"/>
      <input name="CFGERRCPLUNEXPECTN" num_pins="1"/>
      <input name="CFGERRECRCN" num_pins="1"/>
      <input name="CFGERRINTERNALCORN" num_pins="1"/>
      <input name="CFGERRINTERNALUNCORN" num_pins="1"/>
      <input name="CFGERRLOCKEDN" num_pins="1"/>
      <input name="CFGERRMALFORMEDN" num_pins="1"/>
      <input name="CFGERRMCBLOCKEDN" num_pins="1"/>
      <input name="CFGERRNORECOVERYN" num_pins="1"/>
      <input name="CFGERRPOISONEDN" num_pins="1"/>
      <input name="CFGERRPOSTEDN" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER0" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER1" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER10" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER11" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER12" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER13" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER14" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER15" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER16" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER17" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER18" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER19" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER2" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER20" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER21" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER22" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER23" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER24" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER25" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER26" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER27" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER28" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER29" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER3" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER30" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER31" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER32" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER33" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER34" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER35" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER36" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER37" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER38" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER39" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER4" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER40" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER41" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER42" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER43" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER44" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER45" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER46" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER47" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER5" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER6" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER7" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER8" num_pins="1"/>
      <input name="CFGERRTLPCPLHEADER9" num_pins="1"/>
      <input name="CFGERRURN" num_pins="1"/>
      <input name="CFGFORCECOMMONCLOCKOFF" num_pins="1"/>
      <input name="CFGFORCEEXTENDEDSYNCON" num_pins="1"/>
      <input name="CFGFORCEMPS0" num_pins="1"/>
      <input name="CFGFORCEMPS1" num_pins="1"/>
      <input name="CFGFORCEMPS2" num_pins="1"/>
      <input name="CFGINTERRUPTASSERTN" num_pins="1"/>
      <input name="CFGINTERRUPTDI0" num_pins="1"/>
      <input name="CFGINTERRUPTDI1" num_pins="1"/>
      <input name="CFGINTERRUPTDI2" num_pins="1"/>
      <input name="CFGINTERRUPTDI3" num_pins="1"/>
      <input name="CFGINTERRUPTDI4" num_pins="1"/>
      <input name="CFGINTERRUPTDI5" num_pins="1"/>
      <input name="CFGINTERRUPTDI6" num_pins="1"/>
      <input name="CFGINTERRUPTDI7" num_pins="1"/>
      <input name="CFGINTERRUPTN" num_pins="1"/>
      <input name="CFGINTERRUPTSTATN" num_pins="1"/>
      <input name="CFGMGMTBYTEENN0" num_pins="1"/>
      <input name="CFGMGMTBYTEENN1" num_pins="1"/>
      <input name="CFGMGMTBYTEENN2" num_pins="1"/>
      <input name="CFGMGMTBYTEENN3" num_pins="1"/>
      <input name="CFGMGMTDI0" num_pins="1"/>
      <input name="CFGMGMTDI1" num_pins="1"/>
      <input name="CFGMGMTDI10" num_pins="1"/>
      <input name="CFGMGMTDI11" num_pins="1"/>
      <input name="CFGMGMTDI12" num_pins="1"/>
      <input name="CFGMGMTDI13" num_pins="1"/>
      <input name="CFGMGMTDI14" num_pins="1"/>
      <input name="CFGMGMTDI15" num_pins="1"/>
      <input name="CFGMGMTDI16" num_pins="1"/>
      <input name="CFGMGMTDI17" num_pins="1"/>
      <input name="CFGMGMTDI18" num_pins="1"/>
      <input name="CFGMGMTDI19" num_pins="1"/>
      <input name="CFGMGMTDI2" num_pins="1"/>
      <input name="CFGMGMTDI20" num_pins="1"/>
      <input name="CFGMGMTDI21" num_pins="1"/>
      <input name="CFGMGMTDI22" num_pins="1"/>
      <input name="CFGMGMTDI23" num_pins="1"/>
      <input name="CFGMGMTDI24" num_pins="1"/>
      <input name="CFGMGMTDI25" num_pins="1"/>
      <input name="CFGMGMTDI26" num_pins="1"/>
      <input name="CFGMGMTDI27" num_pins="1"/>
      <input name="CFGMGMTDI28" num_pins="1"/>
      <input name="CFGMGMTDI29" num_pins="1"/>
      <input name="CFGMGMTDI3" num_pins="1"/>
      <input name="CFGMGMTDI30" num_pins="1"/>
      <input name="CFGMGMTDI31" num_pins="1"/>
      <input name="CFGMGMTDI4" num_pins="1"/>
      <input name="CFGMGMTDI5" num_pins="1"/>
      <input name="CFGMGMTDI6" num_pins="1"/>
      <input name="CFGMGMTDI7" num_pins="1"/>
      <input name="CFGMGMTDI8" num_pins="1"/>
      <input name="CFGMGMTDI9" num_pins="1"/>
      <input name="CFGMGMTDWADDR0" num_pins="1"/>
      <input name="CFGMGMTDWADDR1" num_pins="1"/>
      <input name="CFGMGMTDWADDR2" num_pins="1"/>
      <input name="CFGMGMTDWADDR3" num_pins="1"/>
      <input name="CFGMGMTDWADDR4" num_pins="1"/>
      <input name="CFGMGMTDWADDR5" num_pins="1"/>
      <input name="CFGMGMTDWADDR6" num_pins="1"/>
      <input name="CFGMGMTDWADDR7" num_pins="1"/>
      <input name="CFGMGMTDWADDR8" num_pins="1"/>
      <input name="CFGMGMTDWADDR9" num_pins="1"/>
      <input name="CFGMGMTRDENN" num_pins="1"/>
      <input name="CFGMGMTWRENN" num_pins="1"/>
      <input name="CFGMGMTWRREADONLYN" num_pins="1"/>
      <input name="CFGMGMTWRRW1CASRWN" num_pins="1"/>
      <input name="CFGPCIECAPINTERRUPTMSGNUM0" num_pins="1"/>
      <input name="CFGPCIECAPINTERRUPTMSGNUM1" num_pins="1"/>
      <input name="CFGPCIECAPINTERRUPTMSGNUM2" num_pins="1"/>
      <input name="CFGPCIECAPINTERRUPTMSGNUM3" num_pins="1"/>
      <input name="CFGPCIECAPINTERRUPTMSGNUM4" num_pins="1"/>
      <input name="CFGPMFORCESTATE0" num_pins="1"/>
      <input name="CFGPMFORCESTATE1" num_pins="1"/>
      <input name="CFGPMFORCESTATEENN" num_pins="1"/>
      <input name="CFGPMHALTASPML0SN" num_pins="1"/>
      <input name="CFGPMHALTASPML1N" num_pins="1"/>
      <input name="CFGPMSENDPMETON" num_pins="1"/>
      <input name="CFGPMTURNOFFOKN" num_pins="1"/>
      <input name="CFGPMWAKEN" num_pins="1"/>
      <input name="CFGPORTNUMBER0" num_pins="1"/>
      <input name="CFGPORTNUMBER1" num_pins="1"/>
      <input name="CFGPORTNUMBER2" num_pins="1"/>
      <input name="CFGPORTNUMBER3" num_pins="1"/>
      <input name="CFGPORTNUMBER4" num_pins="1"/>
      <input name="CFGPORTNUMBER5" num_pins="1"/>
      <input name="CFGPORTNUMBER6" num_pins="1"/>
      <input name="CFGPORTNUMBER7" num_pins="1"/>
      <input name="CFGREVID0" num_pins="1"/>
      <input name="CFGREVID1" num_pins="1"/>
      <input name="CFGREVID2" num_pins="1"/>
      <input name="CFGREVID3" num_pins="1"/>
      <input name="CFGREVID4" num_pins="1"/>
      <input name="CFGREVID5" num_pins="1"/>
      <input name="CFGREVID6" num_pins="1"/>
      <input name="CFGREVID7" num_pins="1"/>
      <input name="CFGSUBSYSID0" num_pins="1"/>
      <input name="CFGSUBSYSID1" num_pins="1"/>
      <input name="CFGSUBSYSID10" num_pins="1"/>
      <input name="CFGSUBSYSID11" num_pins="1"/>
      <input name="CFGSUBSYSID12" num_pins="1"/>
      <input name="CFGSUBSYSID13" num_pins="1"/>
      <input name="CFGSUBSYSID14" num_pins="1"/>
      <input name="CFGSUBSYSID15" num_pins="1"/>
      <input name="CFGSUBSYSID2" num_pins="1"/>
      <input name="CFGSUBSYSID3" num_pins="1"/>
      <input name="CFGSUBSYSID4" num_pins="1"/>
      <input name="CFGSUBSYSID5" num_pins="1"/>
      <input name="CFGSUBSYSID6" num_pins="1"/>
      <input name="CFGSUBSYSID7" num_pins="1"/>
      <input name="CFGSUBSYSID8" num_pins="1"/>
      <input name="CFGSUBSYSID9" num_pins="1"/>
      <input name="CFGSUBSYSVENDID0" num_pins="1"/>
      <input name="CFGSUBSYSVENDID1" num_pins="1"/>
      <input name="CFGSUBSYSVENDID10" num_pins="1"/>
      <input name="CFGSUBSYSVENDID11" num_pins="1"/>
      <input name="CFGSUBSYSVENDID12" num_pins="1"/>
      <input name="CFGSUBSYSVENDID13" num_pins="1"/>
      <input name="CFGSUBSYSVENDID14" num_pins="1"/>
      <input name="CFGSUBSYSVENDID15" num_pins="1"/>
      <input name="CFGSUBSYSVENDID2" num_pins="1"/>
      <input name="CFGSUBSYSVENDID3" num_pins="1"/>
      <input name="CFGSUBSYSVENDID4" num_pins="1"/>
      <input name="CFGSUBSYSVENDID5" num_pins="1"/>
      <input name="CFGSUBSYSVENDID6" num_pins="1"/>
      <input name="CFGSUBSYSVENDID7" num_pins="1"/>
      <input name="CFGSUBSYSVENDID8" num_pins="1"/>
      <input name="CFGSUBSYSVENDID9" num_pins="1"/>
      <input name="CFGTRNPENDINGN" num_pins="1"/>
      <input name="CFGVENDID0" num_pins="1"/>
      <input name="CFGVENDID1" num_pins="1"/>
      <input name="CFGVENDID10" num_pins="1"/>
      <input name="CFGVENDID11" num_pins="1"/>
      <input name="CFGVENDID12" num_pins="1"/>
      <input name="CFGVENDID13" num_pins="1"/>
      <input name="CFGVENDID14" num_pins="1"/>
      <input name="CFGVENDID15" num_pins="1"/>
      <input name="CFGVENDID2" num_pins="1"/>
      <input name="CFGVENDID3" num_pins="1"/>
      <input name="CFGVENDID4" num_pins="1"/>
      <input name="CFGVENDID5" num_pins="1"/>
      <input name="CFGVENDID6" num_pins="1"/>
      <input name="CFGVENDID7" num_pins="1"/>
      <input name="CFGVENDID8" num_pins="1"/>
      <input name="CFGVENDID9" num_pins="1"/>
      <input name="CMRSTN" num_pins="1"/>
      <input name="CMSTICKYRSTN" num_pins="1"/>
      <input name="DBGMODE0" num_pins="1"/>
      <input name="DBGMODE1" num_pins="1"/>
      <input name="DBGSUBMODE" num_pins="1"/>
      <input name="DLRSTN" num_pins="1"/>
      <input name="DRPADDR0" num_pins="1"/>
      <input name="DRPADDR1" num_pins="1"/>
      <input name="DRPADDR2" num_pins="1"/>
      <input name="DRPADDR3" num_pins="1"/>
      <input name="DRPADDR4" num_pins="1"/>
      <input name="DRPADDR5" num_pins="1"/>
      <input name="DRPADDR6" num_pins="1"/>
      <input name="DRPADDR7" num_pins="1"/>
      <input name="DRPADDR8" num_pins="1"/>
      <input name="DRPDI0" num_pins="1"/>
      <input name="DRPDI1" num_pins="1"/>
      <input name="DRPDI10" num_pins="1"/>
      <input name="DRPDI11" num_pins="1"/>
      <input name="DRPDI12" num_pins="1"/>
      <input name="DRPDI13" num_pins="1"/>
      <input name="DRPDI14" num_pins="1"/>
      <input name="DRPDI15" num_pins="1"/>
      <input name="DRPDI2" num_pins="1"/>
      <input name="DRPDI3" num_pins="1"/>
      <input name="DRPDI4" num_pins="1"/>
      <input name="DRPDI5" num_pins="1"/>
      <input name="DRPDI6" num_pins="1"/>
      <input name="DRPDI7" num_pins="1"/>
      <input name="DRPDI8" num_pins="1"/>
      <input name="DRPDI9" num_pins="1"/>
      <input name="DRPEN" num_pins="1"/>
      <input name="DRPWE" num_pins="1"/>
      <input name="FUNCLVLRSTN" num_pins="1"/>
      <input name="LL2SENDASREQL1" num_pins="1"/>
      <input name="LL2SENDENTERL1" num_pins="1"/>
      <input name="LL2SENDENTERL23" num_pins="1"/>
      <input name="LL2SENDPMACK" num_pins="1"/>
      <input name="LL2SUSPENDNOW" num_pins="1"/>
      <input name="LL2TLPRCV" num_pins="1"/>
      <input name="MIMRXRDATA0" num_pins="1"/>
      <input name="MIMRXRDATA1" num_pins="1"/>
      <input name="MIMRXRDATA10" num_pins="1"/>
      <input name="MIMRXRDATA11" num_pins="1"/>
      <input name="MIMRXRDATA12" num_pins="1"/>
      <input name="MIMRXRDATA13" num_pins="1"/>
      <input name="MIMRXRDATA14" num_pins="1"/>
      <input name="MIMRXRDATA15" num_pins="1"/>
      <input name="MIMRXRDATA16" num_pins="1"/>
      <input name="MIMRXRDATA17" num_pins="1"/>
      <input name="MIMRXRDATA18" num_pins="1"/>
      <input name="MIMRXRDATA19" num_pins="1"/>
      <input name="MIMRXRDATA2" num_pins="1"/>
      <input name="MIMRXRDATA20" num_pins="1"/>
      <input name="MIMRXRDATA21" num_pins="1"/>
      <input name="MIMRXRDATA22" num_pins="1"/>
      <input name="MIMRXRDATA23" num_pins="1"/>
      <input name="MIMRXRDATA24" num_pins="1"/>
      <input name="MIMRXRDATA25" num_pins="1"/>
      <input name="MIMRXRDATA26" num_pins="1"/>
      <input name="MIMRXRDATA27" num_pins="1"/>
      <input name="MIMRXRDATA28" num_pins="1"/>
      <input name="MIMRXRDATA29" num_pins="1"/>
      <input name="MIMRXRDATA3" num_pins="1"/>
      <input name="MIMRXRDATA30" num_pins="1"/>
      <input name="MIMRXRDATA31" num_pins="1"/>
      <input name="MIMRXRDATA32" num_pins="1"/>
      <input name="MIMRXRDATA33" num_pins="1"/>
      <input name="MIMRXRDATA34" num_pins="1"/>
      <input name="MIMRXRDATA35" num_pins="1"/>
      <input name="MIMRXRDATA36" num_pins="1"/>
      <input name="MIMRXRDATA37" num_pins="1"/>
      <input name="MIMRXRDATA38" num_pins="1"/>
      <input name="MIMRXRDATA39" num_pins="1"/>
      <input name="MIMRXRDATA4" num_pins="1"/>
      <input name="MIMRXRDATA40" num_pins="1"/>
      <input name="MIMRXRDATA41" num_pins="1"/>
      <input name="MIMRXRDATA42" num_pins="1"/>
      <input name="MIMRXRDATA43" num_pins="1"/>
      <input name="MIMRXRDATA44" num_pins="1"/>
      <input name="MIMRXRDATA45" num_pins="1"/>
      <input name="MIMRXRDATA46" num_pins="1"/>
      <input name="MIMRXRDATA47" num_pins="1"/>
      <input name="MIMRXRDATA48" num_pins="1"/>
      <input name="MIMRXRDATA49" num_pins="1"/>
      <input name="MIMRXRDATA5" num_pins="1"/>
      <input name="MIMRXRDATA50" num_pins="1"/>
      <input name="MIMRXRDATA51" num_pins="1"/>
      <input name="MIMRXRDATA52" num_pins="1"/>
      <input name="MIMRXRDATA53" num_pins="1"/>
      <input name="MIMRXRDATA54" num_pins="1"/>
      <input name="MIMRXRDATA55" num_pins="1"/>
      <input name="MIMRXRDATA56" num_pins="1"/>
      <input name="MIMRXRDATA57" num_pins="1"/>
      <input name="MIMRXRDATA58" num_pins="1"/>
      <input name="MIMRXRDATA59" num_pins="1"/>
      <input name="MIMRXRDATA6" num_pins="1"/>
      <input name="MIMRXRDATA60" num_pins="1"/>
      <input name="MIMRXRDATA61" num_pins="1"/>
      <input name="MIMRXRDATA62" num_pins="1"/>
      <input name="MIMRXRDATA63" num_pins="1"/>
      <input name="MIMRXRDATA64" num_pins="1"/>
      <input name="MIMRXRDATA65" num_pins="1"/>
      <input name="MIMRXRDATA66" num_pins="1"/>
      <input name="MIMRXRDATA67" num_pins="1"/>
      <input name="MIMRXRDATA7" num_pins="1"/>
      <input name="MIMRXRDATA8" num_pins="1"/>
      <input name="MIMRXRDATA9" num_pins="1"/>
      <input name="MIMTXRDATA0" num_pins="1"/>
      <input name="MIMTXRDATA1" num_pins="1"/>
      <input name="MIMTXRDATA10" num_pins="1"/>
      <input name="MIMTXRDATA11" num_pins="1"/>
      <input name="MIMTXRDATA12" num_pins="1"/>
      <input name="MIMTXRDATA13" num_pins="1"/>
      <input name="MIMTXRDATA14" num_pins="1"/>
      <input name="MIMTXRDATA15" num_pins="1"/>
      <input name="MIMTXRDATA16" num_pins="1"/>
      <input name="MIMTXRDATA17" num_pins="1"/>
      <input name="MIMTXRDATA18" num_pins="1"/>
      <input name="MIMTXRDATA19" num_pins="1"/>
      <input name="MIMTXRDATA2" num_pins="1"/>
      <input name="MIMTXRDATA20" num_pins="1"/>
      <input name="MIMTXRDATA21" num_pins="1"/>
      <input name="MIMTXRDATA22" num_pins="1"/>
      <input name="MIMTXRDATA23" num_pins="1"/>
      <input name="MIMTXRDATA24" num_pins="1"/>
      <input name="MIMTXRDATA25" num_pins="1"/>
      <input name="MIMTXRDATA26" num_pins="1"/>
      <input name="MIMTXRDATA27" num_pins="1"/>
      <input name="MIMTXRDATA28" num_pins="1"/>
      <input name="MIMTXRDATA29" num_pins="1"/>
      <input name="MIMTXRDATA3" num_pins="1"/>
      <input name="MIMTXRDATA30" num_pins="1"/>
      <input name="MIMTXRDATA31" num_pins="1"/>
      <input name="MIMTXRDATA32" num_pins="1"/>
      <input name="MIMTXRDATA33" num_pins="1"/>
      <input name="MIMTXRDATA34" num_pins="1"/>
      <input name="MIMTXRDATA35" num_pins="1"/>
      <input name="MIMTXRDATA36" num_pins="1"/>
      <input name="MIMTXRDATA37" num_pins="1"/>
      <input name="MIMTXRDATA38" num_pins="1"/>
      <input name="MIMTXRDATA39" num_pins="1"/>
      <input name="MIMTXRDATA4" num_pins="1"/>
      <input name="MIMTXRDATA40" num_pins="1"/>
      <input name="MIMTXRDATA41" num_pins="1"/>
      <input name="MIMTXRDATA42" num_pins="1"/>
      <input name="MIMTXRDATA43" num_pins="1"/>
      <input name="MIMTXRDATA44" num_pins="1"/>
      <input name="MIMTXRDATA45" num_pins="1"/>
      <input name="MIMTXRDATA46" num_pins="1"/>
      <input name="MIMTXRDATA47" num_pins="1"/>
      <input name="MIMTXRDATA48" num_pins="1"/>
      <input name="MIMTXRDATA49" num_pins="1"/>
      <input name="MIMTXRDATA5" num_pins="1"/>
      <input name="MIMTXRDATA50" num_pins="1"/>
      <input name="MIMTXRDATA51" num_pins="1"/>
      <input name="MIMTXRDATA52" num_pins="1"/>
      <input name="MIMTXRDATA53" num_pins="1"/>
      <input name="MIMTXRDATA54" num_pins="1"/>
      <input name="MIMTXRDATA55" num_pins="1"/>
      <input name="MIMTXRDATA56" num_pins="1"/>
      <input name="MIMTXRDATA57" num_pins="1"/>
      <input name="MIMTXRDATA58" num_pins="1"/>
      <input name="MIMTXRDATA59" num_pins="1"/>
      <input name="MIMTXRDATA6" num_pins="1"/>
      <input name="MIMTXRDATA60" num_pins="1"/>
      <input name="MIMTXRDATA61" num_pins="1"/>
      <input name="MIMTXRDATA62" num_pins="1"/>
      <input name="MIMTXRDATA63" num_pins="1"/>
      <input name="MIMTXRDATA64" num_pins="1"/>
      <input name="MIMTXRDATA65" num_pins="1"/>
      <input name="MIMTXRDATA66" num_pins="1"/>
      <input name="MIMTXRDATA67" num_pins="1"/>
      <input name="MIMTXRDATA68" num_pins="1"/>
      <input name="MIMTXRDATA7" num_pins="1"/>
      <input name="MIMTXRDATA8" num_pins="1"/>
      <input name="MIMTXRDATA9" num_pins="1"/>
      <input name="PIPERX0CHANISALIGNED" num_pins="1"/>
      <input name="PIPERX0CHARISK0" num_pins="1"/>
      <input name="PIPERX0CHARISK1" num_pins="1"/>
      <input name="PIPERX0DATA0" num_pins="1"/>
      <input name="PIPERX0DATA1" num_pins="1"/>
      <input name="PIPERX0DATA10" num_pins="1"/>
      <input name="PIPERX0DATA11" num_pins="1"/>
      <input name="PIPERX0DATA12" num_pins="1"/>
      <input name="PIPERX0DATA13" num_pins="1"/>
      <input name="PIPERX0DATA14" num_pins="1"/>
      <input name="PIPERX0DATA15" num_pins="1"/>
      <input name="PIPERX0DATA2" num_pins="1"/>
      <input name="PIPERX0DATA3" num_pins="1"/>
      <input name="PIPERX0DATA4" num_pins="1"/>
      <input name="PIPERX0DATA5" num_pins="1"/>
      <input name="PIPERX0DATA6" num_pins="1"/>
      <input name="PIPERX0DATA7" num_pins="1"/>
      <input name="PIPERX0DATA8" num_pins="1"/>
      <input name="PIPERX0DATA9" num_pins="1"/>
      <input name="PIPERX0ELECIDLE" num_pins="1"/>
      <input name="PIPERX0PHYSTATUS" num_pins="1"/>
      <input name="PIPERX0STATUS0" num_pins="1"/>
      <input name="PIPERX0STATUS1" num_pins="1"/>
      <input name="PIPERX0STATUS2" num_pins="1"/>
      <input name="PIPERX0VALID" num_pins="1"/>
      <input name="PIPERX1CHANISALIGNED" num_pins="1"/>
      <input name="PIPERX1CHARISK0" num_pins="1"/>
      <input name="PIPERX1CHARISK1" num_pins="1"/>
      <input name="PIPERX1DATA0" num_pins="1"/>
      <input name="PIPERX1DATA1" num_pins="1"/>
      <input name="PIPERX1DATA10" num_pins="1"/>
      <input name="PIPERX1DATA11" num_pins="1"/>
      <input name="PIPERX1DATA12" num_pins="1"/>
      <input name="PIPERX1DATA13" num_pins="1"/>
      <input name="PIPERX1DATA14" num_pins="1"/>
      <input name="PIPERX1DATA15" num_pins="1"/>
      <input name="PIPERX1DATA2" num_pins="1"/>
      <input name="PIPERX1DATA3" num_pins="1"/>
      <input name="PIPERX1DATA4" num_pins="1"/>
      <input name="PIPERX1DATA5" num_pins="1"/>
      <input name="PIPERX1DATA6" num_pins="1"/>
      <input name="PIPERX1DATA7" num_pins="1"/>
      <input name="PIPERX1DATA8" num_pins="1"/>
      <input name="PIPERX1DATA9" num_pins="1"/>
      <input name="PIPERX1ELECIDLE" num_pins="1"/>
      <input name="PIPERX1PHYSTATUS" num_pins="1"/>
      <input name="PIPERX1STATUS0" num_pins="1"/>
      <input name="PIPERX1STATUS1" num_pins="1"/>
      <input name="PIPERX1STATUS2" num_pins="1"/>
      <input name="PIPERX1VALID" num_pins="1"/>
      <input name="PIPERX2CHANISALIGNED" num_pins="1"/>
      <input name="PIPERX2CHARISK0" num_pins="1"/>
      <input name="PIPERX2CHARISK1" num_pins="1"/>
      <input name="PIPERX2DATA0" num_pins="1"/>
      <input name="PIPERX2DATA1" num_pins="1"/>
      <input name="PIPERX2DATA10" num_pins="1"/>
      <input name="PIPERX2DATA11" num_pins="1"/>
      <input name="PIPERX2DATA12" num_pins="1"/>
      <input name="PIPERX2DATA13" num_pins="1"/>
      <input name="PIPERX2DATA14" num_pins="1"/>
      <input name="PIPERX2DATA15" num_pins="1"/>
      <input name="PIPERX2DATA2" num_pins="1"/>
      <input name="PIPERX2DATA3" num_pins="1"/>
      <input name="PIPERX2DATA4" num_pins="1"/>
      <input name="PIPERX2DATA5" num_pins="1"/>
      <input name="PIPERX2DATA6" num_pins="1"/>
      <input name="PIPERX2DATA7" num_pins="1"/>
      <input name="PIPERX2DATA8" num_pins="1"/>
      <input name="PIPERX2DATA9" num_pins="1"/>
      <input name="PIPERX2ELECIDLE" num_pins="1"/>
      <input name="PIPERX2PHYSTATUS" num_pins="1"/>
      <input name="PIPERX2STATUS0" num_pins="1"/>
      <input name="PIPERX2STATUS1" num_pins="1"/>
      <input name="PIPERX2STATUS2" num_pins="1"/>
      <input name="PIPERX2VALID" num_pins="1"/>
      <input name="PIPERX3CHANISALIGNED" num_pins="1"/>
      <input name="PIPERX3CHARISK0" num_pins="1"/>
      <input name="PIPERX3CHARISK1" num_pins="1"/>
      <input name="PIPERX3DATA0" num_pins="1"/>
      <input name="PIPERX3DATA1" num_pins="1"/>
      <input name="PIPERX3DATA10" num_pins="1"/>
      <input name="PIPERX3DATA11" num_pins="1"/>
      <input name="PIPERX3DATA12" num_pins="1"/>
      <input name="PIPERX3DATA13" num_pins="1"/>
      <input name="PIPERX3DATA14" num_pins="1"/>
      <input name="PIPERX3DATA15" num_pins="1"/>
      <input name="PIPERX3DATA2" num_pins="1"/>
      <input name="PIPERX3DATA3" num_pins="1"/>
      <input name="PIPERX3DATA4" num_pins="1"/>
      <input name="PIPERX3DATA5" num_pins="1"/>
      <input name="PIPERX3DATA6" num_pins="1"/>
      <input name="PIPERX3DATA7" num_pins="1"/>
      <input name="PIPERX3DATA8" num_pins="1"/>
      <input name="PIPERX3DATA9" num_pins="1"/>
      <input name="PIPERX3ELECIDLE" num_pins="1"/>
      <input name="PIPERX3PHYSTATUS" num_pins="1"/>
      <input name="PIPERX3STATUS0" num_pins="1"/>
      <input name="PIPERX3STATUS1" num_pins="1"/>
      <input name="PIPERX3STATUS2" num_pins="1"/>
      <input name="PIPERX3VALID" num_pins="1"/>
      <input name="PIPERX4CHANISALIGNED" num_pins="1"/>
      <input name="PIPERX4CHARISK0" num_pins="1"/>
      <input name="PIPERX4CHARISK1" num_pins="1"/>
      <input name="PIPERX4DATA0" num_pins="1"/>
      <input name="PIPERX4DATA1" num_pins="1"/>
      <input name="PIPERX4DATA10" num_pins="1"/>
      <input name="PIPERX4DATA11" num_pins="1"/>
      <input name="PIPERX4DATA12" num_pins="1"/>
      <input name="PIPERX4DATA13" num_pins="1"/>
      <input name="PIPERX4DATA14" num_pins="1"/>
      <input name="PIPERX4DATA15" num_pins="1"/>
      <input name="PIPERX4DATA2" num_pins="1"/>
      <input name="PIPERX4DATA3" num_pins="1"/>
      <input name="PIPERX4DATA4" num_pins="1"/>
      <input name="PIPERX4DATA5" num_pins="1"/>
      <input name="PIPERX4DATA6" num_pins="1"/>
      <input name="PIPERX4DATA7" num_pins="1"/>
      <input name="PIPERX4DATA8" num_pins="1"/>
      <input name="PIPERX4DATA9" num_pins="1"/>
      <input name="PIPERX4ELECIDLE" num_pins="1"/>
      <input name="PIPERX4PHYSTATUS" num_pins="1"/>
      <input name="PIPERX4STATUS0" num_pins="1"/>
      <input name="PIPERX4STATUS1" num_pins="1"/>
      <input name="PIPERX4STATUS2" num_pins="1"/>
      <input name="PIPERX4VALID" num_pins="1"/>
      <input name="PIPERX5CHANISALIGNED" num_pins="1"/>
      <input name="PIPERX5CHARISK0" num_pins="1"/>
      <input name="PIPERX5CHARISK1" num_pins="1"/>
      <input name="PIPERX5DATA0" num_pins="1"/>
      <input name="PIPERX5DATA1" num_pins="1"/>
      <input name="PIPERX5DATA10" num_pins="1"/>
      <input name="PIPERX5DATA11" num_pins="1"/>
      <input name="PIPERX5DATA12" num_pins="1"/>
      <input name="PIPERX5DATA13" num_pins="1"/>
      <input name="PIPERX5DATA14" num_pins="1"/>
      <input name="PIPERX5DATA15" num_pins="1"/>
      <input name="PIPERX5DATA2" num_pins="1"/>
      <input name="PIPERX5DATA3" num_pins="1"/>
      <input name="PIPERX5DATA4" num_pins="1"/>
      <input name="PIPERX5DATA5" num_pins="1"/>
      <input name="PIPERX5DATA6" num_pins="1"/>
      <input name="PIPERX5DATA7" num_pins="1"/>
      <input name="PIPERX5DATA8" num_pins="1"/>
      <input name="PIPERX5DATA9" num_pins="1"/>
      <input name="PIPERX5ELECIDLE" num_pins="1"/>
      <input name="PIPERX5PHYSTATUS" num_pins="1"/>
      <input name="PIPERX5STATUS0" num_pins="1"/>
      <input name="PIPERX5STATUS1" num_pins="1"/>
      <input name="PIPERX5STATUS2" num_pins="1"/>
      <input name="PIPERX5VALID" num_pins="1"/>
      <input name="PIPERX6CHANISALIGNED" num_pins="1"/>
      <input name="PIPERX6CHARISK0" num_pins="1"/>
      <input name="PIPERX6CHARISK1" num_pins="1"/>
      <input name="PIPERX6DATA0" num_pins="1"/>
      <input name="PIPERX6DATA1" num_pins="1"/>
      <input name="PIPERX6DATA10" num_pins="1"/>
      <input name="PIPERX6DATA11" num_pins="1"/>
      <input name="PIPERX6DATA12" num_pins="1"/>
      <input name="PIPERX6DATA13" num_pins="1"/>
      <input name="PIPERX6DATA14" num_pins="1"/>
      <input name="PIPERX6DATA15" num_pins="1"/>
      <input name="PIPERX6DATA2" num_pins="1"/>
      <input name="PIPERX6DATA3" num_pins="1"/>
      <input name="PIPERX6DATA4" num_pins="1"/>
      <input name="PIPERX6DATA5" num_pins="1"/>
      <input name="PIPERX6DATA6" num_pins="1"/>
      <input name="PIPERX6DATA7" num_pins="1"/>
      <input name="PIPERX6DATA8" num_pins="1"/>
      <input name="PIPERX6DATA9" num_pins="1"/>
      <input name="PIPERX6ELECIDLE" num_pins="1"/>
      <input name="PIPERX6PHYSTATUS" num_pins="1"/>
      <input name="PIPERX6STATUS0" num_pins="1"/>
      <input name="PIPERX6STATUS1" num_pins="1"/>
      <input name="PIPERX6STATUS2" num_pins="1"/>
      <input name="PIPERX6VALID" num_pins="1"/>
      <input name="PIPERX7CHANISALIGNED" num_pins="1"/>
      <input name="PIPERX7CHARISK0" num_pins="1"/>
      <input name="PIPERX7CHARISK1" num_pins="1"/>
      <input name="PIPERX7DATA0" num_pins="1"/>
      <input name="PIPERX7DATA1" num_pins="1"/>
      <input name="PIPERX7DATA10" num_pins="1"/>
      <input name="PIPERX7DATA11" num_pins="1"/>
      <input name="PIPERX7DATA12" num_pins="1"/>
      <input name="PIPERX7DATA13" num_pins="1"/>
      <input name="PIPERX7DATA14" num_pins="1"/>
      <input name="PIPERX7DATA15" num_pins="1"/>
      <input name="PIPERX7DATA2" num_pins="1"/>
      <input name="PIPERX7DATA3" num_pins="1"/>
      <input name="PIPERX7DATA4" num_pins="1"/>
      <input name="PIPERX7DATA5" num_pins="1"/>
      <input name="PIPERX7DATA6" num_pins="1"/>
      <input name="PIPERX7DATA7" num_pins="1"/>
      <input name="PIPERX7DATA8" num_pins="1"/>
      <input name="PIPERX7DATA9" num_pins="1"/>
      <input name="PIPERX7ELECIDLE" num_pins="1"/>
      <input name="PIPERX7PHYSTATUS" num_pins="1"/>
      <input name="PIPERX7STATUS0" num_pins="1"/>
      <input name="PIPERX7STATUS1" num_pins="1"/>
      <input name="PIPERX7STATUS2" num_pins="1"/>
      <input name="PIPERX7VALID" num_pins="1"/>
      <input name="PL2DIRECTEDLSTATE0" num_pins="1"/>
      <input name="PL2DIRECTEDLSTATE1" num_pins="1"/>
      <input name="PL2DIRECTEDLSTATE2" num_pins="1"/>
      <input name="PL2DIRECTEDLSTATE3" num_pins="1"/>
      <input name="PL2DIRECTEDLSTATE4" num_pins="1"/>
      <input name="PLDBGMODE0" num_pins="1"/>
      <input name="PLDBGMODE1" num_pins="1"/>
      <input name="PLDBGMODE2" num_pins="1"/>
      <input name="PLDIRECTEDLINKAUTON" num_pins="1"/>
      <input name="PLDIRECTEDLINKCHANGE0" num_pins="1"/>
      <input name="PLDIRECTEDLINKCHANGE1" num_pins="1"/>
      <input name="PLDIRECTEDLINKSPEED" num_pins="1"/>
      <input name="PLDIRECTEDLINKWIDTH0" num_pins="1"/>
      <input name="PLDIRECTEDLINKWIDTH1" num_pins="1"/>
      <input name="PLDIRECTEDLTSSMNEW0" num_pins="1"/>
      <input name="PLDIRECTEDLTSSMNEW1" num_pins="1"/>
      <input name="PLDIRECTEDLTSSMNEW2" num_pins="1"/>
      <input name="PLDIRECTEDLTSSMNEW3" num_pins="1"/>
      <input name="PLDIRECTEDLTSSMNEW4" num_pins="1"/>
      <input name="PLDIRECTEDLTSSMNEW5" num_pins="1"/>
      <input name="PLDIRECTEDLTSSMNEWVLD" num_pins="1"/>
      <input name="PLDIRECTEDLTSSMSTALL" num_pins="1"/>
      <input name="PLDOWNSTREAMDEEMPHSOURCE" num_pins="1"/>
      <input name="PLRSTN" num_pins="1"/>
      <input name="PLTRANSMITHOTRST" num_pins="1"/>
      <input name="PLUPSTREAMPREFERDEEMPH" num_pins="1"/>
      <input name="PMVDIVIDE0" num_pins="1"/>
      <input name="PMVDIVIDE1" num_pins="1"/>
      <input name="PMVSELECT0" num_pins="1"/>
      <input name="PMVSELECT1" num_pins="1"/>
      <input name="PMVSELECT2" num_pins="1"/>
      <input name="SYSRSTN" num_pins="1"/>
      <input name="TL2ASPMSUSPENDCREDITCHECK" num_pins="1"/>
      <input name="TL2PPMSUSPENDREQ" num_pins="1"/>
      <input name="TLRSTN" num_pins="1"/>
      <input name="TRNFCSEL0" num_pins="1"/>
      <input name="TRNFCSEL1" num_pins="1"/>
      <input name="TRNFCSEL2" num_pins="1"/>
      <input name="TRNRDSTRDY" num_pins="1"/>
      <input name="TRNRFCPRET" num_pins="1"/>
      <input name="TRNRNPOK" num_pins="1"/>
      <input name="TRNRNPREQ" num_pins="1"/>
      <input name="TRNTCFGGNT" num_pins="1"/>
      <input name="TRNTD0" num_pins="1"/>
      <input name="TRNTD1" num_pins="1"/>
      <input name="TRNTD10" num_pins="1"/>
      <input name="TRNTD100" num_pins="1"/>
      <input name="TRNTD101" num_pins="1"/>
      <input name="TRNTD102" num_pins="1"/>
      <input name="TRNTD103" num_pins="1"/>
      <input name="TRNTD104" num_pins="1"/>
      <input name="TRNTD105" num_pins="1"/>
      <input name="TRNTD106" num_pins="1"/>
      <input name="TRNTD107" num_pins="1"/>
      <input name="TRNTD108" num_pins="1"/>
      <input name="TRNTD109" num_pins="1"/>
      <input name="TRNTD11" num_pins="1"/>
      <input name="TRNTD110" num_pins="1"/>
      <input name="TRNTD111" num_pins="1"/>
      <input name="TRNTD112" num_pins="1"/>
      <input name="TRNTD113" num_pins="1"/>
      <input name="TRNTD114" num_pins="1"/>
      <input name="TRNTD115" num_pins="1"/>
      <input name="TRNTD116" num_pins="1"/>
      <input name="TRNTD117" num_pins="1"/>
      <input name="TRNTD118" num_pins="1"/>
      <input name="TRNTD119" num_pins="1"/>
      <input name="TRNTD12" num_pins="1"/>
      <input name="TRNTD120" num_pins="1"/>
      <input name="TRNTD121" num_pins="1"/>
      <input name="TRNTD122" num_pins="1"/>
      <input name="TRNTD123" num_pins="1"/>
      <input name="TRNTD124" num_pins="1"/>
      <input name="TRNTD125" num_pins="1"/>
      <input name="TRNTD126" num_pins="1"/>
      <input name="TRNTD127" num_pins="1"/>
      <input name="TRNTD13" num_pins="1"/>
      <input name="TRNTD14" num_pins="1"/>
      <input name="TRNTD15" num_pins="1"/>
      <input name="TRNTD16" num_pins="1"/>
      <input name="TRNTD17" num_pins="1"/>
      <input name="TRNTD18" num_pins="1"/>
      <input name="TRNTD19" num_pins="1"/>
      <input name="TRNTD2" num_pins="1"/>
      <input name="TRNTD20" num_pins="1"/>
      <input name="TRNTD21" num_pins="1"/>
      <input name="TRNTD22" num_pins="1"/>
      <input name="TRNTD23" num_pins="1"/>
      <input name="TRNTD24" num_pins="1"/>
      <input name="TRNTD25" num_pins="1"/>
      <input name="TRNTD26" num_pins="1"/>
      <input name="TRNTD27" num_pins="1"/>
      <input name="TRNTD28" num_pins="1"/>
      <input name="TRNTD29" num_pins="1"/>
      <input name="TRNTD3" num_pins="1"/>
      <input name="TRNTD30" num_pins="1"/>
      <input name="TRNTD31" num_pins="1"/>
      <input name="TRNTD32" num_pins="1"/>
      <input name="TRNTD33" num_pins="1"/>
      <input name="TRNTD34" num_pins="1"/>
      <input name="TRNTD35" num_pins="1"/>
      <input name="TRNTD36" num_pins="1"/>
      <input name="TRNTD37" num_pins="1"/>
      <input name="TRNTD38" num_pins="1"/>
      <input name="TRNTD39" num_pins="1"/>
      <input name="TRNTD4" num_pins="1"/>
      <input name="TRNTD40" num_pins="1"/>
      <input name="TRNTD41" num_pins="1"/>
      <input name="TRNTD42" num_pins="1"/>
      <input name="TRNTD43" num_pins="1"/>
      <input name="TRNTD44" num_pins="1"/>
      <input name="TRNTD45" num_pins="1"/>
      <input name="TRNTD46" num_pins="1"/>
      <input name="TRNTD47" num_pins="1"/>
      <input name="TRNTD48" num_pins="1"/>
      <input name="TRNTD49" num_pins="1"/>
      <input name="TRNTD5" num_pins="1"/>
      <input name="TRNTD50" num_pins="1"/>
      <input name="TRNTD51" num_pins="1"/>
      <input name="TRNTD52" num_pins="1"/>
      <input name="TRNTD53" num_pins="1"/>
      <input name="TRNTD54" num_pins="1"/>
      <input name="TRNTD55" num_pins="1"/>
      <input name="TRNTD56" num_pins="1"/>
      <input name="TRNTD57" num_pins="1"/>
      <input name="TRNTD58" num_pins="1"/>
      <input name="TRNTD59" num_pins="1"/>
      <input name="TRNTD6" num_pins="1"/>
      <input name="TRNTD60" num_pins="1"/>
      <input name="TRNTD61" num_pins="1"/>
      <input name="TRNTD62" num_pins="1"/>
      <input name="TRNTD63" num_pins="1"/>
      <input name="TRNTD64" num_pins="1"/>
      <input name="TRNTD65" num_pins="1"/>
      <input name="TRNTD66" num_pins="1"/>
      <input name="TRNTD67" num_pins="1"/>
      <input name="TRNTD68" num_pins="1"/>
      <input name="TRNTD69" num_pins="1"/>
      <input name="TRNTD7" num_pins="1"/>
      <input name="TRNTD70" num_pins="1"/>
      <input name="TRNTD71" num_pins="1"/>
      <input name="TRNTD72" num_pins="1"/>
      <input name="TRNTD73" num_pins="1"/>
      <input name="TRNTD74" num_pins="1"/>
      <input name="TRNTD75" num_pins="1"/>
      <input name="TRNTD76" num_pins="1"/>
      <input name="TRNTD77" num_pins="1"/>
      <input name="TRNTD78" num_pins="1"/>
      <input name="TRNTD79" num_pins="1"/>
      <input name="TRNTD8" num_pins="1"/>
      <input name="TRNTD80" num_pins="1"/>
      <input name="TRNTD81" num_pins="1"/>
      <input name="TRNTD82" num_pins="1"/>
      <input name="TRNTD83" num_pins="1"/>
      <input name="TRNTD84" num_pins="1"/>
      <input name="TRNTD85" num_pins="1"/>
      <input name="TRNTD86" num_pins="1"/>
      <input name="TRNTD87" num_pins="1"/>
      <input name="TRNTD88" num_pins="1"/>
      <input name="TRNTD89" num_pins="1"/>
      <input name="TRNTD9" num_pins="1"/>
      <input name="TRNTD90" num_pins="1"/>
      <input name="TRNTD91" num_pins="1"/>
      <input name="TRNTD92" num_pins="1"/>
      <input name="TRNTD93" num_pins="1"/>
      <input name="TRNTD94" num_pins="1"/>
      <input name="TRNTD95" num_pins="1"/>
      <input name="TRNTD96" num_pins="1"/>
      <input name="TRNTD97" num_pins="1"/>
      <input name="TRNTD98" num_pins="1"/>
      <input name="TRNTD99" num_pins="1"/>
      <input name="TRNTDLLPDATA0" num_pins="1"/>
      <input name="TRNTDLLPDATA1" num_pins="1"/>
      <input name="TRNTDLLPDATA10" num_pins="1"/>
      <input name="TRNTDLLPDATA11" num_pins="1"/>
      <input name="TRNTDLLPDATA12" num_pins="1"/>
      <input name="TRNTDLLPDATA13" num_pins="1"/>
      <input name="TRNTDLLPDATA14" num_pins="1"/>
      <input name="TRNTDLLPDATA15" num_pins="1"/>
      <input name="TRNTDLLPDATA16" num_pins="1"/>
      <input name="TRNTDLLPDATA17" num_pins="1"/>
      <input name="TRNTDLLPDATA18" num_pins="1"/>
      <input name="TRNTDLLPDATA19" num_pins="1"/>
      <input name="TRNTDLLPDATA2" num_pins="1"/>
      <input name="TRNTDLLPDATA20" num_pins="1"/>
      <input name="TRNTDLLPDATA21" num_pins="1"/>
      <input name="TRNTDLLPDATA22" num_pins="1"/>
      <input name="TRNTDLLPDATA23" num_pins="1"/>
      <input name="TRNTDLLPDATA24" num_pins="1"/>
      <input name="TRNTDLLPDATA25" num_pins="1"/>
      <input name="TRNTDLLPDATA26" num_pins="1"/>
      <input name="TRNTDLLPDATA27" num_pins="1"/>
      <input name="TRNTDLLPDATA28" num_pins="1"/>
      <input name="TRNTDLLPDATA29" num_pins="1"/>
      <input name="TRNTDLLPDATA3" num_pins="1"/>
      <input name="TRNTDLLPDATA30" num_pins="1"/>
      <input name="TRNTDLLPDATA31" num_pins="1"/>
      <input name="TRNTDLLPDATA4" num_pins="1"/>
      <input name="TRNTDLLPDATA5" num_pins="1"/>
      <input name="TRNTDLLPDATA6" num_pins="1"/>
      <input name="TRNTDLLPDATA7" num_pins="1"/>
      <input name="TRNTDLLPDATA8" num_pins="1"/>
      <input name="TRNTDLLPDATA9" num_pins="1"/>
      <input name="TRNTDLLPSRCRDY" num_pins="1"/>
      <input name="TRNTECRCGEN" num_pins="1"/>
      <input name="TRNTEOF" num_pins="1"/>
      <input name="TRNTERRFWD" num_pins="1"/>
      <input name="TRNTREM0" num_pins="1"/>
      <input name="TRNTREM1" num_pins="1"/>
      <input name="TRNTSOF" num_pins="1"/>
      <input name="TRNTSRCDSC" num_pins="1"/>
      <input name="TRNTSRCRDY" num_pins="1"/>
      <input name="TRNTSTR" num_pins="1"/>
      <output name="CFGAERECRCCHECKEN" num_pins="1"/>
      <output name="CFGAERECRCGENEN" num_pins="1"/>
      <output name="CFGAERROOTERRCORRERRRECEIVED" num_pins="1"/>
      <output name="CFGAERROOTERRCORRERRREPORTINGEN" num_pins="1"/>
      <output name="CFGAERROOTERRFATALERRRECEIVED" num_pins="1"/>
      <output name="CFGAERROOTERRFATALERRREPORTINGEN" num_pins="1"/>
      <output name="CFGAERROOTERRNONFATALERRRECEIVED" num_pins="1"/>
      <output name="CFGAERROOTERRNONFATALERRREPORTINGEN" num_pins="1"/>
      <output name="CFGBRIDGESERREN" num_pins="1"/>
      <output name="CFGCOMMANDBUSMASTERENABLE" num_pins="1"/>
      <output name="CFGCOMMANDINTERRUPTDISABLE" num_pins="1"/>
      <output name="CFGCOMMANDIOENABLE" num_pins="1"/>
      <output name="CFGCOMMANDMEMENABLE" num_pins="1"/>
      <output name="CFGCOMMANDSERREN" num_pins="1"/>
      <output name="CFGDEVCONTROL2ARIFORWARDEN" num_pins="1"/>
      <output name="CFGDEVCONTROL2ATOMICEGRESSBLOCK" num_pins="1"/>
      <output name="CFGDEVCONTROL2ATOMICREQUESTEREN" num_pins="1"/>
      <output name="CFGDEVCONTROL2CPLTIMEOUTDIS" num_pins="1"/>
      <output name="CFGDEVCONTROL2CPLTIMEOUTVAL0" num_pins="1"/>
      <output name="CFGDEVCONTROL2CPLTIMEOUTVAL1" num_pins="1"/>
      <output name="CFGDEVCONTROL2CPLTIMEOUTVAL2" num_pins="1"/>
      <output name="CFGDEVCONTROL2CPLTIMEOUTVAL3" num_pins="1"/>
      <output name="CFGDEVCONTROL2IDOCPLEN" num_pins="1"/>
      <output name="CFGDEVCONTROL2IDOREQEN" num_pins="1"/>
      <output name="CFGDEVCONTROL2LTREN" num_pins="1"/>
      <output name="CFGDEVCONTROL2TLPPREFIXBLOCK" num_pins="1"/>
      <output name="CFGDEVCONTROLAUXPOWEREN" num_pins="1"/>
      <output name="CFGDEVCONTROLCORRERRREPORTINGEN" num_pins="1"/>
      <output name="CFGDEVCONTROLENABLERO" num_pins="1"/>
      <output name="CFGDEVCONTROLEXTTAGEN" num_pins="1"/>
      <output name="CFGDEVCONTROLFATALERRREPORTINGEN" num_pins="1"/>
      <output name="CFGDEVCONTROLMAXPAYLOAD0" num_pins="1"/>
      <output name="CFGDEVCONTROLMAXPAYLOAD1" num_pins="1"/>
      <output name="CFGDEVCONTROLMAXPAYLOAD2" num_pins="1"/>
      <output name="CFGDEVCONTROLMAXREADREQ0" num_pins="1"/>
      <output name="CFGDEVCONTROLMAXREADREQ1" num_pins="1"/>
      <output name="CFGDEVCONTROLMAXREADREQ2" num_pins="1"/>
      <output name="CFGDEVCONTROLNONFATALREPORTINGEN" num_pins="1"/>
      <output name="CFGDEVCONTROLNOSNOOPEN" num_pins="1"/>
      <output name="CFGDEVCONTROLPHANTOMEN" num_pins="1"/>
      <output name="CFGDEVCONTROLURERRREPORTINGEN" num_pins="1"/>
      <output name="CFGDEVSTATUSCORRERRDETECTED" num_pins="1"/>
      <output name="CFGDEVSTATUSFATALERRDETECTED" num_pins="1"/>
      <output name="CFGDEVSTATUSNONFATALERRDETECTED" num_pins="1"/>
      <output name="CFGDEVSTATUSURDETECTED" num_pins="1"/>
      <output name="CFGERRAERHEADERLOGSETN" num_pins="1"/>
      <output name="CFGERRCPLRDYN" num_pins="1"/>
      <output name="CFGINTERRUPTDO0" num_pins="1"/>
      <output name="CFGINTERRUPTDO1" num_pins="1"/>
      <output name="CFGINTERRUPTDO2" num_pins="1"/>
      <output name="CFGINTERRUPTDO3" num_pins="1"/>
      <output name="CFGINTERRUPTDO4" num_pins="1"/>
      <output name="CFGINTERRUPTDO5" num_pins="1"/>
      <output name="CFGINTERRUPTDO6" num_pins="1"/>
      <output name="CFGINTERRUPTDO7" num_pins="1"/>
      <output name="CFGINTERRUPTMMENABLE0" num_pins="1"/>
      <output name="CFGINTERRUPTMMENABLE1" num_pins="1"/>
      <output name="CFGINTERRUPTMMENABLE2" num_pins="1"/>
      <output name="CFGINTERRUPTMSIENABLE" num_pins="1"/>
      <output name="CFGINTERRUPTMSIXENABLE" num_pins="1"/>
      <output name="CFGINTERRUPTMSIXFM" num_pins="1"/>
      <output name="CFGINTERRUPTRDYN" num_pins="1"/>
      <output name="CFGLINKCONTROLASPMCONTROL0" num_pins="1"/>
      <output name="CFGLINKCONTROLASPMCONTROL1" num_pins="1"/>
      <output name="CFGLINKCONTROLAUTOBANDWIDTHINTEN" num_pins="1"/>
      <output name="CFGLINKCONTROLBANDWIDTHINTEN" num_pins="1"/>
      <output name="CFGLINKCONTROLCLOCKPMEN" num_pins="1"/>
      <output name="CFGLINKCONTROLCOMMONCLOCK" num_pins="1"/>
      <output name="CFGLINKCONTROLEXTENDEDSYNC" num_pins="1"/>
      <output name="CFGLINKCONTROLHWAUTOWIDTHDIS" num_pins="1"/>
      <output name="CFGLINKCONTROLLINKDISABLE" num_pins="1"/>
      <output name="CFGLINKCONTROLRCB" num_pins="1"/>
      <output name="CFGLINKCONTROLRETRAINLINK" num_pins="1"/>
      <output name="CFGLINKSTATUSAUTOBANDWIDTHSTATUS" num_pins="1"/>
      <output name="CFGLINKSTATUSBANDWIDTHSTATUS" num_pins="1"/>
      <output name="CFGLINKSTATUSCURRENTSPEED0" num_pins="1"/>
      <output name="CFGLINKSTATUSCURRENTSPEED1" num_pins="1"/>
      <output name="CFGLINKSTATUSDLLACTIVE" num_pins="1"/>
      <output name="CFGLINKSTATUSLINKTRAINING" num_pins="1"/>
      <output name="CFGLINKSTATUSNEGOTIATEDWIDTH0" num_pins="1"/>
      <output name="CFGLINKSTATUSNEGOTIATEDWIDTH1" num_pins="1"/>
      <output name="CFGLINKSTATUSNEGOTIATEDWIDTH2" num_pins="1"/>
      <output name="CFGLINKSTATUSNEGOTIATEDWIDTH3" num_pins="1"/>
      <output name="CFGMGMTDO0" num_pins="1"/>
      <output name="CFGMGMTDO1" num_pins="1"/>
      <output name="CFGMGMTDO10" num_pins="1"/>
      <output name="CFGMGMTDO11" num_pins="1"/>
      <output name="CFGMGMTDO12" num_pins="1"/>
      <output name="CFGMGMTDO13" num_pins="1"/>
      <output name="CFGMGMTDO14" num_pins="1"/>
      <output name="CFGMGMTDO15" num_pins="1"/>
      <output name="CFGMGMTDO16" num_pins="1"/>
      <output name="CFGMGMTDO17" num_pins="1"/>
      <output name="CFGMGMTDO18" num_pins="1"/>
      <output name="CFGMGMTDO19" num_pins="1"/>
      <output name="CFGMGMTDO2" num_pins="1"/>
      <output name="CFGMGMTDO20" num_pins="1"/>
      <output name="CFGMGMTDO21" num_pins="1"/>
      <output name="CFGMGMTDO22" num_pins="1"/>
      <output name="CFGMGMTDO23" num_pins="1"/>
      <output name="CFGMGMTDO24" num_pins="1"/>
      <output name="CFGMGMTDO25" num_pins="1"/>
      <output name="CFGMGMTDO26" num_pins="1"/>
      <output name="CFGMGMTDO27" num_pins="1"/>
      <output name="CFGMGMTDO28" num_pins="1"/>
      <output name="CFGMGMTDO29" num_pins="1"/>
      <output name="CFGMGMTDO3" num_pins="1"/>
      <output name="CFGMGMTDO30" num_pins="1"/>
      <output name="CFGMGMTDO31" num_pins="1"/>
      <output name="CFGMGMTDO4" num_pins="1"/>
      <output name="CFGMGMTDO5" num_pins="1"/>
      <output name="CFGMGMTDO6" num_pins="1"/>
      <output name="CFGMGMTDO7" num_pins="1"/>
      <output name="CFGMGMTDO8" num_pins="1"/>
      <output name="CFGMGMTDO9" num_pins="1"/>
      <output name="CFGMGMTRDWRDONEN" num_pins="1"/>
      <output name="CFGMSGDATA0" num_pins="1"/>
      <output name="CFGMSGDATA1" num_pins="1"/>
      <output name="CFGMSGDATA10" num_pins="1"/>
      <output name="CFGMSGDATA11" num_pins="1"/>
      <output name="CFGMSGDATA12" num_pins="1"/>
      <output name="CFGMSGDATA13" num_pins="1"/>
      <output name="CFGMSGDATA14" num_pins="1"/>
      <output name="CFGMSGDATA15" num_pins="1"/>
      <output name="CFGMSGDATA2" num_pins="1"/>
      <output name="CFGMSGDATA3" num_pins="1"/>
      <output name="CFGMSGDATA4" num_pins="1"/>
      <output name="CFGMSGDATA5" num_pins="1"/>
      <output name="CFGMSGDATA6" num_pins="1"/>
      <output name="CFGMSGDATA7" num_pins="1"/>
      <output name="CFGMSGDATA8" num_pins="1"/>
      <output name="CFGMSGDATA9" num_pins="1"/>
      <output name="CFGMSGRECEIVED" num_pins="1"/>
      <output name="CFGMSGRECEIVEDASSERTINTA" num_pins="1"/>
      <output name="CFGMSGRECEIVEDASSERTINTB" num_pins="1"/>
      <output name="CFGMSGRECEIVEDASSERTINTC" num_pins="1"/>
      <output name="CFGMSGRECEIVEDASSERTINTD" num_pins="1"/>
      <output name="CFGMSGRECEIVEDDEASSERTINTA" num_pins="1"/>
      <output name="CFGMSGRECEIVEDDEASSERTINTB" num_pins="1"/>
      <output name="CFGMSGRECEIVEDDEASSERTINTC" num_pins="1"/>
      <output name="CFGMSGRECEIVEDDEASSERTINTD" num_pins="1"/>
      <output name="CFGMSGRECEIVEDERRCOR" num_pins="1"/>
      <output name="CFGMSGRECEIVEDERRFATAL" num_pins="1"/>
      <output name="CFGMSGRECEIVEDERRNONFATAL" num_pins="1"/>
      <output name="CFGMSGRECEIVEDPMASNAK" num_pins="1"/>
      <output name="CFGMSGRECEIVEDPMETO" num_pins="1"/>
      <output name="CFGMSGRECEIVEDPMETOACK" num_pins="1"/>
      <output name="CFGMSGRECEIVEDPMPME" num_pins="1"/>
      <output name="CFGMSGRECEIVEDSETSLOTPOWERLIMIT" num_pins="1"/>
      <output name="CFGMSGRECEIVEDUNLOCK" num_pins="1"/>
      <output name="CFGPCIELINKSTATE0" num_pins="1"/>
      <output name="CFGPCIELINKSTATE1" num_pins="1"/>
      <output name="CFGPCIELINKSTATE2" num_pins="1"/>
      <output name="CFGPMCSRPMEEN" num_pins="1"/>
      <output name="CFGPMCSRPMESTATUS" num_pins="1"/>
      <output name="CFGPMCSRPOWERSTATE0" num_pins="1"/>
      <output name="CFGPMCSRPOWERSTATE1" num_pins="1"/>
      <output name="CFGPMRCVASREQL1N" num_pins="1"/>
      <output name="CFGPMRCVENTERL1N" num_pins="1"/>
      <output name="CFGPMRCVENTERL23N" num_pins="1"/>
      <output name="CFGPMRCVREQACKN" num_pins="1"/>
      <output name="CFGROOTCONTROLPMEINTEN" num_pins="1"/>
      <output name="CFGROOTCONTROLSYSERRCORRERREN" num_pins="1"/>
      <output name="CFGROOTCONTROLSYSERRFATALERREN" num_pins="1"/>
      <output name="CFGROOTCONTROLSYSERRNONFATALERREN" num_pins="1"/>
      <output name="CFGSLOTCONTROLELECTROMECHILCTLPULSE" num_pins="1"/>
      <output name="CFGTRANSACTION" num_pins="1"/>
      <output name="CFGTRANSACTIONADDR0" num_pins="1"/>
      <output name="CFGTRANSACTIONADDR1" num_pins="1"/>
      <output name="CFGTRANSACTIONADDR2" num_pins="1"/>
      <output name="CFGTRANSACTIONADDR3" num_pins="1"/>
      <output name="CFGTRANSACTIONADDR4" num_pins="1"/>
      <output name="CFGTRANSACTIONADDR5" num_pins="1"/>
      <output name="CFGTRANSACTIONADDR6" num_pins="1"/>
      <output name="CFGTRANSACTIONTYPE" num_pins="1"/>
      <output name="CFGVCTCVCMAP0" num_pins="1"/>
      <output name="CFGVCTCVCMAP1" num_pins="1"/>
      <output name="CFGVCTCVCMAP2" num_pins="1"/>
      <output name="CFGVCTCVCMAP3" num_pins="1"/>
      <output name="CFGVCTCVCMAP4" num_pins="1"/>
      <output name="CFGVCTCVCMAP5" num_pins="1"/>
      <output name="CFGVCTCVCMAP6" num_pins="1"/>
      <output name="DBGSCLRA" num_pins="1"/>
      <output name="DBGSCLRB" num_pins="1"/>
      <output name="DBGSCLRC" num_pins="1"/>
      <output name="DBGSCLRD" num_pins="1"/>
      <output name="DBGSCLRE" num_pins="1"/>
      <output name="DBGSCLRF" num_pins="1"/>
      <output name="DBGSCLRG" num_pins="1"/>
      <output name="DBGSCLRH" num_pins="1"/>
      <output name="DBGSCLRI" num_pins="1"/>
      <output name="DBGSCLRJ" num_pins="1"/>
      <output name="DBGSCLRK" num_pins="1"/>
      <output name="DBGVECA0" num_pins="1"/>
      <output name="DBGVECA1" num_pins="1"/>
      <output name="DBGVECA10" num_pins="1"/>
      <output name="DBGVECA11" num_pins="1"/>
      <output name="DBGVECA12" num_pins="1"/>
      <output name="DBGVECA13" num_pins="1"/>
      <output name="DBGVECA14" num_pins="1"/>
      <output name="DBGVECA15" num_pins="1"/>
      <output name="DBGVECA16" num_pins="1"/>
      <output name="DBGVECA17" num_pins="1"/>
      <output name="DBGVECA18" num_pins="1"/>
      <output name="DBGVECA19" num_pins="1"/>
      <output name="DBGVECA2" num_pins="1"/>
      <output name="DBGVECA20" num_pins="1"/>
      <output name="DBGVECA21" num_pins="1"/>
      <output name="DBGVECA22" num_pins="1"/>
      <output name="DBGVECA23" num_pins="1"/>
      <output name="DBGVECA24" num_pins="1"/>
      <output name="DBGVECA25" num_pins="1"/>
      <output name="DBGVECA26" num_pins="1"/>
      <output name="DBGVECA27" num_pins="1"/>
      <output name="DBGVECA28" num_pins="1"/>
      <output name="DBGVECA29" num_pins="1"/>
      <output name="DBGVECA3" num_pins="1"/>
      <output name="DBGVECA30" num_pins="1"/>
      <output name="DBGVECA31" num_pins="1"/>
      <output name="DBGVECA32" num_pins="1"/>
      <output name="DBGVECA33" num_pins="1"/>
      <output name="DBGVECA34" num_pins="1"/>
      <output name="DBGVECA35" num_pins="1"/>
      <output name="DBGVECA36" num_pins="1"/>
      <output name="DBGVECA37" num_pins="1"/>
      <output name="DBGVECA38" num_pins="1"/>
      <output name="DBGVECA39" num_pins="1"/>
      <output name="DBGVECA4" num_pins="1"/>
      <output name="DBGVECA40" num_pins="1"/>
      <output name="DBGVECA41" num_pins="1"/>
      <output name="DBGVECA42" num_pins="1"/>
      <output name="DBGVECA43" num_pins="1"/>
      <output name="DBGVECA44" num_pins="1"/>
      <output name="DBGVECA45" num_pins="1"/>
      <output name="DBGVECA46" num_pins="1"/>
      <output name="DBGVECA47" num_pins="1"/>
      <output name="DBGVECA48" num_pins="1"/>
      <output name="DBGVECA49" num_pins="1"/>
      <output name="DBGVECA5" num_pins="1"/>
      <output name="DBGVECA50" num_pins="1"/>
      <output name="DBGVECA51" num_pins="1"/>
      <output name="DBGVECA52" num_pins="1"/>
      <output name="DBGVECA53" num_pins="1"/>
      <output name="DBGVECA54" num_pins="1"/>
      <output name="DBGVECA55" num_pins="1"/>
      <output name="DBGVECA56" num_pins="1"/>
      <output name="DBGVECA57" num_pins="1"/>
      <output name="DBGVECA58" num_pins="1"/>
      <output name="DBGVECA59" num_pins="1"/>
      <output name="DBGVECA6" num_pins="1"/>
      <output name="DBGVECA60" num_pins="1"/>
      <output name="DBGVECA61" num_pins="1"/>
      <output name="DBGVECA62" num_pins="1"/>
      <output name="DBGVECA63" num_pins="1"/>
      <output name="DBGVECA7" num_pins="1"/>
      <output name="DBGVECA8" num_pins="1"/>
      <output name="DBGVECA9" num_pins="1"/>
      <output name="DBGVECB0" num_pins="1"/>
      <output name="DBGVECB1" num_pins="1"/>
      <output name="DBGVECB10" num_pins="1"/>
      <output name="DBGVECB11" num_pins="1"/>
      <output name="DBGVECB12" num_pins="1"/>
      <output name="DBGVECB13" num_pins="1"/>
      <output name="DBGVECB14" num_pins="1"/>
      <output name="DBGVECB15" num_pins="1"/>
      <output name="DBGVECB16" num_pins="1"/>
      <output name="DBGVECB17" num_pins="1"/>
      <output name="DBGVECB18" num_pins="1"/>
      <output name="DBGVECB19" num_pins="1"/>
      <output name="DBGVECB2" num_pins="1"/>
      <output name="DBGVECB20" num_pins="1"/>
      <output name="DBGVECB21" num_pins="1"/>
      <output name="DBGVECB22" num_pins="1"/>
      <output name="DBGVECB23" num_pins="1"/>
      <output name="DBGVECB24" num_pins="1"/>
      <output name="DBGVECB25" num_pins="1"/>
      <output name="DBGVECB26" num_pins="1"/>
      <output name="DBGVECB27" num_pins="1"/>
      <output name="DBGVECB28" num_pins="1"/>
      <output name="DBGVECB29" num_pins="1"/>
      <output name="DBGVECB3" num_pins="1"/>
      <output name="DBGVECB30" num_pins="1"/>
      <output name="DBGVECB31" num_pins="1"/>
      <output name="DBGVECB32" num_pins="1"/>
      <output name="DBGVECB33" num_pins="1"/>
      <output name="DBGVECB34" num_pins="1"/>
      <output name="DBGVECB35" num_pins="1"/>
      <output name="DBGVECB36" num_pins="1"/>
      <output name="DBGVECB37" num_pins="1"/>
      <output name="DBGVECB38" num_pins="1"/>
      <output name="DBGVECB39" num_pins="1"/>
      <output name="DBGVECB4" num_pins="1"/>
      <output name="DBGVECB40" num_pins="1"/>
      <output name="DBGVECB41" num_pins="1"/>
      <output name="DBGVECB42" num_pins="1"/>
      <output name="DBGVECB43" num_pins="1"/>
      <output name="DBGVECB44" num_pins="1"/>
      <output name="DBGVECB45" num_pins="1"/>
      <output name="DBGVECB46" num_pins="1"/>
      <output name="DBGVECB47" num_pins="1"/>
      <output name="DBGVECB48" num_pins="1"/>
      <output name="DBGVECB49" num_pins="1"/>
      <output name="DBGVECB5" num_pins="1"/>
      <output name="DBGVECB50" num_pins="1"/>
      <output name="DBGVECB51" num_pins="1"/>
      <output name="DBGVECB52" num_pins="1"/>
      <output name="DBGVECB53" num_pins="1"/>
      <output name="DBGVECB54" num_pins="1"/>
      <output name="DBGVECB55" num_pins="1"/>
      <output name="DBGVECB56" num_pins="1"/>
      <output name="DBGVECB57" num_pins="1"/>
      <output name="DBGVECB58" num_pins="1"/>
      <output name="DBGVECB59" num_pins="1"/>
      <output name="DBGVECB6" num_pins="1"/>
      <output name="DBGVECB60" num_pins="1"/>
      <output name="DBGVECB61" num_pins="1"/>
      <output name="DBGVECB62" num_pins="1"/>
      <output name="DBGVECB63" num_pins="1"/>
      <output name="DBGVECB7" num_pins="1"/>
      <output name="DBGVECB8" num_pins="1"/>
      <output name="DBGVECB9" num_pins="1"/>
      <output name="DBGVECC0" num_pins="1"/>
      <output name="DBGVECC1" num_pins="1"/>
      <output name="DBGVECC10" num_pins="1"/>
      <output name="DBGVECC11" num_pins="1"/>
      <output name="DBGVECC2" num_pins="1"/>
      <output name="DBGVECC3" num_pins="1"/>
      <output name="DBGVECC4" num_pins="1"/>
      <output name="DBGVECC5" num_pins="1"/>
      <output name="DBGVECC6" num_pins="1"/>
      <output name="DBGVECC7" num_pins="1"/>
      <output name="DBGVECC8" num_pins="1"/>
      <output name="DBGVECC9" num_pins="1"/>
      <output name="DRPDO0" num_pins="1"/>
      <output name="DRPDO1" num_pins="1"/>
      <output name="DRPDO10" num_pins="1"/>
      <output name="DRPDO11" num_pins="1"/>
      <output name="DRPDO12" num_pins="1"/>
      <output name="DRPDO13" num_pins="1"/>
      <output name="DRPDO14" num_pins="1"/>
      <output name="DRPDO15" num_pins="1"/>
      <output name="DRPDO2" num_pins="1"/>
      <output name="DRPDO3" num_pins="1"/>
      <output name="DRPDO4" num_pins="1"/>
      <output name="DRPDO5" num_pins="1"/>
      <output name="DRPDO6" num_pins="1"/>
      <output name="DRPDO7" num_pins="1"/>
      <output name="DRPDO8" num_pins="1"/>
      <output name="DRPDO9" num_pins="1"/>
      <output name="DRPRDY" num_pins="1"/>
      <output name="LL2BADDLLPERR" num_pins="1"/>
      <output name="LL2BADTLPERR" num_pins="1"/>
      <output name="LL2LINKSTATUS0" num_pins="1"/>
      <output name="LL2LINKSTATUS1" num_pins="1"/>
      <output name="LL2LINKSTATUS2" num_pins="1"/>
      <output name="LL2LINKSTATUS3" num_pins="1"/>
      <output name="LL2LINKSTATUS4" num_pins="1"/>
      <output name="LL2PROTOCOLERR" num_pins="1"/>
      <output name="LL2RECEIVERERR" num_pins="1"/>
      <output name="LL2REPLAYROERR" num_pins="1"/>
      <output name="LL2REPLAYTOERR" num_pins="1"/>
      <output name="LL2SUSPENDOK" num_pins="1"/>
      <output name="LL2TFCINIT1SEQ" num_pins="1"/>
      <output name="LL2TFCINIT2SEQ" num_pins="1"/>
      <output name="LL2TXIDLE" num_pins="1"/>
      <output name="LNKCLKEN" num_pins="1"/>
      <output name="MIMRXRADDR0" num_pins="1"/>
      <output name="MIMRXRADDR1" num_pins="1"/>
      <output name="MIMRXRADDR10" num_pins="1"/>
      <output name="MIMRXRADDR11" num_pins="1"/>
      <output name="MIMRXRADDR12" num_pins="1"/>
      <output name="MIMRXRADDR2" num_pins="1"/>
      <output name="MIMRXRADDR3" num_pins="1"/>
      <output name="MIMRXRADDR4" num_pins="1"/>
      <output name="MIMRXRADDR5" num_pins="1"/>
      <output name="MIMRXRADDR6" num_pins="1"/>
      <output name="MIMRXRADDR7" num_pins="1"/>
      <output name="MIMRXRADDR8" num_pins="1"/>
      <output name="MIMRXRADDR9" num_pins="1"/>
      <output name="MIMRXREN" num_pins="1"/>
      <output name="MIMRXWADDR0" num_pins="1"/>
      <output name="MIMRXWADDR1" num_pins="1"/>
      <output name="MIMRXWADDR10" num_pins="1"/>
      <output name="MIMRXWADDR11" num_pins="1"/>
      <output name="MIMRXWADDR12" num_pins="1"/>
      <output name="MIMRXWADDR2" num_pins="1"/>
      <output name="MIMRXWADDR3" num_pins="1"/>
      <output name="MIMRXWADDR4" num_pins="1"/>
      <output name="MIMRXWADDR5" num_pins="1"/>
      <output name="MIMRXWADDR6" num_pins="1"/>
      <output name="MIMRXWADDR7" num_pins="1"/>
      <output name="MIMRXWADDR8" num_pins="1"/>
      <output name="MIMRXWADDR9" num_pins="1"/>
      <output name="MIMRXWDATA0" num_pins="1"/>
      <output name="MIMRXWDATA1" num_pins="1"/>
      <output name="MIMRXWDATA10" num_pins="1"/>
      <output name="MIMRXWDATA11" num_pins="1"/>
      <output name="MIMRXWDATA12" num_pins="1"/>
      <output name="MIMRXWDATA13" num_pins="1"/>
      <output name="MIMRXWDATA14" num_pins="1"/>
      <output name="MIMRXWDATA15" num_pins="1"/>
      <output name="MIMRXWDATA16" num_pins="1"/>
      <output name="MIMRXWDATA17" num_pins="1"/>
      <output name="MIMRXWDATA18" num_pins="1"/>
      <output name="MIMRXWDATA19" num_pins="1"/>
      <output name="MIMRXWDATA2" num_pins="1"/>
      <output name="MIMRXWDATA20" num_pins="1"/>
      <output name="MIMRXWDATA21" num_pins="1"/>
      <output name="MIMRXWDATA22" num_pins="1"/>
      <output name="MIMRXWDATA23" num_pins="1"/>
      <output name="MIMRXWDATA24" num_pins="1"/>
      <output name="MIMRXWDATA25" num_pins="1"/>
      <output name="MIMRXWDATA26" num_pins="1"/>
      <output name="MIMRXWDATA27" num_pins="1"/>
      <output name="MIMRXWDATA28" num_pins="1"/>
      <output name="MIMRXWDATA29" num_pins="1"/>
      <output name="MIMRXWDATA3" num_pins="1"/>
      <output name="MIMRXWDATA30" num_pins="1"/>
      <output name="MIMRXWDATA31" num_pins="1"/>
      <output name="MIMRXWDATA32" num_pins="1"/>
      <output name="MIMRXWDATA33" num_pins="1"/>
      <output name="MIMRXWDATA34" num_pins="1"/>
      <output name="MIMRXWDATA35" num_pins="1"/>
      <output name="MIMRXWDATA36" num_pins="1"/>
      <output name="MIMRXWDATA37" num_pins="1"/>
      <output name="MIMRXWDATA38" num_pins="1"/>
      <output name="MIMRXWDATA39" num_pins="1"/>
      <output name="MIMRXWDATA4" num_pins="1"/>
      <output name="MIMRXWDATA40" num_pins="1"/>
      <output name="MIMRXWDATA41" num_pins="1"/>
      <output name="MIMRXWDATA42" num_pins="1"/>
      <output name="MIMRXWDATA43" num_pins="1"/>
      <output name="MIMRXWDATA44" num_pins="1"/>
      <output name="MIMRXWDATA45" num_pins="1"/>
      <output name="MIMRXWDATA46" num_pins="1"/>
      <output name="MIMRXWDATA47" num_pins="1"/>
      <output name="MIMRXWDATA48" num_pins="1"/>
      <output name="MIMRXWDATA49" num_pins="1"/>
      <output name="MIMRXWDATA5" num_pins="1"/>
      <output name="MIMRXWDATA50" num_pins="1"/>
      <output name="MIMRXWDATA51" num_pins="1"/>
      <output name="MIMRXWDATA52" num_pins="1"/>
      <output name="MIMRXWDATA53" num_pins="1"/>
      <output name="MIMRXWDATA54" num_pins="1"/>
      <output name="MIMRXWDATA55" num_pins="1"/>
      <output name="MIMRXWDATA56" num_pins="1"/>
      <output name="MIMRXWDATA57" num_pins="1"/>
      <output name="MIMRXWDATA58" num_pins="1"/>
      <output name="MIMRXWDATA59" num_pins="1"/>
      <output name="MIMRXWDATA6" num_pins="1"/>
      <output name="MIMRXWDATA60" num_pins="1"/>
      <output name="MIMRXWDATA61" num_pins="1"/>
      <output name="MIMRXWDATA62" num_pins="1"/>
      <output name="MIMRXWDATA63" num_pins="1"/>
      <output name="MIMRXWDATA64" num_pins="1"/>
      <output name="MIMRXWDATA65" num_pins="1"/>
      <output name="MIMRXWDATA66" num_pins="1"/>
      <output name="MIMRXWDATA67" num_pins="1"/>
      <output name="MIMRXWDATA7" num_pins="1"/>
      <output name="MIMRXWDATA8" num_pins="1"/>
      <output name="MIMRXWDATA9" num_pins="1"/>
      <output name="MIMRXWEN" num_pins="1"/>
      <output name="MIMTXRADDR0" num_pins="1"/>
      <output name="MIMTXRADDR1" num_pins="1"/>
      <output name="MIMTXRADDR10" num_pins="1"/>
      <output name="MIMTXRADDR11" num_pins="1"/>
      <output name="MIMTXRADDR12" num_pins="1"/>
      <output name="MIMTXRADDR2" num_pins="1"/>
      <output name="MIMTXRADDR3" num_pins="1"/>
      <output name="MIMTXRADDR4" num_pins="1"/>
      <output name="MIMTXRADDR5" num_pins="1"/>
      <output name="MIMTXRADDR6" num_pins="1"/>
      <output name="MIMTXRADDR7" num_pins="1"/>
      <output name="MIMTXRADDR8" num_pins="1"/>
      <output name="MIMTXRADDR9" num_pins="1"/>
      <output name="MIMTXREN" num_pins="1"/>
      <output name="MIMTXWADDR0" num_pins="1"/>
      <output name="MIMTXWADDR1" num_pins="1"/>
      <output name="MIMTXWADDR10" num_pins="1"/>
      <output name="MIMTXWADDR11" num_pins="1"/>
      <output name="MIMTXWADDR12" num_pins="1"/>
      <output name="MIMTXWADDR2" num_pins="1"/>
      <output name="MIMTXWADDR3" num_pins="1"/>
      <output name="MIMTXWADDR4" num_pins="1"/>
      <output name="MIMTXWADDR5" num_pins="1"/>
      <output name="MIMTXWADDR6" num_pins="1"/>
      <output name="MIMTXWADDR7" num_pins="1"/>
      <output name="MIMTXWADDR8" num_pins="1"/>
      <output name="MIMTXWADDR9" num_pins="1"/>
      <output name="MIMTXWDATA0" num_pins="1"/>
      <output name="MIMTXWDATA1" num_pins="1"/>
      <output name="MIMTXWDATA10" num_pins="1"/>
      <output name="MIMTXWDATA11" num_pins="1"/>
      <output name="MIMTXWDATA12" num_pins="1"/>
      <output name="MIMTXWDATA13" num_pins="1"/>
      <output name="MIMTXWDATA14" num_pins="1"/>
      <output name="MIMTXWDATA15" num_pins="1"/>
      <output name="MIMTXWDATA16" num_pins="1"/>
      <output name="MIMTXWDATA17" num_pins="1"/>
      <output name="MIMTXWDATA18" num_pins="1"/>
      <output name="MIMTXWDATA19" num_pins="1"/>
      <output name="MIMTXWDATA2" num_pins="1"/>
      <output name="MIMTXWDATA20" num_pins="1"/>
      <output name="MIMTXWDATA21" num_pins="1"/>
      <output name="MIMTXWDATA22" num_pins="1"/>
      <output name="MIMTXWDATA23" num_pins="1"/>
      <output name="MIMTXWDATA24" num_pins="1"/>
      <output name="MIMTXWDATA25" num_pins="1"/>
      <output name="MIMTXWDATA26" num_pins="1"/>
      <output name="MIMTXWDATA27" num_pins="1"/>
      <output name="MIMTXWDATA28" num_pins="1"/>
      <output name="MIMTXWDATA29" num_pins="1"/>
      <output name="MIMTXWDATA3" num_pins="1"/>
      <output name="MIMTXWDATA30" num_pins="1"/>
      <output name="MIMTXWDATA31" num_pins="1"/>
      <output name="MIMTXWDATA32" num_pins="1"/>
      <output name="MIMTXWDATA33" num_pins="1"/>
      <output name="MIMTXWDATA34" num_pins="1"/>
      <output name="MIMTXWDATA35" num_pins="1"/>
      <output name="MIMTXWDATA36" num_pins="1"/>
      <output name="MIMTXWDATA37" num_pins="1"/>
      <output name="MIMTXWDATA38" num_pins="1"/>
      <output name="MIMTXWDATA39" num_pins="1"/>
      <output name="MIMTXWDATA4" num_pins="1"/>
      <output name="MIMTXWDATA40" num_pins="1"/>
      <output name="MIMTXWDATA41" num_pins="1"/>
      <output name="MIMTXWDATA42" num_pins="1"/>
      <output name="MIMTXWDATA43" num_pins="1"/>
      <output name="MIMTXWDATA44" num_pins="1"/>
      <output name="MIMTXWDATA45" num_pins="1"/>
      <output name="MIMTXWDATA46" num_pins="1"/>
      <output name="MIMTXWDATA47" num_pins="1"/>
      <output name="MIMTXWDATA48" num_pins="1"/>
      <output name="MIMTXWDATA49" num_pins="1"/>
      <output name="MIMTXWDATA5" num_pins="1"/>
      <output name="MIMTXWDATA50" num_pins="1"/>
      <output name="MIMTXWDATA51" num_pins="1"/>
      <output name="MIMTXWDATA52" num_pins="1"/>
      <output name="MIMTXWDATA53" num_pins="1"/>
      <output name="MIMTXWDATA54" num_pins="1"/>
      <output name="MIMTXWDATA55" num_pins="1"/>
      <output name="MIMTXWDATA56" num_pins="1"/>
      <output name="MIMTXWDATA57" num_pins="1"/>
      <output name="MIMTXWDATA58" num_pins="1"/>
      <output name="MIMTXWDATA59" num_pins="1"/>
      <output name="MIMTXWDATA6" num_pins="1"/>
      <output name="MIMTXWDATA60" num_pins="1"/>
      <output name="MIMTXWDATA61" num_pins="1"/>
      <output name="MIMTXWDATA62" num_pins="1"/>
      <output name="MIMTXWDATA63" num_pins="1"/>
      <output name="MIMTXWDATA64" num_pins="1"/>
      <output name="MIMTXWDATA65" num_pins="1"/>
      <output name="MIMTXWDATA66" num_pins="1"/>
      <output name="MIMTXWDATA67" num_pins="1"/>
      <output name="MIMTXWDATA68" num_pins="1"/>
      <output name="MIMTXWDATA7" num_pins="1"/>
      <output name="MIMTXWDATA8" num_pins="1"/>
      <output name="MIMTXWDATA9" num_pins="1"/>
      <output name="MIMTXWEN" num_pins="1"/>
      <output name="PIPERX0POLARITY" num_pins="1"/>
      <output name="PIPERX1POLARITY" num_pins="1"/>
      <output name="PIPERX2POLARITY" num_pins="1"/>
      <output name="PIPERX3POLARITY" num_pins="1"/>
      <output name="PIPERX4POLARITY" num_pins="1"/>
      <output name="PIPERX5POLARITY" num_pins="1"/>
      <output name="PIPERX6POLARITY" num_pins="1"/>
      <output name="PIPERX7POLARITY" num_pins="1"/>
      <output name="PIPETX0CHARISK0" num_pins="1"/>
      <output name="PIPETX0CHARISK1" num_pins="1"/>
      <output name="PIPETX0COMPLIANCE" num_pins="1"/>
      <output name="PIPETX0DATA0" num_pins="1"/>
      <output name="PIPETX0DATA1" num_pins="1"/>
      <output name="PIPETX0DATA10" num_pins="1"/>
      <output name="PIPETX0DATA11" num_pins="1"/>
      <output name="PIPETX0DATA12" num_pins="1"/>
      <output name="PIPETX0DATA13" num_pins="1"/>
      <output name="PIPETX0DATA14" num_pins="1"/>
      <output name="PIPETX0DATA15" num_pins="1"/>
      <output name="PIPETX0DATA2" num_pins="1"/>
      <output name="PIPETX0DATA3" num_pins="1"/>
      <output name="PIPETX0DATA4" num_pins="1"/>
      <output name="PIPETX0DATA5" num_pins="1"/>
      <output name="PIPETX0DATA6" num_pins="1"/>
      <output name="PIPETX0DATA7" num_pins="1"/>
      <output name="PIPETX0DATA8" num_pins="1"/>
      <output name="PIPETX0DATA9" num_pins="1"/>
      <output name="PIPETX0ELECIDLE" num_pins="1"/>
      <output name="PIPETX0POWERDOWN0" num_pins="1"/>
      <output name="PIPETX0POWERDOWN1" num_pins="1"/>
      <output name="PIPETX1CHARISK0" num_pins="1"/>
      <output name="PIPETX1CHARISK1" num_pins="1"/>
      <output name="PIPETX1COMPLIANCE" num_pins="1"/>
      <output name="PIPETX1DATA0" num_pins="1"/>
      <output name="PIPETX1DATA1" num_pins="1"/>
      <output name="PIPETX1DATA10" num_pins="1"/>
      <output name="PIPETX1DATA11" num_pins="1"/>
      <output name="PIPETX1DATA12" num_pins="1"/>
      <output name="PIPETX1DATA13" num_pins="1"/>
      <output name="PIPETX1DATA14" num_pins="1"/>
      <output name="PIPETX1DATA15" num_pins="1"/>
      <output name="PIPETX1DATA2" num_pins="1"/>
      <output name="PIPETX1DATA3" num_pins="1"/>
      <output name="PIPETX1DATA4" num_pins="1"/>
      <output name="PIPETX1DATA5" num_pins="1"/>
      <output name="PIPETX1DATA6" num_pins="1"/>
      <output name="PIPETX1DATA7" num_pins="1"/>
      <output name="PIPETX1DATA8" num_pins="1"/>
      <output name="PIPETX1DATA9" num_pins="1"/>
      <output name="PIPETX1ELECIDLE" num_pins="1"/>
      <output name="PIPETX1POWERDOWN0" num_pins="1"/>
      <output name="PIPETX1POWERDOWN1" num_pins="1"/>
      <output name="PIPETX2CHARISK0" num_pins="1"/>
      <output name="PIPETX2CHARISK1" num_pins="1"/>
      <output name="PIPETX2COMPLIANCE" num_pins="1"/>
      <output name="PIPETX2DATA0" num_pins="1"/>
      <output name="PIPETX2DATA1" num_pins="1"/>
      <output name="PIPETX2DATA10" num_pins="1"/>
      <output name="PIPETX2DATA11" num_pins="1"/>
      <output name="PIPETX2DATA12" num_pins="1"/>
      <output name="PIPETX2DATA13" num_pins="1"/>
      <output name="PIPETX2DATA14" num_pins="1"/>
      <output name="PIPETX2DATA15" num_pins="1"/>
      <output name="PIPETX2DATA2" num_pins="1"/>
      <output name="PIPETX2DATA3" num_pins="1"/>
      <output name="PIPETX2DATA4" num_pins="1"/>
      <output name="PIPETX2DATA5" num_pins="1"/>
      <output name="PIPETX2DATA6" num_pins="1"/>
      <output name="PIPETX2DATA7" num_pins="1"/>
      <output name="PIPETX2DATA8" num_pins="1"/>
      <output name="PIPETX2DATA9" num_pins="1"/>
      <output name="PIPETX2ELECIDLE" num_pins="1"/>
      <output name="PIPETX2POWERDOWN0" num_pins="1"/>
      <output name="PIPETX2POWERDOWN1" num_pins="1"/>
      <output name="PIPETX3CHARISK0" num_pins="1"/>
      <output name="PIPETX3CHARISK1" num_pins="1"/>
      <output name="PIPETX3COMPLIANCE" num_pins="1"/>
      <output name="PIPETX3DATA0" num_pins="1"/>
      <output name="PIPETX3DATA1" num_pins="1"/>
      <output name="PIPETX3DATA10" num_pins="1"/>
      <output name="PIPETX3DATA11" num_pins="1"/>
      <output name="PIPETX3DATA12" num_pins="1"/>
      <output name="PIPETX3DATA13" num_pins="1"/>
      <output name="PIPETX3DATA14" num_pins="1"/>
      <output name="PIPETX3DATA15" num_pins="1"/>
      <output name="PIPETX3DATA2" num_pins="1"/>
      <output name="PIPETX3DATA3" num_pins="1"/>
      <output name="PIPETX3DATA4" num_pins="1"/>
      <output name="PIPETX3DATA5" num_pins="1"/>
      <output name="PIPETX3DATA6" num_pins="1"/>
      <output name="PIPETX3DATA7" num_pins="1"/>
      <output name="PIPETX3DATA8" num_pins="1"/>
      <output name="PIPETX3DATA9" num_pins="1"/>
      <output name="PIPETX3ELECIDLE" num_pins="1"/>
      <output name="PIPETX3POWERDOWN0" num_pins="1"/>
      <output name="PIPETX3POWERDOWN1" num_pins="1"/>
      <output name="PIPETX4CHARISK0" num_pins="1"/>
      <output name="PIPETX4CHARISK1" num_pins="1"/>
      <output name="PIPETX4COMPLIANCE" num_pins="1"/>
      <output name="PIPETX4DATA0" num_pins="1"/>
      <output name="PIPETX4DATA1" num_pins="1"/>
      <output name="PIPETX4DATA10" num_pins="1"/>
      <output name="PIPETX4DATA11" num_pins="1"/>
      <output name="PIPETX4DATA12" num_pins="1"/>
      <output name="PIPETX4DATA13" num_pins="1"/>
      <output name="PIPETX4DATA14" num_pins="1"/>
      <output name="PIPETX4DATA15" num_pins="1"/>
      <output name="PIPETX4DATA2" num_pins="1"/>
      <output name="PIPETX4DATA3" num_pins="1"/>
      <output name="PIPETX4DATA4" num_pins="1"/>
      <output name="PIPETX4DATA5" num_pins="1"/>
      <output name="PIPETX4DATA6" num_pins="1"/>
      <output name="PIPETX4DATA7" num_pins="1"/>
      <output name="PIPETX4DATA8" num_pins="1"/>
      <output name="PIPETX4DATA9" num_pins="1"/>
      <output name="PIPETX4ELECIDLE" num_pins="1"/>
      <output name="PIPETX4POWERDOWN0" num_pins="1"/>
      <output name="PIPETX4POWERDOWN1" num_pins="1"/>
      <output name="PIPETX5CHARISK0" num_pins="1"/>
      <output name="PIPETX5CHARISK1" num_pins="1"/>
      <output name="PIPETX5COMPLIANCE" num_pins="1"/>
      <output name="PIPETX5DATA0" num_pins="1"/>
      <output name="PIPETX5DATA1" num_pins="1"/>
      <output name="PIPETX5DATA10" num_pins="1"/>
      <output name="PIPETX5DATA11" num_pins="1"/>
      <output name="PIPETX5DATA12" num_pins="1"/>
      <output name="PIPETX5DATA13" num_pins="1"/>
      <output name="PIPETX5DATA14" num_pins="1"/>
      <output name="PIPETX5DATA15" num_pins="1"/>
      <output name="PIPETX5DATA2" num_pins="1"/>
      <output name="PIPETX5DATA3" num_pins="1"/>
      <output name="PIPETX5DATA4" num_pins="1"/>
      <output name="PIPETX5DATA5" num_pins="1"/>
      <output name="PIPETX5DATA6" num_pins="1"/>
      <output name="PIPETX5DATA7" num_pins="1"/>
      <output name="PIPETX5DATA8" num_pins="1"/>
      <output name="PIPETX5DATA9" num_pins="1"/>
      <output name="PIPETX5ELECIDLE" num_pins="1"/>
      <output name="PIPETX5POWERDOWN0" num_pins="1"/>
      <output name="PIPETX5POWERDOWN1" num_pins="1"/>
      <output name="PIPETX6CHARISK0" num_pins="1"/>
      <output name="PIPETX6CHARISK1" num_pins="1"/>
      <output name="PIPETX6COMPLIANCE" num_pins="1"/>
      <output name="PIPETX6DATA0" num_pins="1"/>
      <output name="PIPETX6DATA1" num_pins="1"/>
      <output name="PIPETX6DATA10" num_pins="1"/>
      <output name="PIPETX6DATA11" num_pins="1"/>
      <output name="PIPETX6DATA12" num_pins="1"/>
      <output name="PIPETX6DATA13" num_pins="1"/>
      <output name="PIPETX6DATA14" num_pins="1"/>
      <output name="PIPETX6DATA15" num_pins="1"/>
      <output name="PIPETX6DATA2" num_pins="1"/>
      <output name="PIPETX6DATA3" num_pins="1"/>
      <output name="PIPETX6DATA4" num_pins="1"/>
      <output name="PIPETX6DATA5" num_pins="1"/>
      <output name="PIPETX6DATA6" num_pins="1"/>
      <output name="PIPETX6DATA7" num_pins="1"/>
      <output name="PIPETX6DATA8" num_pins="1"/>
      <output name="PIPETX6DATA9" num_pins="1"/>
      <output name="PIPETX6ELECIDLE" num_pins="1"/>
      <output name="PIPETX6POWERDOWN0" num_pins="1"/>
      <output name="PIPETX6POWERDOWN1" num_pins="1"/>
      <output name="PIPETX7CHARISK0" num_pins="1"/>
      <output name="PIPETX7CHARISK1" num_pins="1"/>
      <output name="PIPETX7COMPLIANCE" num_pins="1"/>
      <output name="PIPETX7DATA0" num_pins="1"/>
      <output name="PIPETX7DATA1" num_pins="1"/>
      <output name="PIPETX7DATA10" num_pins="1"/>
      <output name="PIPETX7DATA11" num_pins="1"/>
      <output name="PIPETX7DATA12" num_pins="1"/>
      <output name="PIPETX7DATA13" num_pins="1"/>
      <output name="PIPETX7DATA14" num_pins="1"/>
      <output name="PIPETX7DATA15" num_pins="1"/>
      <output name="PIPETX7DATA2" num_pins="1"/>
      <output name="PIPETX7DATA3" num_pins="1"/>
      <output name="PIPETX7DATA4" num_pins="1"/>
      <output name="PIPETX7DATA5" num_pins="1"/>
      <output name="PIPETX7DATA6" num_pins="1"/>
      <output name="PIPETX7DATA7" num_pins="1"/>
      <output name="PIPETX7DATA8" num_pins="1"/>
      <output name="PIPETX7DATA9" num_pins="1"/>
      <output name="PIPETX7ELECIDLE" num_pins="1"/>
      <output name="PIPETX7POWERDOWN0" num_pins="1"/>
      <output name="PIPETX7POWERDOWN1" num_pins="1"/>
      <output name="PIPETXDEEMPH" num_pins="1"/>
      <output name="PIPETXMARGIN0" num_pins="1"/>
      <output name="PIPETXMARGIN1" num_pins="1"/>
      <output name="PIPETXMARGIN2" num_pins="1"/>
      <output name="PIPETXRATE" num_pins="1"/>
      <output name="PIPETXRCVRDET" num_pins="1"/>
      <output name="PIPETXRESET" num_pins="1"/>
      <output name="PL2L0REQ" num_pins="1"/>
      <output name="PL2LINKUP" num_pins="1"/>
      <output name="PL2RECEIVERERR" num_pins="1"/>
      <output name="PL2RECOVERY" num_pins="1"/>
      <output name="PL2RXELECIDLE" num_pins="1"/>
      <output name="PL2RXPMSTATE0" num_pins="1"/>
      <output name="PL2RXPMSTATE1" num_pins="1"/>
      <output name="PL2SUSPENDOK" num_pins="1"/>
      <output name="PLDBGVEC0" num_pins="1"/>
      <output name="PLDBGVEC1" num_pins="1"/>
      <output name="PLDBGVEC10" num_pins="1"/>
      <output name="PLDBGVEC11" num_pins="1"/>
      <output name="PLDBGVEC2" num_pins="1"/>
      <output name="PLDBGVEC3" num_pins="1"/>
      <output name="PLDBGVEC4" num_pins="1"/>
      <output name="PLDBGVEC5" num_pins="1"/>
      <output name="PLDBGVEC6" num_pins="1"/>
      <output name="PLDBGVEC7" num_pins="1"/>
      <output name="PLDBGVEC8" num_pins="1"/>
      <output name="PLDBGVEC9" num_pins="1"/>
      <output name="PLDIRECTEDCHANGEDONE" num_pins="1"/>
      <output name="PLINITIALLINKWIDTH0" num_pins="1"/>
      <output name="PLINITIALLINKWIDTH1" num_pins="1"/>
      <output name="PLINITIALLINKWIDTH2" num_pins="1"/>
      <output name="PLLANEREVERSALMODE0" num_pins="1"/>
      <output name="PLLANEREVERSALMODE1" num_pins="1"/>
      <output name="PLLINKGEN2CAP" num_pins="1"/>
      <output name="PLLINKPARTNERGEN2SUPPORTED" num_pins="1"/>
      <output name="PLLINKUPCFGCAP" num_pins="1"/>
      <output name="PLLTSSMSTATE0" num_pins="1"/>
      <output name="PLLTSSMSTATE1" num_pins="1"/>
      <output name="PLLTSSMSTATE2" num_pins="1"/>
      <output name="PLLTSSMSTATE3" num_pins="1"/>
      <output name="PLLTSSMSTATE4" num_pins="1"/>
      <output name="PLLTSSMSTATE5" num_pins="1"/>
      <output name="PLPHYLNKUPN" num_pins="1"/>
      <output name="PLRECEIVEDHOTRST" num_pins="1"/>
      <output name="PLRXPMSTATE0" num_pins="1"/>
      <output name="PLRXPMSTATE1" num_pins="1"/>
      <output name="PLSELLNKRATE" num_pins="1"/>
      <output name="PLSELLNKWIDTH0" num_pins="1"/>
      <output name="PLSELLNKWIDTH1" num_pins="1"/>
      <output name="PLTXPMSTATE0" num_pins="1"/>
      <output name="PLTXPMSTATE1" num_pins="1"/>
      <output name="PLTXPMSTATE2" num_pins="1"/>
      <output name="RECEIVEDFUNCLVLRSTN" num_pins="1"/>
      <output name="TL2ASPMSUSPENDCREDITCHECKOK" num_pins="1"/>
      <output name="TL2ASPMSUSPENDREQ" num_pins="1"/>
      <output name="TL2ERRFCPE" num_pins="1"/>
      <output name="TL2ERRHDR0" num_pins="1"/>
      <output name="TL2ERRHDR1" num_pins="1"/>
      <output name="TL2ERRHDR10" num_pins="1"/>
      <output name="TL2ERRHDR11" num_pins="1"/>
      <output name="TL2ERRHDR12" num_pins="1"/>
      <output name="TL2ERRHDR13" num_pins="1"/>
      <output name="TL2ERRHDR14" num_pins="1"/>
      <output name="TL2ERRHDR15" num_pins="1"/>
      <output name="TL2ERRHDR16" num_pins="1"/>
      <output name="TL2ERRHDR17" num_pins="1"/>
      <output name="TL2ERRHDR18" num_pins="1"/>
      <output name="TL2ERRHDR19" num_pins="1"/>
      <output name="TL2ERRHDR2" num_pins="1"/>
      <output name="TL2ERRHDR20" num_pins="1"/>
      <output name="TL2ERRHDR21" num_pins="1"/>
      <output name="TL2ERRHDR22" num_pins="1"/>
      <output name="TL2ERRHDR23" num_pins="1"/>
      <output name="TL2ERRHDR24" num_pins="1"/>
      <output name="TL2ERRHDR25" num_pins="1"/>
      <output name="TL2ERRHDR26" num_pins="1"/>
      <output name="TL2ERRHDR27" num_pins="1"/>
      <output name="TL2ERRHDR28" num_pins="1"/>
      <output name="TL2ERRHDR29" num_pins="1"/>
      <output name="TL2ERRHDR3" num_pins="1"/>
      <output name="TL2ERRHDR30" num_pins="1"/>
      <output name="TL2ERRHDR31" num_pins="1"/>
      <output name="TL2ERRHDR32" num_pins="1"/>
      <output name="TL2ERRHDR33" num_pins="1"/>
      <output name="TL2ERRHDR34" num_pins="1"/>
      <output name="TL2ERRHDR35" num_pins="1"/>
      <output name="TL2ERRHDR36" num_pins="1"/>
      <output name="TL2ERRHDR37" num_pins="1"/>
      <output name="TL2ERRHDR38" num_pins="1"/>
      <output name="TL2ERRHDR39" num_pins="1"/>
      <output name="TL2ERRHDR4" num_pins="1"/>
      <output name="TL2ERRHDR40" num_pins="1"/>
      <output name="TL2ERRHDR41" num_pins="1"/>
      <output name="TL2ERRHDR42" num_pins="1"/>
      <output name="TL2ERRHDR43" num_pins="1"/>
      <output name="TL2ERRHDR44" num_pins="1"/>
      <output name="TL2ERRHDR45" num_pins="1"/>
      <output name="TL2ERRHDR46" num_pins="1"/>
      <output name="TL2ERRHDR47" num_pins="1"/>
      <output name="TL2ERRHDR48" num_pins="1"/>
      <output name="TL2ERRHDR49" num_pins="1"/>
      <output name="TL2ERRHDR5" num_pins="1"/>
      <output name="TL2ERRHDR50" num_pins="1"/>
      <output name="TL2ERRHDR51" num_pins="1"/>
      <output name="TL2ERRHDR52" num_pins="1"/>
      <output name="TL2ERRHDR53" num_pins="1"/>
      <output name="TL2ERRHDR54" num_pins="1"/>
      <output name="TL2ERRHDR55" num_pins="1"/>
      <output name="TL2ERRHDR56" num_pins="1"/>
      <output name="TL2ERRHDR57" num_pins="1"/>
      <output name="TL2ERRHDR58" num_pins="1"/>
      <output name="TL2ERRHDR59" num_pins="1"/>
      <output name="TL2ERRHDR6" num_pins="1"/>
      <output name="TL2ERRHDR60" num_pins="1"/>
      <output name="TL2ERRHDR61" num_pins="1"/>
      <output name="TL2ERRHDR62" num_pins="1"/>
      <output name="TL2ERRHDR63" num_pins="1"/>
      <output name="TL2ERRHDR7" num_pins="1"/>
      <output name="TL2ERRHDR8" num_pins="1"/>
      <output name="TL2ERRHDR9" num_pins="1"/>
      <output name="TL2ERRMALFORMED" num_pins="1"/>
      <output name="TL2ERRRXOVERFLOW" num_pins="1"/>
      <output name="TL2PPMSUSPENDOK" num_pins="1"/>
      <output name="TRNFCCPLD0" num_pins="1"/>
      <output name="TRNFCCPLD1" num_pins="1"/>
      <output name="TRNFCCPLD10" num_pins="1"/>
      <output name="TRNFCCPLD11" num_pins="1"/>
      <output name="TRNFCCPLD2" num_pins="1"/>
      <output name="TRNFCCPLD3" num_pins="1"/>
      <output name="TRNFCCPLD4" num_pins="1"/>
      <output name="TRNFCCPLD5" num_pins="1"/>
      <output name="TRNFCCPLD6" num_pins="1"/>
      <output name="TRNFCCPLD7" num_pins="1"/>
      <output name="TRNFCCPLD8" num_pins="1"/>
      <output name="TRNFCCPLD9" num_pins="1"/>
      <output name="TRNFCCPLH0" num_pins="1"/>
      <output name="TRNFCCPLH1" num_pins="1"/>
      <output name="TRNFCCPLH2" num_pins="1"/>
      <output name="TRNFCCPLH3" num_pins="1"/>
      <output name="TRNFCCPLH4" num_pins="1"/>
      <output name="TRNFCCPLH5" num_pins="1"/>
      <output name="TRNFCCPLH6" num_pins="1"/>
      <output name="TRNFCCPLH7" num_pins="1"/>
      <output name="TRNFCNPD0" num_pins="1"/>
      <output name="TRNFCNPD1" num_pins="1"/>
      <output name="TRNFCNPD10" num_pins="1"/>
      <output name="TRNFCNPD11" num_pins="1"/>
      <output name="TRNFCNPD2" num_pins="1"/>
      <output name="TRNFCNPD3" num_pins="1"/>
      <output name="TRNFCNPD4" num_pins="1"/>
      <output name="TRNFCNPD5" num_pins="1"/>
      <output name="TRNFCNPD6" num_pins="1"/>
      <output name="TRNFCNPD7" num_pins="1"/>
      <output name="TRNFCNPD8" num_pins="1"/>
      <output name="TRNFCNPD9" num_pins="1"/>
      <output name="TRNFCNPH0" num_pins="1"/>
      <output name="TRNFCNPH1" num_pins="1"/>
      <output name="TRNFCNPH2" num_pins="1"/>
      <output name="TRNFCNPH3" num_pins="1"/>
      <output name="TRNFCNPH4" num_pins="1"/>
      <output name="TRNFCNPH5" num_pins="1"/>
      <output name="TRNFCNPH6" num_pins="1"/>
      <output name="TRNFCNPH7" num_pins="1"/>
      <output name="TRNFCPD0" num_pins="1"/>
      <output name="TRNFCPD1" num_pins="1"/>
      <output name="TRNFCPD10" num_pins="1"/>
      <output name="TRNFCPD11" num_pins="1"/>
      <output name="TRNFCPD2" num_pins="1"/>
      <output name="TRNFCPD3" num_pins="1"/>
      <output name="TRNFCPD4" num_pins="1"/>
      <output name="TRNFCPD5" num_pins="1"/>
      <output name="TRNFCPD6" num_pins="1"/>
      <output name="TRNFCPD7" num_pins="1"/>
      <output name="TRNFCPD8" num_pins="1"/>
      <output name="TRNFCPD9" num_pins="1"/>
      <output name="TRNFCPH0" num_pins="1"/>
      <output name="TRNFCPH1" num_pins="1"/>
      <output name="TRNFCPH2" num_pins="1"/>
      <output name="TRNFCPH3" num_pins="1"/>
      <output name="TRNFCPH4" num_pins="1"/>
      <output name="TRNFCPH5" num_pins="1"/>
      <output name="TRNFCPH6" num_pins="1"/>
      <output name="TRNFCPH7" num_pins="1"/>
      <output name="TRNLNKUP" num_pins="1"/>
      <output name="TRNRBARHIT0" num_pins="1"/>
      <output name="TRNRBARHIT1" num_pins="1"/>
      <output name="TRNRBARHIT2" num_pins="1"/>
      <output name="TRNRBARHIT3" num_pins="1"/>
      <output name="TRNRBARHIT4" num_pins="1"/>
      <output name="TRNRBARHIT5" num_pins="1"/>
      <output name="TRNRBARHIT6" num_pins="1"/>
      <output name="TRNRBARHIT7" num_pins="1"/>
      <output name="TRNRD0" num_pins="1"/>
      <output name="TRNRD1" num_pins="1"/>
      <output name="TRNRD10" num_pins="1"/>
      <output name="TRNRD100" num_pins="1"/>
      <output name="TRNRD101" num_pins="1"/>
      <output name="TRNRD102" num_pins="1"/>
      <output name="TRNRD103" num_pins="1"/>
      <output name="TRNRD104" num_pins="1"/>
      <output name="TRNRD105" num_pins="1"/>
      <output name="TRNRD106" num_pins="1"/>
      <output name="TRNRD107" num_pins="1"/>
      <output name="TRNRD108" num_pins="1"/>
      <output name="TRNRD109" num_pins="1"/>
      <output name="TRNRD11" num_pins="1"/>
      <output name="TRNRD110" num_pins="1"/>
      <output name="TRNRD111" num_pins="1"/>
      <output name="TRNRD112" num_pins="1"/>
      <output name="TRNRD113" num_pins="1"/>
      <output name="TRNRD114" num_pins="1"/>
      <output name="TRNRD115" num_pins="1"/>
      <output name="TRNRD116" num_pins="1"/>
      <output name="TRNRD117" num_pins="1"/>
      <output name="TRNRD118" num_pins="1"/>
      <output name="TRNRD119" num_pins="1"/>
      <output name="TRNRD12" num_pins="1"/>
      <output name="TRNRD120" num_pins="1"/>
      <output name="TRNRD121" num_pins="1"/>
      <output name="TRNRD122" num_pins="1"/>
      <output name="TRNRD123" num_pins="1"/>
      <output name="TRNRD124" num_pins="1"/>
      <output name="TRNRD125" num_pins="1"/>
      <output name="TRNRD126" num_pins="1"/>
      <output name="TRNRD127" num_pins="1"/>
      <output name="TRNRD13" num_pins="1"/>
      <output name="TRNRD14" num_pins="1"/>
      <output name="TRNRD15" num_pins="1"/>
      <output name="TRNRD16" num_pins="1"/>
      <output name="TRNRD17" num_pins="1"/>
      <output name="TRNRD18" num_pins="1"/>
      <output name="TRNRD19" num_pins="1"/>
      <output name="TRNRD2" num_pins="1"/>
      <output name="TRNRD20" num_pins="1"/>
      <output name="TRNRD21" num_pins="1"/>
      <output name="TRNRD22" num_pins="1"/>
      <output name="TRNRD23" num_pins="1"/>
      <output name="TRNRD24" num_pins="1"/>
      <output name="TRNRD25" num_pins="1"/>
      <output name="TRNRD26" num_pins="1"/>
      <output name="TRNRD27" num_pins="1"/>
      <output name="TRNRD28" num_pins="1"/>
      <output name="TRNRD29" num_pins="1"/>
      <output name="TRNRD3" num_pins="1"/>
      <output name="TRNRD30" num_pins="1"/>
      <output name="TRNRD31" num_pins="1"/>
      <output name="TRNRD32" num_pins="1"/>
      <output name="TRNRD33" num_pins="1"/>
      <output name="TRNRD34" num_pins="1"/>
      <output name="TRNRD35" num_pins="1"/>
      <output name="TRNRD36" num_pins="1"/>
      <output name="TRNRD37" num_pins="1"/>
      <output name="TRNRD38" num_pins="1"/>
      <output name="TRNRD39" num_pins="1"/>
      <output name="TRNRD4" num_pins="1"/>
      <output name="TRNRD40" num_pins="1"/>
      <output name="TRNRD41" num_pins="1"/>
      <output name="TRNRD42" num_pins="1"/>
      <output name="TRNRD43" num_pins="1"/>
      <output name="TRNRD44" num_pins="1"/>
      <output name="TRNRD45" num_pins="1"/>
      <output name="TRNRD46" num_pins="1"/>
      <output name="TRNRD47" num_pins="1"/>
      <output name="TRNRD48" num_pins="1"/>
      <output name="TRNRD49" num_pins="1"/>
      <output name="TRNRD5" num_pins="1"/>
      <output name="TRNRD50" num_pins="1"/>
      <output name="TRNRD51" num_pins="1"/>
      <output name="TRNRD52" num_pins="1"/>
      <output name="TRNRD53" num_pins="1"/>
      <output name="TRNRD54" num_pins="1"/>
      <output name="TRNRD55" num_pins="1"/>
      <output name="TRNRD56" num_pins="1"/>
      <output name="TRNRD57" num_pins="1"/>
      <output name="TRNRD58" num_pins="1"/>
      <output name="TRNRD59" num_pins="1"/>
      <output name="TRNRD6" num_pins="1"/>
      <output name="TRNRD60" num_pins="1"/>
      <output name="TRNRD61" num_pins="1"/>
      <output name="TRNRD62" num_pins="1"/>
      <output name="TRNRD63" num_pins="1"/>
      <output name="TRNRD64" num_pins="1"/>
      <output name="TRNRD65" num_pins="1"/>
      <output name="TRNRD66" num_pins="1"/>
      <output name="TRNRD67" num_pins="1"/>
      <output name="TRNRD68" num_pins="1"/>
      <output name="TRNRD69" num_pins="1"/>
      <output name="TRNRD7" num_pins="1"/>
      <output name="TRNRD70" num_pins="1"/>
      <output name="TRNRD71" num_pins="1"/>
      <output name="TRNRD72" num_pins="1"/>
      <output name="TRNRD73" num_pins="1"/>
      <output name="TRNRD74" num_pins="1"/>
      <output name="TRNRD75" num_pins="1"/>
      <output name="TRNRD76" num_pins="1"/>
      <output name="TRNRD77" num_pins="1"/>
      <output name="TRNRD78" num_pins="1"/>
      <output name="TRNRD79" num_pins="1"/>
      <output name="TRNRD8" num_pins="1"/>
      <output name="TRNRD80" num_pins="1"/>
      <output name="TRNRD81" num_pins="1"/>
      <output name="TRNRD82" num_pins="1"/>
      <output name="TRNRD83" num_pins="1"/>
      <output name="TRNRD84" num_pins="1"/>
      <output name="TRNRD85" num_pins="1"/>
      <output name="TRNRD86" num_pins="1"/>
      <output name="TRNRD87" num_pins="1"/>
      <output name="TRNRD88" num_pins="1"/>
      <output name="TRNRD89" num_pins="1"/>
      <output name="TRNRD9" num_pins="1"/>
      <output name="TRNRD90" num_pins="1"/>
      <output name="TRNRD91" num_pins="1"/>
      <output name="TRNRD92" num_pins="1"/>
      <output name="TRNRD93" num_pins="1"/>
      <output name="TRNRD94" num_pins="1"/>
      <output name="TRNRD95" num_pins="1"/>
      <output name="TRNRD96" num_pins="1"/>
      <output name="TRNRD97" num_pins="1"/>
      <output name="TRNRD98" num_pins="1"/>
      <output name="TRNRD99" num_pins="1"/>
      <output name="TRNRDLLPDATA0" num_pins="1"/>
      <output name="TRNRDLLPDATA1" num_pins="1"/>
      <output name="TRNRDLLPDATA10" num_pins="1"/>
      <output name="TRNRDLLPDATA11" num_pins="1"/>
      <output name="TRNRDLLPDATA12" num_pins="1"/>
      <output name="TRNRDLLPDATA13" num_pins="1"/>
      <output name="TRNRDLLPDATA14" num_pins="1"/>
      <output name="TRNRDLLPDATA15" num_pins="1"/>
      <output name="TRNRDLLPDATA16" num_pins="1"/>
      <output name="TRNRDLLPDATA17" num_pins="1"/>
      <output name="TRNRDLLPDATA18" num_pins="1"/>
      <output name="TRNRDLLPDATA19" num_pins="1"/>
      <output name="TRNRDLLPDATA2" num_pins="1"/>
      <output name="TRNRDLLPDATA20" num_pins="1"/>
      <output name="TRNRDLLPDATA21" num_pins="1"/>
      <output name="TRNRDLLPDATA22" num_pins="1"/>
      <output name="TRNRDLLPDATA23" num_pins="1"/>
      <output name="TRNRDLLPDATA24" num_pins="1"/>
      <output name="TRNRDLLPDATA25" num_pins="1"/>
      <output name="TRNRDLLPDATA26" num_pins="1"/>
      <output name="TRNRDLLPDATA27" num_pins="1"/>
      <output name="TRNRDLLPDATA28" num_pins="1"/>
      <output name="TRNRDLLPDATA29" num_pins="1"/>
      <output name="TRNRDLLPDATA3" num_pins="1"/>
      <output name="TRNRDLLPDATA30" num_pins="1"/>
      <output name="TRNRDLLPDATA31" num_pins="1"/>
      <output name="TRNRDLLPDATA32" num_pins="1"/>
      <output name="TRNRDLLPDATA33" num_pins="1"/>
      <output name="TRNRDLLPDATA34" num_pins="1"/>
      <output name="TRNRDLLPDATA35" num_pins="1"/>
      <output name="TRNRDLLPDATA36" num_pins="1"/>
      <output name="TRNRDLLPDATA37" num_pins="1"/>
      <output name="TRNRDLLPDATA38" num_pins="1"/>
      <output name="TRNRDLLPDATA39" num_pins="1"/>
      <output name="TRNRDLLPDATA4" num_pins="1"/>
      <output name="TRNRDLLPDATA40" num_pins="1"/>
      <output name="TRNRDLLPDATA41" num_pins="1"/>
      <output name="TRNRDLLPDATA42" num_pins="1"/>
      <output name="TRNRDLLPDATA43" num_pins="1"/>
      <output name="TRNRDLLPDATA44" num_pins="1"/>
      <output name="TRNRDLLPDATA45" num_pins="1"/>
      <output name="TRNRDLLPDATA46" num_pins="1"/>
      <output name="TRNRDLLPDATA47" num_pins="1"/>
      <output name="TRNRDLLPDATA48" num_pins="1"/>
      <output name="TRNRDLLPDATA49" num_pins="1"/>
      <output name="TRNRDLLPDATA5" num_pins="1"/>
      <output name="TRNRDLLPDATA50" num_pins="1"/>
      <output name="TRNRDLLPDATA51" num_pins="1"/>
      <output name="TRNRDLLPDATA52" num_pins="1"/>
      <output name="TRNRDLLPDATA53" num_pins="1"/>
      <output name="TRNRDLLPDATA54" num_pins="1"/>
      <output name="TRNRDLLPDATA55" num_pins="1"/>
      <output name="TRNRDLLPDATA56" num_pins="1"/>
      <output name="TRNRDLLPDATA57" num_pins="1"/>
      <output name="TRNRDLLPDATA58" num_pins="1"/>
      <output name="TRNRDLLPDATA59" num_pins="1"/>
      <output name="TRNRDLLPDATA6" num_pins="1"/>
      <output name="TRNRDLLPDATA60" num_pins="1"/>
      <output name="TRNRDLLPDATA61" num_pins="1"/>
      <output name="TRNRDLLPDATA62" num_pins="1"/>
      <output name="TRNRDLLPDATA63" num_pins="1"/>
      <output name="TRNRDLLPDATA7" num_pins="1"/>
      <output name="TRNRDLLPDATA8" num_pins="1"/>
      <output name="TRNRDLLPDATA9" num_pins="1"/>
      <output name="TRNRDLLPSRCRDY0" num_pins="1"/>
      <output name="TRNRDLLPSRCRDY1" num_pins="1"/>
      <output name="TRNRECRCERR" num_pins="1"/>
      <output name="TRNREOF" num_pins="1"/>
      <output name="TRNRERRFWD" num_pins="1"/>
      <output name="TRNRREM0" num_pins="1"/>
      <output name="TRNRREM1" num_pins="1"/>
      <output name="TRNRSOF" num_pins="1"/>
      <output name="TRNRSRCDSC" num_pins="1"/>
      <output name="TRNRSRCRDY" num_pins="1"/>
      <output name="TRNTBUFAV0" num_pins="1"/>
      <output name="TRNTBUFAV1" num_pins="1"/>
      <output name="TRNTBUFAV2" num_pins="1"/>
      <output name="TRNTBUFAV3" num_pins="1"/>
      <output name="TRNTBUFAV4" num_pins="1"/>
      <output name="TRNTBUFAV5" num_pins="1"/>
      <output name="TRNTCFGREQ" num_pins="1"/>
      <output name="TRNTDLLPDSTRDY" num_pins="1"/>
      <output name="TRNTDSTRDY0" num_pins="1"/>
      <output name="TRNTDSTRDY1" num_pins="1"/>
      <output name="TRNTDSTRDY2" num_pins="1"/>
      <output name="TRNTDSTRDY3" num_pins="1"/>
      <output name="TRNTERRDROP" num_pins="1"/>
      <output name="USERRSTN" num_pins="1"/>
      <output name="XILUNCONNOUT0" num_pins="1"/>
      <output name="XILUNCONNOUT1" num_pins="1"/>
      <output name="XILUNCONNOUT10" num_pins="1"/>
      <output name="XILUNCONNOUT11" num_pins="1"/>
      <output name="XILUNCONNOUT12" num_pins="1"/>
      <output name="XILUNCONNOUT13" num_pins="1"/>
      <output name="XILUNCONNOUT14" num_pins="1"/>
      <output name="XILUNCONNOUT15" num_pins="1"/>
      <output name="XILUNCONNOUT16" num_pins="1"/>
      <output name="XILUNCONNOUT17" num_pins="1"/>
      <output name="XILUNCONNOUT18" num_pins="1"/>
      <output name="XILUNCONNOUT19" num_pins="1"/>
      <output name="XILUNCONNOUT2" num_pins="1"/>
      <output name="XILUNCONNOUT20" num_pins="1"/>
      <output name="XILUNCONNOUT21" num_pins="1"/>
      <output name="XILUNCONNOUT22" num_pins="1"/>
      <output name="XILUNCONNOUT23" num_pins="1"/>
      <output name="XILUNCONNOUT24" num_pins="1"/>
      <output name="XILUNCONNOUT25" num_pins="1"/>
      <output name="XILUNCONNOUT26" num_pins="1"/>
      <output name="XILUNCONNOUT27" num_pins="1"/>
      <output name="XILUNCONNOUT28" num_pins="1"/>
      <output name="XILUNCONNOUT29" num_pins="1"/>
      <output name="XILUNCONNOUT3" num_pins="1"/>
      <output name="XILUNCONNOUT30" num_pins="1"/>
      <output name="XILUNCONNOUT31" num_pins="1"/>
      <output name="XILUNCONNOUT32" num_pins="1"/>
      <output name="XILUNCONNOUT33" num_pins="1"/>
      <output name="XILUNCONNOUT34" num_pins="1"/>
      <output name="XILUNCONNOUT35" num_pins="1"/>
      <output name="XILUNCONNOUT36" num_pins="1"/>
      <output name="XILUNCONNOUT37" num_pins="1"/>
      <output name="XILUNCONNOUT38" num_pins="1"/>
      <output name="XILUNCONNOUT39" num_pins="1"/>
      <output name="XILUNCONNOUT4" num_pins="1"/>
      <output name="XILUNCONNOUT5" num_pins="1"/>
      <output name="XILUNCONNOUT6" num_pins="1"/>
      <output name="XILUNCONNOUT7" num_pins="1"/>
      <output name="XILUNCONNOUT8" num_pins="1"/>
      <output name="XILUNCONNOUT9" num_pins="1"/>
      <pb_type blif_model=".subckt PCIE_2_1_VPR" name="PCIE_2_1" num_pb="1">
        <clock name="DRPCLK" num_pins="1"/>
        <clock name="PIPECLK" num_pins="1"/>
        <clock name="USERCLK" num_pins="1"/>
        <clock name="USERCLK2" num_pins="1"/>
        <input name="CFGAERINTERRUPTMSGNUM" num_pins="5"/>
        <input name="CFGDEVID" num_pins="16"/>
        <input name="CFGDSBUSNUMBER" num_pins="8"/>
        <input name="CFGDSDEVICENUMBER" num_pins="5"/>
        <input name="CFGDSFUNCTIONNUMBER" num_pins="3"/>
        <input name="CFGDSN" num_pins="64"/>
        <input name="CFGERRACSN" num_pins="1"/>
        <input name="CFGERRAERHEADERLOG" num_pins="128"/>
        <input name="CFGERRATOMICEGRESSBLOCKEDN" num_pins="1"/>
        <input name="CFGERRCORN" num_pins="1"/>
        <input name="CFGERRCPLABORTN" num_pins="1"/>
        <input name="CFGERRCPLTIMEOUTN" num_pins="1"/>
        <input name="CFGERRCPLUNEXPECTN" num_pins="1"/>
        <input name="CFGERRECRCN" num_pins="1"/>
        <input name="CFGERRINTERNALCORN" num_pins="1"/>
        <input name="CFGERRINTERNALUNCORN" num_pins="1"/>
        <input name="CFGERRLOCKEDN" num_pins="1"/>
        <input name="CFGERRMALFORMEDN" num_pins="1"/>
        <input name="CFGERRMCBLOCKEDN" num_pins="1"/>
        <input name="CFGERRNORECOVERYN" num_pins="1"/>
        <input name="CFGERRPOISONEDN" num_pins="1"/>
        <input name="CFGERRPOSTEDN" num_pins="1"/>
        <input name="CFGERRTLPCPLHEADER" num_pins="48"/>
        <input name="CFGERRURN" num_pins="1"/>
        <input name="CFGFORCECOMMONCLOCKOFF" num_pins="1"/>
        <input name="CFGFORCEEXTENDEDSYNCON" num_pins="1"/>
        <input name="CFGFORCEMPS" num_pins="3"/>
        <input name="CFGINTERRUPTASSERTN" num_pins="1"/>
        <input name="CFGINTERRUPTDI" num_pins="8"/>
        <input name="CFGINTERRUPTN" num_pins="1"/>
        <input name="CFGINTERRUPTSTATN" num_pins="1"/>
        <input name="CFGMGMTBYTEENN" num_pins="4"/>
        <input name="CFGMGMTDI" num_pins="32"/>
        <input name="CFGMGMTDWADDR" num_pins="10"/>
        <input name="CFGMGMTRDENN" num_pins="1"/>
        <input name="CFGMGMTWRENN" num_pins="1"/>
        <input name="CFGMGMTWRREADONLYN" num_pins="1"/>
        <input name="CFGMGMTWRRW1CASRWN" num_pins="1"/>
        <input name="CFGPCIECAPINTERRUPTMSGNUM" num_pins="5"/>
        <input name="CFGPMFORCESTATE" num_pins="2"/>
        <input name="CFGPMFORCESTATEENN" num_pins="1"/>
        <input name="CFGPMHALTASPML0SN" num_pins="1"/>
        <input name="CFGPMHALTASPML1N" num_pins="1"/>
        <input name="CFGPMSENDPMETON" num_pins="1"/>
        <input name="CFGPMTURNOFFOKN" num_pins="1"/>
        <input name="CFGPMWAKEN" num_pins="1"/>
        <input name="CFGPORTNUMBER" num_pins="8"/>
        <input name="CFGREVID" num_pins="8"/>
        <input name="CFGSUBSYSID" num_pins="16"/>
        <input name="CFGSUBSYSVENDID" num_pins="16"/>
        <input name="CFGTRNPENDINGN" num_pins="1"/>
        <input name="CFGVENDID" num_pins="16"/>
        <input name="CMRSTN" num_pins="1"/>
        <input name="CMSTICKYRSTN" num_pins="1"/>
        <input name="DBGMODE" num_pins="2"/>
        <input name="DBGSUBMODE" num_pins="1"/>
        <input name="DLRSTN" num_pins="1"/>
        <input name="DRPADDR" num_pins="9"/>
        <input name="DRPDI" num_pins="16"/>
        <input name="DRPEN" num_pins="1"/>
        <input name="DRPWE" num_pins="1"/>
        <input name="FUNCLVLRSTN" num_pins="1"/>
        <input name="LL2SENDASREQL1" num_pins="1"/>
        <input name="LL2SENDENTERL1" num_pins="1"/>
        <input name="LL2SENDENTERL23" num_pins="1"/>
        <input name="LL2SENDPMACK" num_pins="1"/>
        <input name="LL2SUSPENDNOW" num_pins="1"/>
        <input name="LL2TLPRCV" num_pins="1"/>
        <input name="MIMRXRDATA" num_pins="68"/>
        <input name="MIMTXRDATA" num_pins="69"/>
        <input name="PIPERX0CHANISALIGNED" num_pins="1"/>
        <input name="PIPERX0CHARISK" num_pins="2"/>
        <input name="PIPERX0DATA" num_pins="16"/>
        <input name="PIPERX0ELECIDLE" num_pins="1"/>
        <input name="PIPERX0PHYSTATUS" num_pins="1"/>
        <input name="PIPERX0STATUS" num_pins="3"/>
        <input name="PIPERX0VALID" num_pins="1"/>
        <input name="PIPERX1CHANISALIGNED" num_pins="1"/>
        <input name="PIPERX1CHARISK" num_pins="2"/>
        <input name="PIPERX1DATA" num_pins="16"/>
        <input name="PIPERX1ELECIDLE" num_pins="1"/>
        <input name="PIPERX1PHYSTATUS" num_pins="1"/>
        <input name="PIPERX1STATUS" num_pins="3"/>
        <input name="PIPERX1VALID" num_pins="1"/>
        <input name="PIPERX2CHANISALIGNED" num_pins="1"/>
        <input name="PIPERX2CHARISK" num_pins="2"/>
        <input name="PIPERX2DATA" num_pins="16"/>
        <input name="PIPERX2ELECIDLE" num_pins="1"/>
        <input name="PIPERX2PHYSTATUS" num_pins="1"/>
        <input name="PIPERX2STATUS" num_pins="3"/>
        <input name="PIPERX2VALID" num_pins="1"/>
        <input name="PIPERX3CHANISALIGNED" num_pins="1"/>
        <input name="PIPERX3CHARISK" num_pins="2"/>
        <input name="PIPERX3DATA" num_pins="16"/>
        <input name="PIPERX3ELECIDLE" num_pins="1"/>
        <input name="PIPERX3PHYSTATUS" num_pins="1"/>
        <input name="PIPERX3STATUS" num_pins="3"/>
        <input name="PIPERX3VALID" num_pins="1"/>
        <input name="PIPERX4CHANISALIGNED" num_pins="1"/>
        <input name="PIPERX4CHARISK" num_pins="2"/>
        <input name="PIPERX4DATA" num_pins="16"/>
        <input name="PIPERX4ELECIDLE" num_pins="1"/>
        <input name="PIPERX4PHYSTATUS" num_pins="1"/>
        <input name="PIPERX4STATUS" num_pins="3"/>
        <input name="PIPERX4VALID" num_pins="1"/>
        <input name="PIPERX5CHANISALIGNED" num_pins="1"/>
        <input name="PIPERX5CHARISK" num_pins="2"/>
        <input name="PIPERX5DATA" num_pins="16"/>
        <input name="PIPERX5ELECIDLE" num_pins="1"/>
        <input name="PIPERX5PHYSTATUS" num_pins="1"/>
        <input name="PIPERX5STATUS" num_pins="3"/>
        <input name="PIPERX5VALID" num_pins="1"/>
        <input name="PIPERX6CHANISALIGNED" num_pins="1"/>
        <input name="PIPERX6CHARISK" num_pins="2"/>
        <input name="PIPERX6DATA" num_pins="16"/>
        <input name="PIPERX6ELECIDLE" num_pins="1"/>
        <input name="PIPERX6PHYSTATUS" num_pins="1"/>
        <input name="PIPERX6STATUS" num_pins="3"/>
        <input name="PIPERX6VALID" num_pins="1"/>
        <input name="PIPERX7CHANISALIGNED" num_pins="1"/>
        <input name="PIPERX7CHARISK" num_pins="2"/>
        <input name="PIPERX7DATA" num_pins="16"/>
        <input name="PIPERX7ELECIDLE" num_pins="1"/>
        <input name="PIPERX7PHYSTATUS" num_pins="1"/>
        <input name="PIPERX7STATUS" num_pins="3"/>
        <input name="PIPERX7VALID" num_pins="1"/>
        <input name="PL2DIRECTEDLSTATE" num_pins="5"/>
        <input name="PLDBGMODE" num_pins="3"/>
        <input name="PLDIRECTEDLINKAUTON" num_pins="1"/>
        <input name="PLDIRECTEDLINKCHANGE" num_pins="2"/>
        <input name="PLDIRECTEDLINKSPEED" num_pins="1"/>
        <input name="PLDIRECTEDLINKWIDTH" num_pins="2"/>
        <input name="PLDIRECTEDLTSSMNEW" num_pins="6"/>
        <input name="PLDIRECTEDLTSSMNEWVLD" num_pins="1"/>
        <input name="PLDIRECTEDLTSSMSTALL" num_pins="1"/>
        <input name="PLDOWNSTREAMDEEMPHSOURCE" num_pins="1"/>
        <input name="PLRSTN" num_pins="1"/>
        <input name="PLTRANSMITHOTRST" num_pins="1"/>
        <input name="PLUPSTREAMPREFERDEEMPH" num_pins="1"/>
        <input name="SYSRSTN" num_pins="1"/>
        <input name="TL2ASPMSUSPENDCREDITCHECK" num_pins="1"/>
        <input name="TL2PPMSUSPENDREQ" num_pins="1"/>
        <input name="TLRSTN" num_pins="1"/>
        <input name="TRNFCSEL" num_pins="3"/>
        <input name="TRNRDSTRDY" num_pins="1"/>
        <input name="TRNRFCPRET" num_pins="1"/>
        <input name="TRNRNPOK" num_pins="1"/>
        <input name="TRNRNPREQ" num_pins="1"/>
        <input name="TRNTCFGGNT" num_pins="1"/>
        <input name="TRNTD" num_pins="128"/>
        <input name="TRNTDLLPDATA" num_pins="32"/>
        <input name="TRNTDLLPSRCRDY" num_pins="1"/>
        <input name="TRNTECRCGEN" num_pins="1"/>
        <input name="TRNTEOF" num_pins="1"/>
        <input name="TRNTERRFWD" num_pins="1"/>
        <input name="TRNTREM" num_pins="2"/>
        <input name="TRNTSOF" num_pins="1"/>
        <input name="TRNTSRCDSC" num_pins="1"/>
        <input name="TRNTSRCRDY" num_pins="1"/>
        <input name="TRNTSTR" num_pins="1"/>
        <output name="CFGAERECRCCHECKEN" num_pins="1"/>
        <output name="CFGAERECRCGENEN" num_pins="1"/>
        <output name="CFGAERROOTERRCORRERRRECEIVED" num_pins="1"/>
        <output name="CFGAERROOTERRCORRERRREPORTINGEN" num_pins="1"/>
        <output name="CFGAERROOTERRFATALERRRECEIVED" num_pins="1"/>
        <output name="CFGAERROOTERRFATALERRREPORTINGEN" num_pins="1"/>
        <output name="CFGAERROOTERRNONFATALERRRECEIVED" num_pins="1"/>
        <output name="CFGAERROOTERRNONFATALERRREPORTINGEN" num_pins="1"/>
        <output name="CFGBRIDGESERREN" num_pins="1"/>
        <output name="CFGCOMMANDBUSMASTERENABLE" num_pins="1"/>
        <output name="CFGCOMMANDINTERRUPTDISABLE" num_pins="1"/>
        <output name="CFGCOMMANDIOENABLE" num_pins="1"/>
        <output name="CFGCOMMANDMEMENABLE" num_pins="1"/>
        <output name="CFGCOMMANDSERREN" num_pins="1"/>
        <output name="CFGDEVCONTROL2ARIFORWARDEN" num_pins="1"/>
        <output name="CFGDEVCONTROL2ATOMICEGRESSBLOCK" num_pins="1"/>
        <output name="CFGDEVCONTROL2ATOMICREQUESTEREN" num_pins="1"/>
        <output name="CFGDEVCONTROL2CPLTIMEOUTDIS" num_pins="1"/>
        <output name="CFGDEVCONTROL2CPLTIMEOUTVAL" num_pins="4"/>
        <output name="CFGDEVCONTROL2IDOCPLEN" num_pins="1"/>
        <output name="CFGDEVCONTROL2IDOREQEN" num_pins="1"/>
        <output name="CFGDEVCONTROL2LTREN" num_pins="1"/>
        <output name="CFGDEVCONTROL2TLPPREFIXBLOCK" num_pins="1"/>
        <output name="CFGDEVCONTROLAUXPOWEREN" num_pins="1"/>
        <output name="CFGDEVCONTROLCORRERRREPORTINGEN" num_pins="1"/>
        <output name="CFGDEVCONTROLENABLERO" num_pins="1"/>
        <output name="CFGDEVCONTROLEXTTAGEN" num_pins="1"/>
        <output name="CFGDEVCONTROLFATALERRREPORTINGEN" num_pins="1"/>
        <output name="CFGDEVCONTROLMAXPAYLOAD" num_pins="3"/>
        <output name="CFGDEVCONTROLMAXREADREQ" num_pins="3"/>
        <output name="CFGDEVCONTROLNONFATALREPORTINGEN" num_pins="1"/>
        <output name="CFGDEVCONTROLNOSNOOPEN" num_pins="1"/>
        <output name="CFGDEVCONTROLPHANTOMEN" num_pins="1"/>
        <output name="CFGDEVCONTROLURERRREPORTINGEN" num_pins="1"/>
        <output name="CFGDEVSTATUSCORRERRDETECTED" num_pins="1"/>
        <output name="CFGDEVSTATUSFATALERRDETECTED" num_pins="1"/>
        <output name="CFGDEVSTATUSNONFATALERRDETECTED" num_pins="1"/>
        <output name="CFGDEVSTATUSURDETECTED" num_pins="1"/>
        <output name="CFGERRAERHEADERLOGSETN" num_pins="1"/>
        <output name="CFGERRCPLRDYN" num_pins="1"/>
        <output name="CFGINTERRUPTDO" num_pins="8"/>
        <output name="CFGINTERRUPTMMENABLE" num_pins="3"/>
        <output name="CFGINTERRUPTMSIENABLE" num_pins="1"/>
        <output name="CFGINTERRUPTMSIXENABLE" num_pins="1"/>
        <output name="CFGINTERRUPTMSIXFM" num_pins="1"/>
        <output name="CFGINTERRUPTRDYN" num_pins="1"/>
        <output name="CFGLINKCONTROLASPMCONTROL" num_pins="2"/>
        <output name="CFGLINKCONTROLAUTOBANDWIDTHINTEN" num_pins="1"/>
        <output name="CFGLINKCONTROLBANDWIDTHINTEN" num_pins="1"/>
        <output name="CFGLINKCONTROLCLOCKPMEN" num_pins="1"/>
        <output name="CFGLINKCONTROLCOMMONCLOCK" num_pins="1"/>
        <output name="CFGLINKCONTROLEXTENDEDSYNC" num_pins="1"/>
        <output name="CFGLINKCONTROLHWAUTOWIDTHDIS" num_pins="1"/>
        <output name="CFGLINKCONTROLLINKDISABLE" num_pins="1"/>
        <output name="CFGLINKCONTROLRCB" num_pins="1"/>
        <output name="CFGLINKCONTROLRETRAINLINK" num_pins="1"/>
        <output name="CFGLINKSTATUSAUTOBANDWIDTHSTATUS" num_pins="1"/>
        <output name="CFGLINKSTATUSBANDWIDTHSTATUS" num_pins="1"/>
        <output name="CFGLINKSTATUSCURRENTSPEED" num_pins="2"/>
        <output name="CFGLINKSTATUSDLLACTIVE" num_pins="1"/>
        <output name="CFGLINKSTATUSLINKTRAINING" num_pins="1"/>
        <output name="CFGLINKSTATUSNEGOTIATEDWIDTH" num_pins="4"/>
        <output name="CFGMGMTDO" num_pins="32"/>
        <output name="CFGMGMTRDWRDONEN" num_pins="1"/>
        <output name="CFGMSGDATA" num_pins="16"/>
        <output name="CFGMSGRECEIVED" num_pins="1"/>
        <output name="CFGMSGRECEIVEDASSERTINTA" num_pins="1"/>
        <output name="CFGMSGRECEIVEDASSERTINTB" num_pins="1"/>
        <output name="CFGMSGRECEIVEDASSERTINTC" num_pins="1"/>
        <output name="CFGMSGRECEIVEDASSERTINTD" num_pins="1"/>
        <output name="CFGMSGRECEIVEDDEASSERTINTA" num_pins="1"/>
        <output name="CFGMSGRECEIVEDDEASSERTINTB" num_pins="1"/>
        <output name="CFGMSGRECEIVEDDEASSERTINTC" num_pins="1"/>
        <output name="CFGMSGRECEIVEDDEASSERTINTD" num_pins="1"/>
        <output name="CFGMSGRECEIVEDERRCOR" num_pins="1"/>
        <output name="CFGMSGRECEIVEDERRFATAL" num_pins="1"/>
        <output name="CFGMSGRECEIVEDERRNONFATAL" num_pins="1"/>
        <output name="CFGMSGRECEIVEDPMASNAK" num_pins="1"/>
        <output name="CFGMSGRECEIVEDPMETO" num_pins="1"/>
        <output name="CFGMSGRECEIVEDPMETOACK" num_pins="1"/>
        <output name="CFGMSGRECEIVEDPMPME" num_pins="1"/>
        <output name="CFGMSGRECEIVEDSETSLOTPOWERLIMIT" num_pins="1"/>
        <output name="CFGMSGRECEIVEDUNLOCK" num_pins="1"/>
        <output name="CFGPCIELINKSTATE" num_pins="3"/>
        <output name="CFGPMCSRPMEEN" num_pins="1"/>
        <output name="CFGPMCSRPMESTATUS" num_pins="1"/>
        <output name="CFGPMCSRPOWERSTATE" num_pins="2"/>
        <output name="CFGPMRCVASREQL1N" num_pins="1"/>
        <output name="CFGPMRCVENTERL1N" num_pins="1"/>
        <output name="CFGPMRCVENTERL23N" num_pins="1"/>
        <output name="CFGPMRCVREQACKN" num_pins="1"/>
        <output name="CFGROOTCONTROLPMEINTEN" num_pins="1"/>
        <output name="CFGROOTCONTROLSYSERRCORRERREN" num_pins="1"/>
        <output name="CFGROOTCONTROLSYSERRFATALERREN" num_pins="1"/>
        <output name="CFGROOTCONTROLSYSERRNONFATALERREN" num_pins="1"/>
        <output name="CFGSLOTCONTROLELECTROMECHILCTLPULSE" num_pins="1"/>
        <output name="CFGTRANSACTION" num_pins="1"/>
        <output name="CFGTRANSACTIONADDR" num_pins="7"/>
        <output name="CFGTRANSACTIONTYPE" num_pins="1"/>
        <output name="CFGVCTCVCMAP" num_pins="7"/>
        <output name="DBGSCLRA" num_pins="1"/>
        <output name="DBGSCLRB" num_pins="1"/>
        <output name="DBGSCLRC" num_pins="1"/>
        <output name="DBGSCLRD" num_pins="1"/>
        <output name="DBGSCLRE" num_pins="1"/>
        <output name="DBGSCLRF" num_pins="1"/>
        <output name="DBGSCLRG" num_pins="1"/>
        <output name="DBGSCLRH" num_pins="1"/>
        <output name="DBGSCLRI" num_pins="1"/>
        <output name="DBGSCLRJ" num_pins="1"/>
        <output name="DBGSCLRK" num_pins="1"/>
        <output name="DBGVECA" num_pins="64"/>
        <output name="DBGVECB" num_pins="64"/>
        <output name="DBGVECC" num_pins="12"/>
        <output name="DRPDO" num_pins="16"/>
        <output name="DRPRDY" num_pins="1"/>
        <output name="LL2BADDLLPERR" num_pins="1"/>
        <output name="LL2BADTLPERR" num_pins="1"/>
        <output name="LL2LINKSTATUS" num_pins="5"/>
        <output name="LL2PROTOCOLERR" num_pins="1"/>
        <output name="LL2RECEIVERERR" num_pins="1"/>
        <output name="LL2REPLAYROERR" num_pins="1"/>
        <output name="LL2REPLAYTOERR" num_pins="1"/>
        <output name="LL2SUSPENDOK" num_pins="1"/>
        <output name="LL2TFCINIT1SEQ" num_pins="1"/>
        <output name="LL2TFCINIT2SEQ" num_pins="1"/>
        <output name="LL2TXIDLE" num_pins="1"/>
        <output name="LNKCLKEN" num_pins="1"/>
        <output name="MIMRXRADDR" num_pins="13"/>
        <output name="MIMRXREN" num_pins="1"/>
        <output name="MIMRXWADDR" num_pins="13"/>
        <output name="MIMRXWDATA" num_pins="68"/>
        <output name="MIMRXWEN" num_pins="1"/>
        <output name="MIMTXRADDR" num_pins="13"/>
        <output name="MIMTXREN" num_pins="1"/>
        <output name="MIMTXWADDR" num_pins="13"/>
        <output name="MIMTXWDATA" num_pins="69"/>
        <output name="MIMTXWEN" num_pins="1"/>
        <output name="PIPERX0POLARITY" num_pins="1"/>
        <output name="PIPERX1POLARITY" num_pins="1"/>
        <output name="PIPERX2POLARITY" num_pins="1"/>
        <output name="PIPERX3POLARITY" num_pins="1"/>
        <output name="PIPERX4POLARITY" num_pins="1"/>
        <output name="PIPERX5POLARITY" num_pins="1"/>
        <output name="PIPERX6POLARITY" num_pins="1"/>
        <output name="PIPERX7POLARITY" num_pins="1"/>
        <output name="PIPETX0CHARISK" num_pins="2"/>
        <output name="PIPETX0COMPLIANCE" num_pins="1"/>
        <output name="PIPETX0DATA" num_pins="16"/>
        <output name="PIPETX0ELECIDLE" num_pins="1"/>
        <output name="PIPETX0POWERDOWN" num_pins="2"/>
        <output name="PIPETX1CHARISK" num_pins="2"/>
        <output name="PIPETX1COMPLIANCE" num_pins="1"/>
        <output name="PIPETX1DATA" num_pins="16"/>
        <output name="PIPETX1ELECIDLE" num_pins="1"/>
        <output name="PIPETX1POWERDOWN" num_pins="2"/>
        <output name="PIPETX2CHARISK" num_pins="2"/>
        <output name="PIPETX2COMPLIANCE" num_pins="1"/>
        <output name="PIPETX2DATA" num_pins="16"/>
        <output name="PIPETX2ELECIDLE" num_pins="1"/>
        <output name="PIPETX2POWERDOWN" num_pins="2"/>
        <output name="PIPETX3CHARISK" num_pins="2"/>
        <output name="PIPETX3COMPLIANCE" num_pins="1"/>
        <output name="PIPETX3DATA" num_pins="16"/>
        <output name="PIPETX3ELECIDLE" num_pins="1"/>
        <output name="PIPETX3POWERDOWN" num_pins="2"/>
        <output name="PIPETX4CHARISK" num_pins="2"/>
        <output name="PIPETX4COMPLIANCE" num_pins="1"/>
        <output name="PIPETX4DATA" num_pins="16"/>
        <output name="PIPETX4ELECIDLE" num_pins="1"/>
        <output name="PIPETX4POWERDOWN" num_pins="2"/>
        <output name="PIPETX5CHARISK" num_pins="2"/>
        <output name="PIPETX5COMPLIANCE" num_pins="1"/>
        <output name="PIPETX5DATA" num_pins="16"/>
        <output name="PIPETX5ELECIDLE" num_pins="1"/>
        <output name="PIPETX5POWERDOWN" num_pins="2"/>
        <output name="PIPETX6CHARISK" num_pins="2"/>
        <output name="PIPETX6COMPLIANCE" num_pins="1"/>
        <output name="PIPETX6DATA" num_pins="16"/>
        <output name="PIPETX6ELECIDLE" num_pins="1"/>
        <output name="PIPETX6POWERDOWN" num_pins="2"/>
        <output name="PIPETX7CHARISK" num_pins="2"/>
        <output name="PIPETX7COMPLIANCE" num_pins="1"/>
        <output name="PIPETX7DATA" num_pins="16"/>
        <output name="PIPETX7ELECIDLE" num_pins="1"/>
        <output name="PIPETX7POWERDOWN" num_pins="2"/>
        <output name="PIPETXDEEMPH" num_pins="1"/>
        <output name="PIPETXMARGIN" num_pins="3"/>
        <output name="PIPETXRATE" num_pins="1"/>
        <output name="PIPETXRCVRDET" num_pins="1"/>
        <output name="PIPETXRESET" num_pins="1"/>
        <output name="PL2L0REQ" num_pins="1"/>
        <output name="PL2LINKUP" num_pins="1"/>
        <output name="PL2RECEIVERERR" num_pins="1"/>
        <output name="PL2RECOVERY" num_pins="1"/>
        <output name="PL2RXELECIDLE" num_pins="1"/>
        <output name="PL2RXPMSTATE" num_pins="2"/>
        <output name="PL2SUSPENDOK" num_pins="1"/>
        <output name="PLDBGVEC" num_pins="12"/>
        <output name="PLDIRECTEDCHANGEDONE" num_pins="1"/>
        <output name="PLINITIALLINKWIDTH" num_pins="3"/>
        <output name="PLLANEREVERSALMODE" num_pins="2"/>
        <output name="PLLINKGEN2CAP" num_pins="1"/>
        <output name="PLLINKPARTNERGEN2SUPPORTED" num_pins="1"/>
        <output name="PLLINKUPCFGCAP" num_pins="1"/>
        <output name="PLLTSSMSTATE" num_pins="6"/>
        <output name="PLPHYLNKUPN" num_pins="1"/>
        <output name="PLRECEIVEDHOTRST" num_pins="1"/>
        <output name="PLRXPMSTATE" num_pins="2"/>
        <output name="PLSELLNKRATE" num_pins="1"/>
        <output name="PLSELLNKWIDTH" num_pins="2"/>
        <output name="PLTXPMSTATE" num_pins="3"/>
        <output name="RECEIVEDFUNCLVLRSTN" num_pins="1"/>
        <output name="TL2ASPMSUSPENDCREDITCHECKOK" num_pins="1"/>
        <output name="TL2ASPMSUSPENDREQ" num_pins="1"/>
        <output name="TL2ERRFCPE" num_pins="1"/>
        <output name="TL2ERRHDR" num_pins="64"/>
        <output name="TL2ERRMALFORMED" num_pins="1"/>
        <output name="TL2ERRRXOVERFLOW" num_pins="1"/>
        <output name="TL2PPMSUSPENDOK" num_pins="1"/>
        <output name="TRNFCCPLD" num_pins="12"/>
        <output name="TRNFCCPLH" num_pins="8"/>
        <output name="TRNFCNPD" num_pins="12"/>
        <output name="TRNFCNPH" num_pins="8"/>
        <output name="TRNFCPD" num_pins="12"/>
        <output name="TRNFCPH" num_pins="8"/>
        <output name="TRNLNKUP" num_pins="1"/>
        <output name="TRNRBARHIT" num_pins="8"/>
        <output name="TRNRD" num_pins="128"/>
        <output name="TRNRDLLPDATA" num_pins="64"/>
        <output name="TRNRDLLPSRCRDY" num_pins="2"/>
        <output name="TRNRECRCERR" num_pins="1"/>
        <output name="TRNREOF" num_pins="1"/>
        <output name="TRNRERRFWD" num_pins="1"/>
        <output name="TRNRREM" num_pins="2"/>
        <output name="TRNRSOF" num_pins="1"/>
        <output name="TRNRSRCDSC" num_pins="1"/>
        <output name="TRNRSRCRDY" num_pins="1"/>
        <output name="TRNTBUFAV" num_pins="6"/>
        <output name="TRNTCFGREQ" num_pins="1"/>
        <output name="TRNTDLLPDSTRDY" num_pins="1"/>
        <output name="TRNTDSTRDY" num_pins="4"/>
        <output name="TRNTERRDROP" num_pins="1"/>
        <output name="USERRSTN" num_pins="1"/>
        <metadata>
          <meta name="fasm_prefix">
      PCIE
    </meta>
          <meta name="fasm_params">
      AER_BASE_PTR[11:0] = AER_BASE_PTR
      AER_CAP_ECRC_CHECK_CAPABLE = AER_CAP_ECRC_CHECK_CAPABLE
      AER_CAP_ECRC_GEN_CAPABLE = AER_CAP_ECRC_GEN_CAPABLE
      AER_CAP_ID[15:0] = AER_CAP_ID
      AER_CAP_MULTIHEADER = AER_CAP_MULTIHEADER
      AER_CAP_NEXTPTR[11:0] = AER_CAP_NEXTPTR
      AER_CAP_ON = AER_CAP_ON
      AER_CAP_OPTIONAL_ERR_SUPPORT[23:0] = AER_CAP_OPTIONAL_ERR_SUPPORT
      AER_CAP_PERMIT_ROOTERR_UPDATE = AER_CAP_PERMIT_ROOTERR_UPDATE
      AER_CAP_VERSION[3:0] = AER_CAP_VERSION
      ALLOW_X8_GEN2 = ALLOW_X8_GEN2
      BAR0[31:0] = BAR0
      BAR1[31:0] = BAR1
      BAR2[31:0] = BAR2
      BAR3[31:0] = BAR3
      BAR4[31:0] = BAR4
      BAR5[31:0] = BAR5
      CAPABILITIES_PTR[7:0] = CAPABILITIES_PTR
      CARDBUS_CIS_POINTER[31:0] = CARDBUS_CIS_POINTER
      CLASS_CODE[23:0] = CLASS_CODE
      CMD_INTX_IMPLEMENTED = CMD_INTX_IMPLEMENTED
      CPL_TIMEOUT_DISABLE_SUPPORTED = CPL_TIMEOUT_DISABLE_SUPPORTED
      CPL_TIMEOUT_RANGES_SUPPORTED[3:0] = CPL_TIMEOUT_RANGES_SUPPORTED
      CRM_MODULE_RSTS[6:0] = CRM_MODULE_RSTS
      DEV_CAP2_ARI_FORWARDING_SUPPORTED = DEV_CAP2_ARI_FORWARDING_SUPPORTED
      DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED = DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED
      DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED = DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED
      DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED = DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED
      DEV_CAP2_CAS128_COMPLETER_SUPPORTED = DEV_CAP2_CAS128_COMPLETER_SUPPORTED
      DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED = DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED
      DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED = DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED
      DEV_CAP2_LTR_MECHANISM_SUPPORTED = DEV_CAP2_LTR_MECHANISM_SUPPORTED
      DEV_CAP2_MAX_ENDEND_TLP_PREFIXES[1:0] = DEV_CAP2_MAX_ENDEND_TLP_PREFIXES
      DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING = DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING
      DEV_CAP2_TPH_COMPLETER_SUPPORTED[1:0] = DEV_CAP2_TPH_COMPLETER_SUPPORTED
      DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE
      DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE
      DEV_CAP_EXT_TAG_SUPPORTED = DEV_CAP_EXT_TAG_SUPPORTED
      DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE
      DEV_CAP_MAX_PAYLOAD_SUPPORTED[2:0] = DEV_CAP_MAX_PAYLOAD_SUPPORTED
      DEV_CAP_ROLE_BASED_ERROR = DEV_CAP_ROLE_BASED_ERROR
      DEV_CAP_RSVD_14_12[2:0] = DEV_CAP_RSVD_14_12
      DEV_CAP_RSVD_17_16[1:0] = DEV_CAP_RSVD_17_16
      DEV_CAP_RSVD_31_29[2:0] = DEV_CAP_RSVD_31_29
      DEV_CONTROL_AUX_POWER_SUPPORTED = DEV_CONTROL_AUX_POWER_SUPPORTED
      DEV_CONTROL_EXT_TAG_DEFAULT = DEV_CONTROL_EXT_TAG_DEFAULT
      DISABLE_ASPM_L1_TIMER = DISABLE_ASPM_L1_TIMER
      DISABLE_BAR_FILTERING = DISABLE_BAR_FILTERING
      DISABLE_ERR_MSG = DISABLE_ERR_MSG
      DISABLE_ID_CHECK = DISABLE_ID_CHECK
      DISABLE_LANE_REVERSAL = DISABLE_LANE_REVERSAL
      DISABLE_LOCKED_FILTER = DISABLE_LOCKED_FILTER
      DISABLE_PPM_FILTER = DISABLE_PPM_FILTER
      DISABLE_RX_POISONED_RESP = DISABLE_RX_POISONED_RESP
      DISABLE_RX_TC_FILTER = DISABLE_RX_TC_FILTER
      DISABLE_SCRAMBLING = DISABLE_SCRAMBLING
      DNSTREAM_LINK_NUM[7:0] = DNSTREAM_LINK_NUM
      DSN_BASE_PTR[11:0] = DSN_BASE_PTR
      DSN_CAP_ID[15:0] = DSN_CAP_ID
      DSN_CAP_NEXTPTR[11:0] = DSN_CAP_NEXTPTR
      DSN_CAP_ON = DSN_CAP_ON
      DSN_CAP_VERSION[3:0] = DSN_CAP_VERSION
      ENABLE_MSG_ROUTE[10:0] = ENABLE_MSG_ROUTE
      ENABLE_RX_TD_ECRC_TRIM = ENABLE_RX_TD_ECRC_TRIM
      ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED = ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED
      ENTER_RVRY_EI_L0 = ENTER_RVRY_EI_L0
      EXIT_LOOPBACK_ON_EI = EXIT_LOOPBACK_ON_EI
      EXPANSION_ROM[31:0] = EXPANSION_ROM
      EXT_CFG_CAP_PTR[5:0] = EXT_CFG_CAP_PTR
      EXT_CFG_XP_CAP_PTR[9:0] = EXT_CFG_XP_CAP_PTR
      HEADER_TYPE[7:0] = HEADER_TYPE
      INFER_EI[4:0] = INFER_EI
      INTERRUPT_PIN[7:0] = INTERRUPT_PIN
      INTERRUPT_STAT_AUTO = INTERRUPT_STAT_AUTO
      IS_SWITCH = IS_SWITCH
      LAST_CONFIG_DWORD[9:0] = LAST_CONFIG_DWORD
      LINK_CAP_ASPM_OPTIONALITY = LINK_CAP_ASPM_OPTIONALITY
      LINK_CAP_ASPM_SUPPORT[1:0] = LINK_CAP_ASPM_SUPPORT
      LINK_CAP_CLOCK_POWER_MANAGEMENT = LINK_CAP_CLOCK_POWER_MANAGEMENT
      LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP
      LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP
      LINK_CAP_MAX_LINK_SPEED[3:0] = LINK_CAP_MAX_LINK_SPEED
      LINK_CAP_MAX_LINK_WIDTH[5:0] = LINK_CAP_MAX_LINK_WIDTH
      LINK_CAP_RSVD_23[0:0] = LINK_CAP_RSVD_23
      LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE
      LINK_CTRL2_DEEMPHASIS = LINK_CTRL2_DEEMPHASIS
      LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE
      LINK_CTRL2_TARGET_LINK_SPEED[3:0] = LINK_CTRL2_TARGET_LINK_SPEED
      LINK_STATUS_SLOT_CLOCK_CONFIG = LINK_STATUS_SLOT_CLOCK_CONFIG
      LL_ACK_TIMEOUT[14:0] = LL_ACK_TIMEOUT
      LL_ACK_TIMEOUT_EN = LL_ACK_TIMEOUT_EN
      LL_ACK_TIMEOUT_FUNC[1:0] = LL_ACK_TIMEOUT_FUNC
      LL_REPLAY_TIMEOUT[14:0] = LL_REPLAY_TIMEOUT
      LL_REPLAY_TIMEOUT_EN = LL_REPLAY_TIMEOUT_EN
      LL_REPLAY_TIMEOUT_FUNC[1:0] = LL_REPLAY_TIMEOUT_FUNC
      LTSSM_MAX_LINK_WIDTH[5:0] = LTSSM_MAX_LINK_WIDTH
      MPS_FORCE = MPS_FORCE
      MSIX_BASE_PTR[7:0] = MSIX_BASE_PTR
      MSIX_CAP_ID[7:0] = MSIX_CAP_ID
      MSIX_CAP_NEXTPTR[7:0] = MSIX_CAP_NEXTPTR
      MSIX_CAP_ON = MSIX_CAP_ON
      MSIX_CAP_PBA_BIR[2:0] = MSIX_CAP_PBA_BIR
      MSIX_CAP_PBA_OFFSET[28:0] = MSIX_CAP_PBA_OFFSET
      MSIX_CAP_TABLE_BIR[2:0] = MSIX_CAP_TABLE_BIR
      MSIX_CAP_TABLE_OFFSET[28:0] = MSIX_CAP_TABLE_OFFSET
      MSIX_CAP_TABLE_SIZE[10:0] = MSIX_CAP_TABLE_SIZE
      MSI_BASE_PTR[7:0] = MSI_BASE_PTR
      MSI_CAP_64_BIT_ADDR_CAPABLE = MSI_CAP_64_BIT_ADDR_CAPABLE
      MSI_CAP_ID[7:0] = MSI_CAP_ID
      MSI_CAP_MULTIMSGCAP[2:0] = MSI_CAP_MULTIMSGCAP
      MSI_CAP_NEXTPTR[7:0] = MSI_CAP_NEXTPTR
      MSI_CAP_ON = MSI_CAP_ON
      MSI_CAP_PER_VECTOR_MASKING_CAPABLE = MSI_CAP_PER_VECTOR_MASKING_CAPABLE
      N_FTS_COMCLK_GEN1[7:0] = N_FTS_COMCLK_GEN1
      N_FTS_COMCLK_GEN2[7:0] = N_FTS_COMCLK_GEN2
      N_FTS_GEN1[7:0] = N_FTS_GEN1
      N_FTS_GEN2[7:0] = N_FTS_GEN2
      PCIE_BASE_PTR[7:0] = PCIE_BASE_PTR
      PCIE_CAP_CAPABILITY_ID[7:0] = PCIE_CAP_CAPABILITY_ID
      PCIE_CAP_CAPABILITY_VERSION[3:0] = PCIE_CAP_CAPABILITY_VERSION
      PCIE_CAP_DEVICE_PORT_TYPE[3:0] = PCIE_CAP_DEVICE_PORT_TYPE
      PCIE_CAP_NEXTPTR[7:0] = PCIE_CAP_NEXTPTR
      PCIE_CAP_ON = PCIE_CAP_ON
      PCIE_CAP_RSVD_15_14[1:0] = PCIE_CAP_RSVD_15_14
      PCIE_CAP_SLOT_IMPLEMENTED = PCIE_CAP_SLOT_IMPLEMENTED
      PCIE_REVISION[3:0] = PCIE_REVISION
      PL_FAST_TRAIN = PL_FAST_TRAIN
      PM_ASPML0S_TIMEOUT[14:0] = PM_ASPML0S_TIMEOUT
      PM_ASPML0S_TIMEOUT_EN = PM_ASPML0S_TIMEOUT_EN
      PM_ASPML0S_TIMEOUT_FUNC[1:0] = PM_ASPML0S_TIMEOUT_FUNC
      PM_ASPM_FASTEXIT = PM_ASPM_FASTEXIT
      PM_BASE_PTR[7:0] = PM_BASE_PTR
      PM_CAP_D1SUPPORT = PM_CAP_D1SUPPORT
      PM_CAP_D2SUPPORT = PM_CAP_D2SUPPORT
      PM_CAP_DSI = PM_CAP_DSI
      PM_CAP_ID[7:0] = PM_CAP_ID
      PM_CAP_NEXTPTR[7:0] = PM_CAP_NEXTPTR
      PM_CAP_ON = PM_CAP_ON
      PM_CAP_PMESUPPORT[4:0] = PM_CAP_PMESUPPORT
      PM_CAP_PME_CLOCK = PM_CAP_PME_CLOCK
      PM_CAP_RSVD_04[0:0] = PM_CAP_RSVD_04
      PM_CAP_VERSION[2:0] = PM_CAP_VERSION
      PM_CSR_B2B3 = PM_CSR_B2B3
      PM_CSR_BPCCEN = PM_CSR_BPCCEN
      PM_CSR_NOSOFTRST = PM_CSR_NOSOFTRST
      PM_DATA0[7:0] = PM_DATA0
      PM_DATA1[7:0] = PM_DATA1
      PM_DATA2[7:0] = PM_DATA2
      PM_DATA3[7:0] = PM_DATA3
      PM_DATA4[7:0] = PM_DATA4
      PM_DATA5[7:0] = PM_DATA5
      PM_DATA6[7:0] = PM_DATA6
      PM_DATA7[7:0] = PM_DATA7
      PM_DATA_SCALE0[1:0] = PM_DATA_SCALE0
      PM_DATA_SCALE1[1:0] = PM_DATA_SCALE1
      PM_DATA_SCALE2[1:0] = PM_DATA_SCALE2
      PM_DATA_SCALE3[1:0] = PM_DATA_SCALE3
      PM_DATA_SCALE4[1:0] = PM_DATA_SCALE4
      PM_DATA_SCALE5[1:0] = PM_DATA_SCALE5
      PM_DATA_SCALE6[1:0] = PM_DATA_SCALE6
      PM_DATA_SCALE7[1:0] = PM_DATA_SCALE7
      PM_MF = PM_MF
      RBAR_BASE_PTR[11:0] = RBAR_BASE_PTR
      RBAR_CAP_CONTROL_ENCODEDBAR0[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR0
      RBAR_CAP_CONTROL_ENCODEDBAR1[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR1
      RBAR_CAP_CONTROL_ENCODEDBAR2[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR2
      RBAR_CAP_CONTROL_ENCODEDBAR3[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR3
      RBAR_CAP_CONTROL_ENCODEDBAR4[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR4
      RBAR_CAP_CONTROL_ENCODEDBAR5[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR5
      RBAR_CAP_ID[15:0] = RBAR_CAP_ID
      RBAR_CAP_INDEX0[2:0] = RBAR_CAP_INDEX0
      RBAR_CAP_INDEX1[2:0] = RBAR_CAP_INDEX1
      RBAR_CAP_INDEX2[2:0] = RBAR_CAP_INDEX2
      RBAR_CAP_INDEX3[2:0] = RBAR_CAP_INDEX3
      RBAR_CAP_INDEX4[2:0] = RBAR_CAP_INDEX4
      RBAR_CAP_INDEX5[2:0] = RBAR_CAP_INDEX5
      RBAR_CAP_NEXTPTR[11:0] = RBAR_CAP_NEXTPTR
      RBAR_CAP_ON = RBAR_CAP_ON
      RBAR_CAP_SUP0[31:0] = RBAR_CAP_SUP0
      RBAR_CAP_SUP1[31:0] = RBAR_CAP_SUP1
      RBAR_CAP_SUP2[31:0] = RBAR_CAP_SUP2
      RBAR_CAP_SUP3[31:0] = RBAR_CAP_SUP3
      RBAR_CAP_SUP4[31:0] = RBAR_CAP_SUP4
      RBAR_CAP_SUP5[31:0] = RBAR_CAP_SUP5
      RBAR_CAP_VERSION[3:0] = RBAR_CAP_VERSION
      RBAR_NUM[2:0] = RBAR_NUM
      RECRC_CHK[1:0] = RECRC_CHK
      RECRC_CHK_TRIM = RECRC_CHK_TRIM
      ROOT_CAP_CRS_SW_VISIBILITY = ROOT_CAP_CRS_SW_VISIBILITY
      RP_AUTO_SPD[1:0] = RP_AUTO_SPD
      RP_AUTO_SPD_LOOPCNT[4:0] = RP_AUTO_SPD_LOOPCNT
      SELECT_DLL_IF = SELECT_DLL_IF
      SLOT_CAP_ATT_BUTTON_PRESENT = SLOT_CAP_ATT_BUTTON_PRESENT
      SLOT_CAP_ATT_INDICATOR_PRESENT = SLOT_CAP_ATT_INDICATOR_PRESENT
      SLOT_CAP_ELEC_INTERLOCK_PRESENT = SLOT_CAP_ELEC_INTERLOCK_PRESENT
      SLOT_CAP_HOTPLUG_CAPABLE = SLOT_CAP_HOTPLUG_CAPABLE
      SLOT_CAP_HOTPLUG_SURPRISE = SLOT_CAP_HOTPLUG_SURPRISE
      SLOT_CAP_MRL_SENSOR_PRESENT = SLOT_CAP_MRL_SENSOR_PRESENT
      SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = SLOT_CAP_NO_CMD_COMPLETED_SUPPORT
      SLOT_CAP_PHYSICAL_SLOT_NUM[12:0] = SLOT_CAP_PHYSICAL_SLOT_NUM
      SLOT_CAP_POWER_CONTROLLER_PRESENT = SLOT_CAP_POWER_CONTROLLER_PRESENT
      SLOT_CAP_POWER_INDICATOR_PRESENT = SLOT_CAP_POWER_INDICATOR_PRESENT
      SLOT_CAP_SLOT_POWER_LIMIT_VALUE[7:0] = SLOT_CAP_SLOT_POWER_LIMIT_VALUE
      SPARE_BIT0[0:0] = SPARE_BIT0
      SPARE_BIT1[0:0] = SPARE_BIT1
      SPARE_BIT2[0:0] = SPARE_BIT2
      SPARE_BIT3[0:0] = SPARE_BIT3
      SPARE_BIT4[0:0] = SPARE_BIT4
      SPARE_BIT5[0:0] = SPARE_BIT5
      SPARE_BIT6[0:0] = SPARE_BIT6
      SPARE_BIT7[0:0] = SPARE_BIT7
      SPARE_BIT8[0:0] = SPARE_BIT8
      SPARE_BYTE0[7:0] = SPARE_BYTE0
      SPARE_BYTE1[7:0] = SPARE_BYTE1
      SPARE_BYTE2[7:0] = SPARE_BYTE2
      SPARE_BYTE3[7:0] = SPARE_BYTE3
      SPARE_WORD0[31:0] = SPARE_WORD0
      SPARE_WORD1[31:0] = SPARE_WORD1
      SPARE_WORD2[31:0] = SPARE_WORD2
      SPARE_WORD3[31:0] = SPARE_WORD3
      SSL_MESSAGE_AUTO = SSL_MESSAGE_AUTO
      TECRC_EP_INV = TECRC_EP_INV
      TL_RBYPASS = TL_RBYPASS
      TL_RX_RAM_RDATA_LATENCY[1:0] = TL_RX_RAM_RDATA_LATENCY
      TL_TFC_DISABLE = TL_TFC_DISABLE
      TL_TX_CHECKS_DISABLE = TL_TX_CHECKS_DISABLE
      TL_TX_RAM_RDATA_LATENCY[1:0] = TL_TX_RAM_RDATA_LATENCY
      TRN_DW = TRN_DW
      TRN_NP_FC = TRN_NP_FC
      UPCONFIG_CAPABLE = UPCONFIG_CAPABLE
      UPSTREAM_FACING = UPSTREAM_FACING
      UR_ATOMIC = UR_ATOMIC
      UR_CFG1 = UR_CFG1
      UR_INV_REQ = UR_INV_REQ
      UR_PRS_RESPONSE = UR_PRS_RESPONSE
      USER_CLK2_DIV2 = USER_CLK2_DIV2
      USE_RID_PINS = USE_RID_PINS
      VC0_CPL_INFINITE = VC0_CPL_INFINITE
      VC0_RX_RAM_LIMIT[12:0] = VC0_RX_RAM_LIMIT
      VC0_TOTAL_CREDITS_CH[6:0] = VC0_TOTAL_CREDITS_CH
      VC0_TOTAL_CREDITS_NPH[6:0] = VC0_TOTAL_CREDITS_NPH
      VC0_TOTAL_CREDITS_PH[6:0] = VC0_TOTAL_CREDITS_PH
      VC_BASE_PTR[11:0] = VC_BASE_PTR
      VC_CAP_ID[15:0] = VC_CAP_ID
      VC_CAP_NEXTPTR[11:0] = VC_CAP_NEXTPTR
      VC_CAP_ON = VC_CAP_ON
      VC_CAP_REJECT_SNOOP_TRANSACTIONS = VC_CAP_REJECT_SNOOP_TRANSACTIONS
      VC_CAP_VERSION[3:0] = VC_CAP_VERSION
      VSEC_BASE_PTR[11:0] = VSEC_BASE_PTR
      VSEC_CAP_HDR_ID[15:0] = VSEC_CAP_HDR_ID
      VSEC_CAP_HDR_LENGTH[11:0] = VSEC_CAP_HDR_LENGTH
      VSEC_CAP_HDR_REVISION[3:0] = VSEC_CAP_HDR_REVISION
      VSEC_CAP_ID[15:0] = VSEC_CAP_ID
      VSEC_CAP_IS_LINK_VISIBLE = VSEC_CAP_IS_LINK_VISIBLE
      VSEC_CAP_NEXTPTR[11:0] = VSEC_CAP_NEXTPTR
      VSEC_CAP_ON = VSEC_CAP_ON
      VSEC_CAP_VERSION[3:0] = VSEC_CAP_VERSION
      DEV_CAP_ENDPOINT_L0S_LATENCY[2:0] = DEV_CAP_ENDPOINT_L0S_LATENCY
      DEV_CAP_ENDPOINT_L1_LATENCY[2:0] = DEV_CAP_ENDPOINT_L1_LATENCY
      DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[1:0] = DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT
      LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[2:0] = LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1
      LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[2:0] = LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2
      LINK_CAP_L0S_EXIT_LATENCY_GEN1[2:0] = LINK_CAP_L0S_EXIT_LATENCY_GEN1
      LINK_CAP_L0S_EXIT_LATENCY_GEN2[2:0] = LINK_CAP_L0S_EXIT_LATENCY_GEN2
      LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[2:0] = LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1
      LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[2:0] = LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2
      LINK_CAP_L1_EXIT_LATENCY_GEN1[2:0] = LINK_CAP_L1_EXIT_LATENCY_GEN1
      LINK_CAP_L1_EXIT_LATENCY_GEN2[2:0] = LINK_CAP_L1_EXIT_LATENCY_GEN2
      LINK_CONTROL_RCB[0:0] = LINK_CONTROL_RCB
      MSI_CAP_MULTIMSG_EXTENSION[0:0] = MSI_CAP_MULTIMSG_EXTENSION
      PM_CAP_AUXCURRENT[2:0] = PM_CAP_AUXCURRENT
      SLOT_CAP_SLOT_POWER_LIMIT_SCALE[1:0] = SLOT_CAP_SLOT_POWER_LIMIT_SCALE
      USER_CLK_FREQ[2:0] = USER_CLK_FREQ
      PL_AUTO_CONFIG[2:0] = PL_AUTO_CONFIG
      TL_RX_RAM_RADDR_LATENCY[0:0] = TL_RX_RAM_RADDR_LATENCY
      TL_RX_RAM_WRITE_LATENCY[0:0] = TL_RX_RAM_WRITE_LATENCY
      TL_TX_RAM_RADDR_LATENCY[0:0] = TL_TX_RAM_RADDR_LATENCY
      TL_TX_RAM_WRITE_LATENCY[0:0] = TL_TX_RAM_WRITE_LATENCY
      VC0_TOTAL_CREDITS_CD[10:0] = VC0_TOTAL_CREDITS_CD
      VC0_TOTAL_CREDITS_NPD[10:0] = VC0_TOTAL_CREDITS_NPD
      VC0_TOTAL_CREDITS_PD[10:0] = VC0_TOTAL_CREDITS_PD
      VC0_TX_LASTPACKET[4:0] = VC0_TX_LASTPACKET
      CFG_ECRC_ERR_CPLSTAT[1:0] = CFG_ECRC_ERR_CPLSTAT
</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="PCIE_2_1.CFGAERECRCCHECKEN" name="PCIE_2_1.CFGAERECRCCHECKEN_to_BLK-TL-PCIE_2_1.CFGAERECRCCHECKEN" output="BLK-TL-PCIE_2_1.CFGAERECRCCHECKEN"/>
        <direct input="PCIE_2_1.CFGAERECRCGENEN" name="PCIE_2_1.CFGAERECRCGENEN_to_BLK-TL-PCIE_2_1.CFGAERECRCGENEN" output="BLK-TL-PCIE_2_1.CFGAERECRCGENEN"/>
        <direct input="PCIE_2_1.CFGAERROOTERRCORRERRRECEIVED" name="PCIE_2_1.CFGAERROOTERRCORRERRRECEIVED_to_BLK-TL-PCIE_2_1.CFGAERROOTERRCORRERRRECEIVED" output="BLK-TL-PCIE_2_1.CFGAERROOTERRCORRERRRECEIVED"/>
        <direct input="PCIE_2_1.CFGAERROOTERRCORRERRREPORTINGEN" name="PCIE_2_1.CFGAERROOTERRCORRERRREPORTINGEN_to_BLK-TL-PCIE_2_1.CFGAERROOTERRCORRERRREPORTINGEN" output="BLK-TL-PCIE_2_1.CFGAERROOTERRCORRERRREPORTINGEN"/>
        <direct input="PCIE_2_1.CFGAERROOTERRFATALERRRECEIVED" name="PCIE_2_1.CFGAERROOTERRFATALERRRECEIVED_to_BLK-TL-PCIE_2_1.CFGAERROOTERRFATALERRRECEIVED" output="BLK-TL-PCIE_2_1.CFGAERROOTERRFATALERRRECEIVED"/>
        <direct input="PCIE_2_1.CFGAERROOTERRFATALERRREPORTINGEN" name="PCIE_2_1.CFGAERROOTERRFATALERRREPORTINGEN_to_BLK-TL-PCIE_2_1.CFGAERROOTERRFATALERRREPORTINGEN" output="BLK-TL-PCIE_2_1.CFGAERROOTERRFATALERRREPORTINGEN"/>
        <direct input="PCIE_2_1.CFGAERROOTERRNONFATALERRRECEIVED" name="PCIE_2_1.CFGAERROOTERRNONFATALERRRECEIVED_to_BLK-TL-PCIE_2_1.CFGAERROOTERRNONFATALERRRECEIVED" output="BLK-TL-PCIE_2_1.CFGAERROOTERRNONFATALERRRECEIVED"/>
        <direct input="PCIE_2_1.CFGAERROOTERRNONFATALERRREPORTINGEN" name="PCIE_2_1.CFGAERROOTERRNONFATALERRREPORTINGEN_to_BLK-TL-PCIE_2_1.CFGAERROOTERRNONFATALERRREPORTINGEN" output="BLK-TL-PCIE_2_1.CFGAERROOTERRNONFATALERRREPORTINGEN"/>
        <direct input="PCIE_2_1.CFGBRIDGESERREN" name="PCIE_2_1.CFGBRIDGESERREN_to_BLK-TL-PCIE_2_1.CFGBRIDGESERREN" output="BLK-TL-PCIE_2_1.CFGBRIDGESERREN"/>
        <direct input="PCIE_2_1.CFGCOMMANDBUSMASTERENABLE" name="PCIE_2_1.CFGCOMMANDBUSMASTERENABLE_to_BLK-TL-PCIE_2_1.CFGCOMMANDBUSMASTERENABLE" output="BLK-TL-PCIE_2_1.CFGCOMMANDBUSMASTERENABLE"/>
        <direct input="PCIE_2_1.CFGCOMMANDINTERRUPTDISABLE" name="PCIE_2_1.CFGCOMMANDINTERRUPTDISABLE_to_BLK-TL-PCIE_2_1.CFGCOMMANDINTERRUPTDISABLE" output="BLK-TL-PCIE_2_1.CFGCOMMANDINTERRUPTDISABLE"/>
        <direct input="PCIE_2_1.CFGCOMMANDIOENABLE" name="PCIE_2_1.CFGCOMMANDIOENABLE_to_BLK-TL-PCIE_2_1.CFGCOMMANDIOENABLE" output="BLK-TL-PCIE_2_1.CFGCOMMANDIOENABLE"/>
        <direct input="PCIE_2_1.CFGCOMMANDMEMENABLE" name="PCIE_2_1.CFGCOMMANDMEMENABLE_to_BLK-TL-PCIE_2_1.CFGCOMMANDMEMENABLE" output="BLK-TL-PCIE_2_1.CFGCOMMANDMEMENABLE"/>
        <direct input="PCIE_2_1.CFGCOMMANDSERREN" name="PCIE_2_1.CFGCOMMANDSERREN_to_BLK-TL-PCIE_2_1.CFGCOMMANDSERREN" output="BLK-TL-PCIE_2_1.CFGCOMMANDSERREN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2ARIFORWARDEN" name="PCIE_2_1.CFGDEVCONTROL2ARIFORWARDEN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2ARIFORWARDEN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2ARIFORWARDEN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2ATOMICEGRESSBLOCK" name="PCIE_2_1.CFGDEVCONTROL2ATOMICEGRESSBLOCK_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2ATOMICEGRESSBLOCK" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2ATOMICEGRESSBLOCK"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2ATOMICREQUESTEREN" name="PCIE_2_1.CFGDEVCONTROL2ATOMICREQUESTEREN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2ATOMICREQUESTEREN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2ATOMICREQUESTEREN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTDIS" name="PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTDIS_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTDIS" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTDIS"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL[0]" name="PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL[0]_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL0" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL0"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL[1]" name="PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL[1]_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL1" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL1"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL[2]" name="PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL[2]_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL2" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL2"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL[3]" name="PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL[3]_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL3" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2CPLTIMEOUTVAL3"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2IDOCPLEN" name="PCIE_2_1.CFGDEVCONTROL2IDOCPLEN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2IDOCPLEN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2IDOCPLEN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2IDOREQEN" name="PCIE_2_1.CFGDEVCONTROL2IDOREQEN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2IDOREQEN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2IDOREQEN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2LTREN" name="PCIE_2_1.CFGDEVCONTROL2LTREN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2LTREN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2LTREN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROL2TLPPREFIXBLOCK" name="PCIE_2_1.CFGDEVCONTROL2TLPPREFIXBLOCK_to_BLK-TL-PCIE_2_1.CFGDEVCONTROL2TLPPREFIXBLOCK" output="BLK-TL-PCIE_2_1.CFGDEVCONTROL2TLPPREFIXBLOCK"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLAUXPOWEREN" name="PCIE_2_1.CFGDEVCONTROLAUXPOWEREN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLAUXPOWEREN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLAUXPOWEREN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLCORRERRREPORTINGEN" name="PCIE_2_1.CFGDEVCONTROLCORRERRREPORTINGEN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLCORRERRREPORTINGEN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLCORRERRREPORTINGEN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLENABLERO" name="PCIE_2_1.CFGDEVCONTROLENABLERO_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLENABLERO" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLENABLERO"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLEXTTAGEN" name="PCIE_2_1.CFGDEVCONTROLEXTTAGEN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLEXTTAGEN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLEXTTAGEN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLFATALERRREPORTINGEN" name="PCIE_2_1.CFGDEVCONTROLFATALERRREPORTINGEN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLFATALERRREPORTINGEN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLFATALERRREPORTINGEN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD[0]" name="PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD[0]_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD0" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD0"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD[1]" name="PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD[1]_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD1" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD1"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD[2]" name="PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD[2]_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD2" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXPAYLOAD2"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLMAXREADREQ[0]" name="PCIE_2_1.CFGDEVCONTROLMAXREADREQ[0]_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXREADREQ0" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXREADREQ0"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLMAXREADREQ[1]" name="PCIE_2_1.CFGDEVCONTROLMAXREADREQ[1]_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXREADREQ1" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXREADREQ1"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLMAXREADREQ[2]" name="PCIE_2_1.CFGDEVCONTROLMAXREADREQ[2]_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXREADREQ2" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLMAXREADREQ2"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLNONFATALREPORTINGEN" name="PCIE_2_1.CFGDEVCONTROLNONFATALREPORTINGEN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLNONFATALREPORTINGEN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLNONFATALREPORTINGEN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLNOSNOOPEN" name="PCIE_2_1.CFGDEVCONTROLNOSNOOPEN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLNOSNOOPEN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLNOSNOOPEN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLPHANTOMEN" name="PCIE_2_1.CFGDEVCONTROLPHANTOMEN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLPHANTOMEN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLPHANTOMEN"/>
        <direct input="PCIE_2_1.CFGDEVCONTROLURERRREPORTINGEN" name="PCIE_2_1.CFGDEVCONTROLURERRREPORTINGEN_to_BLK-TL-PCIE_2_1.CFGDEVCONTROLURERRREPORTINGEN" output="BLK-TL-PCIE_2_1.CFGDEVCONTROLURERRREPORTINGEN"/>
        <direct input="PCIE_2_1.CFGDEVSTATUSCORRERRDETECTED" name="PCIE_2_1.CFGDEVSTATUSCORRERRDETECTED_to_BLK-TL-PCIE_2_1.CFGDEVSTATUSCORRERRDETECTED" output="BLK-TL-PCIE_2_1.CFGDEVSTATUSCORRERRDETECTED"/>
        <direct input="PCIE_2_1.CFGDEVSTATUSFATALERRDETECTED" name="PCIE_2_1.CFGDEVSTATUSFATALERRDETECTED_to_BLK-TL-PCIE_2_1.CFGDEVSTATUSFATALERRDETECTED" output="BLK-TL-PCIE_2_1.CFGDEVSTATUSFATALERRDETECTED"/>
        <direct input="PCIE_2_1.CFGDEVSTATUSNONFATALERRDETECTED" name="PCIE_2_1.CFGDEVSTATUSNONFATALERRDETECTED_to_BLK-TL-PCIE_2_1.CFGDEVSTATUSNONFATALERRDETECTED" output="BLK-TL-PCIE_2_1.CFGDEVSTATUSNONFATALERRDETECTED"/>
        <direct input="PCIE_2_1.CFGDEVSTATUSURDETECTED" name="PCIE_2_1.CFGDEVSTATUSURDETECTED_to_BLK-TL-PCIE_2_1.CFGDEVSTATUSURDETECTED" output="BLK-TL-PCIE_2_1.CFGDEVSTATUSURDETECTED"/>
        <direct input="PCIE_2_1.CFGERRAERHEADERLOGSETN" name="PCIE_2_1.CFGERRAERHEADERLOGSETN_to_BLK-TL-PCIE_2_1.CFGERRAERHEADERLOGSETN" output="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOGSETN"/>
        <direct input="PCIE_2_1.CFGERRCPLRDYN" name="PCIE_2_1.CFGERRCPLRDYN_to_BLK-TL-PCIE_2_1.CFGERRCPLRDYN" output="BLK-TL-PCIE_2_1.CFGERRCPLRDYN"/>
        <direct input="PCIE_2_1.CFGINTERRUPTDO[0]" name="PCIE_2_1.CFGINTERRUPTDO[0]_to_BLK-TL-PCIE_2_1.CFGINTERRUPTDO0" output="BLK-TL-PCIE_2_1.CFGINTERRUPTDO0"/>
        <direct input="PCIE_2_1.CFGINTERRUPTDO[1]" name="PCIE_2_1.CFGINTERRUPTDO[1]_to_BLK-TL-PCIE_2_1.CFGINTERRUPTDO1" output="BLK-TL-PCIE_2_1.CFGINTERRUPTDO1"/>
        <direct input="PCIE_2_1.CFGINTERRUPTDO[2]" name="PCIE_2_1.CFGINTERRUPTDO[2]_to_BLK-TL-PCIE_2_1.CFGINTERRUPTDO2" output="BLK-TL-PCIE_2_1.CFGINTERRUPTDO2"/>
        <direct input="PCIE_2_1.CFGINTERRUPTDO[3]" name="PCIE_2_1.CFGINTERRUPTDO[3]_to_BLK-TL-PCIE_2_1.CFGINTERRUPTDO3" output="BLK-TL-PCIE_2_1.CFGINTERRUPTDO3"/>
        <direct input="PCIE_2_1.CFGINTERRUPTDO[4]" name="PCIE_2_1.CFGINTERRUPTDO[4]_to_BLK-TL-PCIE_2_1.CFGINTERRUPTDO4" output="BLK-TL-PCIE_2_1.CFGINTERRUPTDO4"/>
        <direct input="PCIE_2_1.CFGINTERRUPTDO[5]" name="PCIE_2_1.CFGINTERRUPTDO[5]_to_BLK-TL-PCIE_2_1.CFGINTERRUPTDO5" output="BLK-TL-PCIE_2_1.CFGINTERRUPTDO5"/>
        <direct input="PCIE_2_1.CFGINTERRUPTDO[6]" name="PCIE_2_1.CFGINTERRUPTDO[6]_to_BLK-TL-PCIE_2_1.CFGINTERRUPTDO6" output="BLK-TL-PCIE_2_1.CFGINTERRUPTDO6"/>
        <direct input="PCIE_2_1.CFGINTERRUPTDO[7]" name="PCIE_2_1.CFGINTERRUPTDO[7]_to_BLK-TL-PCIE_2_1.CFGINTERRUPTDO7" output="BLK-TL-PCIE_2_1.CFGINTERRUPTDO7"/>
        <direct input="PCIE_2_1.CFGINTERRUPTMMENABLE[0]" name="PCIE_2_1.CFGINTERRUPTMMENABLE[0]_to_BLK-TL-PCIE_2_1.CFGINTERRUPTMMENABLE0" output="BLK-TL-PCIE_2_1.CFGINTERRUPTMMENABLE0"/>
        <direct input="PCIE_2_1.CFGINTERRUPTMMENABLE[1]" name="PCIE_2_1.CFGINTERRUPTMMENABLE[1]_to_BLK-TL-PCIE_2_1.CFGINTERRUPTMMENABLE1" output="BLK-TL-PCIE_2_1.CFGINTERRUPTMMENABLE1"/>
        <direct input="PCIE_2_1.CFGINTERRUPTMMENABLE[2]" name="PCIE_2_1.CFGINTERRUPTMMENABLE[2]_to_BLK-TL-PCIE_2_1.CFGINTERRUPTMMENABLE2" output="BLK-TL-PCIE_2_1.CFGINTERRUPTMMENABLE2"/>
        <direct input="PCIE_2_1.CFGINTERRUPTMSIENABLE" name="PCIE_2_1.CFGINTERRUPTMSIENABLE_to_BLK-TL-PCIE_2_1.CFGINTERRUPTMSIENABLE" output="BLK-TL-PCIE_2_1.CFGINTERRUPTMSIENABLE"/>
        <direct input="PCIE_2_1.CFGINTERRUPTMSIXENABLE" name="PCIE_2_1.CFGINTERRUPTMSIXENABLE_to_BLK-TL-PCIE_2_1.CFGINTERRUPTMSIXENABLE" output="BLK-TL-PCIE_2_1.CFGINTERRUPTMSIXENABLE"/>
        <direct input="PCIE_2_1.CFGINTERRUPTMSIXFM" name="PCIE_2_1.CFGINTERRUPTMSIXFM_to_BLK-TL-PCIE_2_1.CFGINTERRUPTMSIXFM" output="BLK-TL-PCIE_2_1.CFGINTERRUPTMSIXFM"/>
        <direct input="PCIE_2_1.CFGINTERRUPTRDYN" name="PCIE_2_1.CFGINTERRUPTRDYN_to_BLK-TL-PCIE_2_1.CFGINTERRUPTRDYN" output="BLK-TL-PCIE_2_1.CFGINTERRUPTRDYN"/>
        <direct input="PCIE_2_1.CFGLINKCONTROLASPMCONTROL[0]" name="PCIE_2_1.CFGLINKCONTROLASPMCONTROL[0]_to_BLK-TL-PCIE_2_1.CFGLINKCONTROLASPMCONTROL0" output="BLK-TL-PCIE_2_1.CFGLINKCONTROLASPMCONTROL0"/>
        <direct input="PCIE_2_1.CFGLINKCONTROLASPMCONTROL[1]" name="PCIE_2_1.CFGLINKCONTROLASPMCONTROL[1]_to_BLK-TL-PCIE_2_1.CFGLINKCONTROLASPMCONTROL1" output="BLK-TL-PCIE_2_1.CFGLINKCONTROLASPMCONTROL1"/>
        <direct input="PCIE_2_1.CFGLINKCONTROLAUTOBANDWIDTHINTEN" name="PCIE_2_1.CFGLINKCONTROLAUTOBANDWIDTHINTEN_to_BLK-TL-PCIE_2_1.CFGLINKCONTROLAUTOBANDWIDTHINTEN" output="BLK-TL-PCIE_2_1.CFGLINKCONTROLAUTOBANDWIDTHINTEN"/>
        <direct input="PCIE_2_1.CFGLINKCONTROLBANDWIDTHINTEN" name="PCIE_2_1.CFGLINKCONTROLBANDWIDTHINTEN_to_BLK-TL-PCIE_2_1.CFGLINKCONTROLBANDWIDTHINTEN" output="BLK-TL-PCIE_2_1.CFGLINKCONTROLBANDWIDTHINTEN"/>
        <direct input="PCIE_2_1.CFGLINKCONTROLCLOCKPMEN" name="PCIE_2_1.CFGLINKCONTROLCLOCKPMEN_to_BLK-TL-PCIE_2_1.CFGLINKCONTROLCLOCKPMEN" output="BLK-TL-PCIE_2_1.CFGLINKCONTROLCLOCKPMEN"/>
        <direct input="PCIE_2_1.CFGLINKCONTROLCOMMONCLOCK" name="PCIE_2_1.CFGLINKCONTROLCOMMONCLOCK_to_BLK-TL-PCIE_2_1.CFGLINKCONTROLCOMMONCLOCK" output="BLK-TL-PCIE_2_1.CFGLINKCONTROLCOMMONCLOCK"/>
        <direct input="PCIE_2_1.CFGLINKCONTROLEXTENDEDSYNC" name="PCIE_2_1.CFGLINKCONTROLEXTENDEDSYNC_to_BLK-TL-PCIE_2_1.CFGLINKCONTROLEXTENDEDSYNC" output="BLK-TL-PCIE_2_1.CFGLINKCONTROLEXTENDEDSYNC"/>
        <direct input="PCIE_2_1.CFGLINKCONTROLHWAUTOWIDTHDIS" name="PCIE_2_1.CFGLINKCONTROLHWAUTOWIDTHDIS_to_BLK-TL-PCIE_2_1.CFGLINKCONTROLHWAUTOWIDTHDIS" output="BLK-TL-PCIE_2_1.CFGLINKCONTROLHWAUTOWIDTHDIS"/>
        <direct input="PCIE_2_1.CFGLINKCONTROLLINKDISABLE" name="PCIE_2_1.CFGLINKCONTROLLINKDISABLE_to_BLK-TL-PCIE_2_1.CFGLINKCONTROLLINKDISABLE" output="BLK-TL-PCIE_2_1.CFGLINKCONTROLLINKDISABLE"/>
        <direct input="PCIE_2_1.CFGLINKCONTROLRCB" name="PCIE_2_1.CFGLINKCONTROLRCB_to_BLK-TL-PCIE_2_1.CFGLINKCONTROLRCB" output="BLK-TL-PCIE_2_1.CFGLINKCONTROLRCB"/>
        <direct input="PCIE_2_1.CFGLINKCONTROLRETRAINLINK" name="PCIE_2_1.CFGLINKCONTROLRETRAINLINK_to_BLK-TL-PCIE_2_1.CFGLINKCONTROLRETRAINLINK" output="BLK-TL-PCIE_2_1.CFGLINKCONTROLRETRAINLINK"/>
        <direct input="PCIE_2_1.CFGLINKSTATUSAUTOBANDWIDTHSTATUS" name="PCIE_2_1.CFGLINKSTATUSAUTOBANDWIDTHSTATUS_to_BLK-TL-PCIE_2_1.CFGLINKSTATUSAUTOBANDWIDTHSTATUS" output="BLK-TL-PCIE_2_1.CFGLINKSTATUSAUTOBANDWIDTHSTATUS"/>
        <direct input="PCIE_2_1.CFGLINKSTATUSBANDWIDTHSTATUS" name="PCIE_2_1.CFGLINKSTATUSBANDWIDTHSTATUS_to_BLK-TL-PCIE_2_1.CFGLINKSTATUSBANDWIDTHSTATUS" output="BLK-TL-PCIE_2_1.CFGLINKSTATUSBANDWIDTHSTATUS"/>
        <direct input="PCIE_2_1.CFGLINKSTATUSCURRENTSPEED[0]" name="PCIE_2_1.CFGLINKSTATUSCURRENTSPEED[0]_to_BLK-TL-PCIE_2_1.CFGLINKSTATUSCURRENTSPEED0" output="BLK-TL-PCIE_2_1.CFGLINKSTATUSCURRENTSPEED0"/>
        <direct input="PCIE_2_1.CFGLINKSTATUSCURRENTSPEED[1]" name="PCIE_2_1.CFGLINKSTATUSCURRENTSPEED[1]_to_BLK-TL-PCIE_2_1.CFGLINKSTATUSCURRENTSPEED1" output="BLK-TL-PCIE_2_1.CFGLINKSTATUSCURRENTSPEED1"/>
        <direct input="PCIE_2_1.CFGLINKSTATUSDLLACTIVE" name="PCIE_2_1.CFGLINKSTATUSDLLACTIVE_to_BLK-TL-PCIE_2_1.CFGLINKSTATUSDLLACTIVE" output="BLK-TL-PCIE_2_1.CFGLINKSTATUSDLLACTIVE"/>
        <direct input="PCIE_2_1.CFGLINKSTATUSLINKTRAINING" name="PCIE_2_1.CFGLINKSTATUSLINKTRAINING_to_BLK-TL-PCIE_2_1.CFGLINKSTATUSLINKTRAINING" output="BLK-TL-PCIE_2_1.CFGLINKSTATUSLINKTRAINING"/>
        <direct input="PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH[0]" name="PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH[0]_to_BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH0" output="BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH0"/>
        <direct input="PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH[1]" name="PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH[1]_to_BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH1" output="BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH1"/>
        <direct input="PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH[2]" name="PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH[2]_to_BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH2" output="BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH2"/>
        <direct input="PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH[3]" name="PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH[3]_to_BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH3" output="BLK-TL-PCIE_2_1.CFGLINKSTATUSNEGOTIATEDWIDTH3"/>
        <direct input="PCIE_2_1.CFGMGMTDO[0]" name="PCIE_2_1.CFGMGMTDO[0]_to_BLK-TL-PCIE_2_1.CFGMGMTDO0" output="BLK-TL-PCIE_2_1.CFGMGMTDO0"/>
        <direct input="PCIE_2_1.CFGMGMTDO[10]" name="PCIE_2_1.CFGMGMTDO[10]_to_BLK-TL-PCIE_2_1.CFGMGMTDO10" output="BLK-TL-PCIE_2_1.CFGMGMTDO10"/>
        <direct input="PCIE_2_1.CFGMGMTDO[11]" name="PCIE_2_1.CFGMGMTDO[11]_to_BLK-TL-PCIE_2_1.CFGMGMTDO11" output="BLK-TL-PCIE_2_1.CFGMGMTDO11"/>
        <direct input="PCIE_2_1.CFGMGMTDO[12]" name="PCIE_2_1.CFGMGMTDO[12]_to_BLK-TL-PCIE_2_1.CFGMGMTDO12" output="BLK-TL-PCIE_2_1.CFGMGMTDO12"/>
        <direct input="PCIE_2_1.CFGMGMTDO[13]" name="PCIE_2_1.CFGMGMTDO[13]_to_BLK-TL-PCIE_2_1.CFGMGMTDO13" output="BLK-TL-PCIE_2_1.CFGMGMTDO13"/>
        <direct input="PCIE_2_1.CFGMGMTDO[14]" name="PCIE_2_1.CFGMGMTDO[14]_to_BLK-TL-PCIE_2_1.CFGMGMTDO14" output="BLK-TL-PCIE_2_1.CFGMGMTDO14"/>
        <direct input="PCIE_2_1.CFGMGMTDO[15]" name="PCIE_2_1.CFGMGMTDO[15]_to_BLK-TL-PCIE_2_1.CFGMGMTDO15" output="BLK-TL-PCIE_2_1.CFGMGMTDO15"/>
        <direct input="PCIE_2_1.CFGMGMTDO[16]" name="PCIE_2_1.CFGMGMTDO[16]_to_BLK-TL-PCIE_2_1.CFGMGMTDO16" output="BLK-TL-PCIE_2_1.CFGMGMTDO16"/>
        <direct input="PCIE_2_1.CFGMGMTDO[17]" name="PCIE_2_1.CFGMGMTDO[17]_to_BLK-TL-PCIE_2_1.CFGMGMTDO17" output="BLK-TL-PCIE_2_1.CFGMGMTDO17"/>
        <direct input="PCIE_2_1.CFGMGMTDO[18]" name="PCIE_2_1.CFGMGMTDO[18]_to_BLK-TL-PCIE_2_1.CFGMGMTDO18" output="BLK-TL-PCIE_2_1.CFGMGMTDO18"/>
        <direct input="PCIE_2_1.CFGMGMTDO[19]" name="PCIE_2_1.CFGMGMTDO[19]_to_BLK-TL-PCIE_2_1.CFGMGMTDO19" output="BLK-TL-PCIE_2_1.CFGMGMTDO19"/>
        <direct input="PCIE_2_1.CFGMGMTDO[1]" name="PCIE_2_1.CFGMGMTDO[1]_to_BLK-TL-PCIE_2_1.CFGMGMTDO1" output="BLK-TL-PCIE_2_1.CFGMGMTDO1"/>
        <direct input="PCIE_2_1.CFGMGMTDO[20]" name="PCIE_2_1.CFGMGMTDO[20]_to_BLK-TL-PCIE_2_1.CFGMGMTDO20" output="BLK-TL-PCIE_2_1.CFGMGMTDO20"/>
        <direct input="PCIE_2_1.CFGMGMTDO[21]" name="PCIE_2_1.CFGMGMTDO[21]_to_BLK-TL-PCIE_2_1.CFGMGMTDO21" output="BLK-TL-PCIE_2_1.CFGMGMTDO21"/>
        <direct input="PCIE_2_1.CFGMGMTDO[22]" name="PCIE_2_1.CFGMGMTDO[22]_to_BLK-TL-PCIE_2_1.CFGMGMTDO22" output="BLK-TL-PCIE_2_1.CFGMGMTDO22"/>
        <direct input="PCIE_2_1.CFGMGMTDO[23]" name="PCIE_2_1.CFGMGMTDO[23]_to_BLK-TL-PCIE_2_1.CFGMGMTDO23" output="BLK-TL-PCIE_2_1.CFGMGMTDO23"/>
        <direct input="PCIE_2_1.CFGMGMTDO[24]" name="PCIE_2_1.CFGMGMTDO[24]_to_BLK-TL-PCIE_2_1.CFGMGMTDO24" output="BLK-TL-PCIE_2_1.CFGMGMTDO24"/>
        <direct input="PCIE_2_1.CFGMGMTDO[25]" name="PCIE_2_1.CFGMGMTDO[25]_to_BLK-TL-PCIE_2_1.CFGMGMTDO25" output="BLK-TL-PCIE_2_1.CFGMGMTDO25"/>
        <direct input="PCIE_2_1.CFGMGMTDO[26]" name="PCIE_2_1.CFGMGMTDO[26]_to_BLK-TL-PCIE_2_1.CFGMGMTDO26" output="BLK-TL-PCIE_2_1.CFGMGMTDO26"/>
        <direct input="PCIE_2_1.CFGMGMTDO[27]" name="PCIE_2_1.CFGMGMTDO[27]_to_BLK-TL-PCIE_2_1.CFGMGMTDO27" output="BLK-TL-PCIE_2_1.CFGMGMTDO27"/>
        <direct input="PCIE_2_1.CFGMGMTDO[28]" name="PCIE_2_1.CFGMGMTDO[28]_to_BLK-TL-PCIE_2_1.CFGMGMTDO28" output="BLK-TL-PCIE_2_1.CFGMGMTDO28"/>
        <direct input="PCIE_2_1.CFGMGMTDO[29]" name="PCIE_2_1.CFGMGMTDO[29]_to_BLK-TL-PCIE_2_1.CFGMGMTDO29" output="BLK-TL-PCIE_2_1.CFGMGMTDO29"/>
        <direct input="PCIE_2_1.CFGMGMTDO[2]" name="PCIE_2_1.CFGMGMTDO[2]_to_BLK-TL-PCIE_2_1.CFGMGMTDO2" output="BLK-TL-PCIE_2_1.CFGMGMTDO2"/>
        <direct input="PCIE_2_1.CFGMGMTDO[30]" name="PCIE_2_1.CFGMGMTDO[30]_to_BLK-TL-PCIE_2_1.CFGMGMTDO30" output="BLK-TL-PCIE_2_1.CFGMGMTDO30"/>
        <direct input="PCIE_2_1.CFGMGMTDO[31]" name="PCIE_2_1.CFGMGMTDO[31]_to_BLK-TL-PCIE_2_1.CFGMGMTDO31" output="BLK-TL-PCIE_2_1.CFGMGMTDO31"/>
        <direct input="PCIE_2_1.CFGMGMTDO[3]" name="PCIE_2_1.CFGMGMTDO[3]_to_BLK-TL-PCIE_2_1.CFGMGMTDO3" output="BLK-TL-PCIE_2_1.CFGMGMTDO3"/>
        <direct input="PCIE_2_1.CFGMGMTDO[4]" name="PCIE_2_1.CFGMGMTDO[4]_to_BLK-TL-PCIE_2_1.CFGMGMTDO4" output="BLK-TL-PCIE_2_1.CFGMGMTDO4"/>
        <direct input="PCIE_2_1.CFGMGMTDO[5]" name="PCIE_2_1.CFGMGMTDO[5]_to_BLK-TL-PCIE_2_1.CFGMGMTDO5" output="BLK-TL-PCIE_2_1.CFGMGMTDO5"/>
        <direct input="PCIE_2_1.CFGMGMTDO[6]" name="PCIE_2_1.CFGMGMTDO[6]_to_BLK-TL-PCIE_2_1.CFGMGMTDO6" output="BLK-TL-PCIE_2_1.CFGMGMTDO6"/>
        <direct input="PCIE_2_1.CFGMGMTDO[7]" name="PCIE_2_1.CFGMGMTDO[7]_to_BLK-TL-PCIE_2_1.CFGMGMTDO7" output="BLK-TL-PCIE_2_1.CFGMGMTDO7"/>
        <direct input="PCIE_2_1.CFGMGMTDO[8]" name="PCIE_2_1.CFGMGMTDO[8]_to_BLK-TL-PCIE_2_1.CFGMGMTDO8" output="BLK-TL-PCIE_2_1.CFGMGMTDO8"/>
        <direct input="PCIE_2_1.CFGMGMTDO[9]" name="PCIE_2_1.CFGMGMTDO[9]_to_BLK-TL-PCIE_2_1.CFGMGMTDO9" output="BLK-TL-PCIE_2_1.CFGMGMTDO9"/>
        <direct input="PCIE_2_1.CFGMGMTRDWRDONEN" name="PCIE_2_1.CFGMGMTRDWRDONEN_to_BLK-TL-PCIE_2_1.CFGMGMTRDWRDONEN" output="BLK-TL-PCIE_2_1.CFGMGMTRDWRDONEN"/>
        <direct input="PCIE_2_1.CFGMSGDATA[0]" name="PCIE_2_1.CFGMSGDATA[0]_to_BLK-TL-PCIE_2_1.CFGMSGDATA0" output="BLK-TL-PCIE_2_1.CFGMSGDATA0"/>
        <direct input="PCIE_2_1.CFGMSGDATA[10]" name="PCIE_2_1.CFGMSGDATA[10]_to_BLK-TL-PCIE_2_1.CFGMSGDATA10" output="BLK-TL-PCIE_2_1.CFGMSGDATA10"/>
        <direct input="PCIE_2_1.CFGMSGDATA[11]" name="PCIE_2_1.CFGMSGDATA[11]_to_BLK-TL-PCIE_2_1.CFGMSGDATA11" output="BLK-TL-PCIE_2_1.CFGMSGDATA11"/>
        <direct input="PCIE_2_1.CFGMSGDATA[12]" name="PCIE_2_1.CFGMSGDATA[12]_to_BLK-TL-PCIE_2_1.CFGMSGDATA12" output="BLK-TL-PCIE_2_1.CFGMSGDATA12"/>
        <direct input="PCIE_2_1.CFGMSGDATA[13]" name="PCIE_2_1.CFGMSGDATA[13]_to_BLK-TL-PCIE_2_1.CFGMSGDATA13" output="BLK-TL-PCIE_2_1.CFGMSGDATA13"/>
        <direct input="PCIE_2_1.CFGMSGDATA[14]" name="PCIE_2_1.CFGMSGDATA[14]_to_BLK-TL-PCIE_2_1.CFGMSGDATA14" output="BLK-TL-PCIE_2_1.CFGMSGDATA14"/>
        <direct input="PCIE_2_1.CFGMSGDATA[15]" name="PCIE_2_1.CFGMSGDATA[15]_to_BLK-TL-PCIE_2_1.CFGMSGDATA15" output="BLK-TL-PCIE_2_1.CFGMSGDATA15"/>
        <direct input="PCIE_2_1.CFGMSGDATA[1]" name="PCIE_2_1.CFGMSGDATA[1]_to_BLK-TL-PCIE_2_1.CFGMSGDATA1" output="BLK-TL-PCIE_2_1.CFGMSGDATA1"/>
        <direct input="PCIE_2_1.CFGMSGDATA[2]" name="PCIE_2_1.CFGMSGDATA[2]_to_BLK-TL-PCIE_2_1.CFGMSGDATA2" output="BLK-TL-PCIE_2_1.CFGMSGDATA2"/>
        <direct input="PCIE_2_1.CFGMSGDATA[3]" name="PCIE_2_1.CFGMSGDATA[3]_to_BLK-TL-PCIE_2_1.CFGMSGDATA3" output="BLK-TL-PCIE_2_1.CFGMSGDATA3"/>
        <direct input="PCIE_2_1.CFGMSGDATA[4]" name="PCIE_2_1.CFGMSGDATA[4]_to_BLK-TL-PCIE_2_1.CFGMSGDATA4" output="BLK-TL-PCIE_2_1.CFGMSGDATA4"/>
        <direct input="PCIE_2_1.CFGMSGDATA[5]" name="PCIE_2_1.CFGMSGDATA[5]_to_BLK-TL-PCIE_2_1.CFGMSGDATA5" output="BLK-TL-PCIE_2_1.CFGMSGDATA5"/>
        <direct input="PCIE_2_1.CFGMSGDATA[6]" name="PCIE_2_1.CFGMSGDATA[6]_to_BLK-TL-PCIE_2_1.CFGMSGDATA6" output="BLK-TL-PCIE_2_1.CFGMSGDATA6"/>
        <direct input="PCIE_2_1.CFGMSGDATA[7]" name="PCIE_2_1.CFGMSGDATA[7]_to_BLK-TL-PCIE_2_1.CFGMSGDATA7" output="BLK-TL-PCIE_2_1.CFGMSGDATA7"/>
        <direct input="PCIE_2_1.CFGMSGDATA[8]" name="PCIE_2_1.CFGMSGDATA[8]_to_BLK-TL-PCIE_2_1.CFGMSGDATA8" output="BLK-TL-PCIE_2_1.CFGMSGDATA8"/>
        <direct input="PCIE_2_1.CFGMSGDATA[9]" name="PCIE_2_1.CFGMSGDATA[9]_to_BLK-TL-PCIE_2_1.CFGMSGDATA9" output="BLK-TL-PCIE_2_1.CFGMSGDATA9"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDASSERTINTA" name="PCIE_2_1.CFGMSGRECEIVEDASSERTINTA_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTA" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTA"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDASSERTINTB" name="PCIE_2_1.CFGMSGRECEIVEDASSERTINTB_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTB" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTB"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDASSERTINTC" name="PCIE_2_1.CFGMSGRECEIVEDASSERTINTC_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTC" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTC"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDASSERTINTD" name="PCIE_2_1.CFGMSGRECEIVEDASSERTINTD_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTD" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDASSERTINTD"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTA" name="PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTA_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTA" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTA"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTB" name="PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTB_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTB" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTB"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTC" name="PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTC_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTC" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTC"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTD" name="PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTD_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTD" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDDEASSERTINTD"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDERRCOR" name="PCIE_2_1.CFGMSGRECEIVEDERRCOR_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDERRCOR" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDERRCOR"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDERRFATAL" name="PCIE_2_1.CFGMSGRECEIVEDERRFATAL_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDERRFATAL" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDERRFATAL"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDERRNONFATAL" name="PCIE_2_1.CFGMSGRECEIVEDERRNONFATAL_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDERRNONFATAL" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDERRNONFATAL"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDPMASNAK" name="PCIE_2_1.CFGMSGRECEIVEDPMASNAK_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMASNAK" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMASNAK"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDPMETOACK" name="PCIE_2_1.CFGMSGRECEIVEDPMETOACK_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMETOACK" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMETOACK"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDPMETO" name="PCIE_2_1.CFGMSGRECEIVEDPMETO_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMETO" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMETO"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDPMPME" name="PCIE_2_1.CFGMSGRECEIVEDPMPME_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMPME" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDPMPME"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDSETSLOTPOWERLIMIT" name="PCIE_2_1.CFGMSGRECEIVEDSETSLOTPOWERLIMIT_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDSETSLOTPOWERLIMIT" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDSETSLOTPOWERLIMIT"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVEDUNLOCK" name="PCIE_2_1.CFGMSGRECEIVEDUNLOCK_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVEDUNLOCK" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVEDUNLOCK"/>
        <direct input="PCIE_2_1.CFGMSGRECEIVED" name="PCIE_2_1.CFGMSGRECEIVED_to_BLK-TL-PCIE_2_1.CFGMSGRECEIVED" output="BLK-TL-PCIE_2_1.CFGMSGRECEIVED"/>
        <direct input="PCIE_2_1.CFGPCIELINKSTATE[0]" name="PCIE_2_1.CFGPCIELINKSTATE[0]_to_BLK-TL-PCIE_2_1.CFGPCIELINKSTATE0" output="BLK-TL-PCIE_2_1.CFGPCIELINKSTATE0"/>
        <direct input="PCIE_2_1.CFGPCIELINKSTATE[1]" name="PCIE_2_1.CFGPCIELINKSTATE[1]_to_BLK-TL-PCIE_2_1.CFGPCIELINKSTATE1" output="BLK-TL-PCIE_2_1.CFGPCIELINKSTATE1"/>
        <direct input="PCIE_2_1.CFGPCIELINKSTATE[2]" name="PCIE_2_1.CFGPCIELINKSTATE[2]_to_BLK-TL-PCIE_2_1.CFGPCIELINKSTATE2" output="BLK-TL-PCIE_2_1.CFGPCIELINKSTATE2"/>
        <direct input="PCIE_2_1.CFGPMCSRPMEEN" name="PCIE_2_1.CFGPMCSRPMEEN_to_BLK-TL-PCIE_2_1.CFGPMCSRPMEEN" output="BLK-TL-PCIE_2_1.CFGPMCSRPMEEN"/>
        <direct input="PCIE_2_1.CFGPMCSRPMESTATUS" name="PCIE_2_1.CFGPMCSRPMESTATUS_to_BLK-TL-PCIE_2_1.CFGPMCSRPMESTATUS" output="BLK-TL-PCIE_2_1.CFGPMCSRPMESTATUS"/>
        <direct input="PCIE_2_1.CFGPMCSRPOWERSTATE[0]" name="PCIE_2_1.CFGPMCSRPOWERSTATE[0]_to_BLK-TL-PCIE_2_1.CFGPMCSRPOWERSTATE0" output="BLK-TL-PCIE_2_1.CFGPMCSRPOWERSTATE0"/>
        <direct input="PCIE_2_1.CFGPMCSRPOWERSTATE[1]" name="PCIE_2_1.CFGPMCSRPOWERSTATE[1]_to_BLK-TL-PCIE_2_1.CFGPMCSRPOWERSTATE1" output="BLK-TL-PCIE_2_1.CFGPMCSRPOWERSTATE1"/>
        <direct input="PCIE_2_1.CFGPMRCVASREQL1N" name="PCIE_2_1.CFGPMRCVASREQL1N_to_BLK-TL-PCIE_2_1.CFGPMRCVASREQL1N" output="BLK-TL-PCIE_2_1.CFGPMRCVASREQL1N"/>
        <direct input="PCIE_2_1.CFGPMRCVENTERL1N" name="PCIE_2_1.CFGPMRCVENTERL1N_to_BLK-TL-PCIE_2_1.CFGPMRCVENTERL1N" output="BLK-TL-PCIE_2_1.CFGPMRCVENTERL1N"/>
        <direct input="PCIE_2_1.CFGPMRCVENTERL23N" name="PCIE_2_1.CFGPMRCVENTERL23N_to_BLK-TL-PCIE_2_1.CFGPMRCVENTERL23N" output="BLK-TL-PCIE_2_1.CFGPMRCVENTERL23N"/>
        <direct input="PCIE_2_1.CFGPMRCVREQACKN" name="PCIE_2_1.CFGPMRCVREQACKN_to_BLK-TL-PCIE_2_1.CFGPMRCVREQACKN" output="BLK-TL-PCIE_2_1.CFGPMRCVREQACKN"/>
        <direct input="PCIE_2_1.CFGROOTCONTROLPMEINTEN" name="PCIE_2_1.CFGROOTCONTROLPMEINTEN_to_BLK-TL-PCIE_2_1.CFGROOTCONTROLPMEINTEN" output="BLK-TL-PCIE_2_1.CFGROOTCONTROLPMEINTEN"/>
        <direct input="PCIE_2_1.CFGROOTCONTROLSYSERRCORRERREN" name="PCIE_2_1.CFGROOTCONTROLSYSERRCORRERREN_to_BLK-TL-PCIE_2_1.CFGROOTCONTROLSYSERRCORRERREN" output="BLK-TL-PCIE_2_1.CFGROOTCONTROLSYSERRCORRERREN"/>
        <direct input="PCIE_2_1.CFGROOTCONTROLSYSERRFATALERREN" name="PCIE_2_1.CFGROOTCONTROLSYSERRFATALERREN_to_BLK-TL-PCIE_2_1.CFGROOTCONTROLSYSERRFATALERREN" output="BLK-TL-PCIE_2_1.CFGROOTCONTROLSYSERRFATALERREN"/>
        <direct input="PCIE_2_1.CFGROOTCONTROLSYSERRNONFATALERREN" name="PCIE_2_1.CFGROOTCONTROLSYSERRNONFATALERREN_to_BLK-TL-PCIE_2_1.CFGROOTCONTROLSYSERRNONFATALERREN" output="BLK-TL-PCIE_2_1.CFGROOTCONTROLSYSERRNONFATALERREN"/>
        <direct input="PCIE_2_1.CFGSLOTCONTROLELECTROMECHILCTLPULSE" name="PCIE_2_1.CFGSLOTCONTROLELECTROMECHILCTLPULSE_to_BLK-TL-PCIE_2_1.CFGSLOTCONTROLELECTROMECHILCTLPULSE" output="BLK-TL-PCIE_2_1.CFGSLOTCONTROLELECTROMECHILCTLPULSE"/>
        <direct input="PCIE_2_1.CFGTRANSACTIONADDR[0]" name="PCIE_2_1.CFGTRANSACTIONADDR[0]_to_BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR0" output="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR0"/>
        <direct input="PCIE_2_1.CFGTRANSACTIONADDR[1]" name="PCIE_2_1.CFGTRANSACTIONADDR[1]_to_BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR1" output="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR1"/>
        <direct input="PCIE_2_1.CFGTRANSACTIONADDR[2]" name="PCIE_2_1.CFGTRANSACTIONADDR[2]_to_BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR2" output="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR2"/>
        <direct input="PCIE_2_1.CFGTRANSACTIONADDR[3]" name="PCIE_2_1.CFGTRANSACTIONADDR[3]_to_BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR3" output="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR3"/>
        <direct input="PCIE_2_1.CFGTRANSACTIONADDR[4]" name="PCIE_2_1.CFGTRANSACTIONADDR[4]_to_BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR4" output="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR4"/>
        <direct input="PCIE_2_1.CFGTRANSACTIONADDR[5]" name="PCIE_2_1.CFGTRANSACTIONADDR[5]_to_BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR5" output="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR5"/>
        <direct input="PCIE_2_1.CFGTRANSACTIONADDR[6]" name="PCIE_2_1.CFGTRANSACTIONADDR[6]_to_BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR6" output="BLK-TL-PCIE_2_1.CFGTRANSACTIONADDR6"/>
        <direct input="PCIE_2_1.CFGTRANSACTIONTYPE" name="PCIE_2_1.CFGTRANSACTIONTYPE_to_BLK-TL-PCIE_2_1.CFGTRANSACTIONTYPE" output="BLK-TL-PCIE_2_1.CFGTRANSACTIONTYPE"/>
        <direct input="PCIE_2_1.CFGTRANSACTION" name="PCIE_2_1.CFGTRANSACTION_to_BLK-TL-PCIE_2_1.CFGTRANSACTION" output="BLK-TL-PCIE_2_1.CFGTRANSACTION"/>
        <direct input="PCIE_2_1.CFGVCTCVCMAP[0]" name="PCIE_2_1.CFGVCTCVCMAP[0]_to_BLK-TL-PCIE_2_1.CFGVCTCVCMAP0" output="BLK-TL-PCIE_2_1.CFGVCTCVCMAP0"/>
        <direct input="PCIE_2_1.CFGVCTCVCMAP[1]" name="PCIE_2_1.CFGVCTCVCMAP[1]_to_BLK-TL-PCIE_2_1.CFGVCTCVCMAP1" output="BLK-TL-PCIE_2_1.CFGVCTCVCMAP1"/>
        <direct input="PCIE_2_1.CFGVCTCVCMAP[2]" name="PCIE_2_1.CFGVCTCVCMAP[2]_to_BLK-TL-PCIE_2_1.CFGVCTCVCMAP2" output="BLK-TL-PCIE_2_1.CFGVCTCVCMAP2"/>
        <direct input="PCIE_2_1.CFGVCTCVCMAP[3]" name="PCIE_2_1.CFGVCTCVCMAP[3]_to_BLK-TL-PCIE_2_1.CFGVCTCVCMAP3" output="BLK-TL-PCIE_2_1.CFGVCTCVCMAP3"/>
        <direct input="PCIE_2_1.CFGVCTCVCMAP[4]" name="PCIE_2_1.CFGVCTCVCMAP[4]_to_BLK-TL-PCIE_2_1.CFGVCTCVCMAP4" output="BLK-TL-PCIE_2_1.CFGVCTCVCMAP4"/>
        <direct input="PCIE_2_1.CFGVCTCVCMAP[5]" name="PCIE_2_1.CFGVCTCVCMAP[5]_to_BLK-TL-PCIE_2_1.CFGVCTCVCMAP5" output="BLK-TL-PCIE_2_1.CFGVCTCVCMAP5"/>
        <direct input="PCIE_2_1.CFGVCTCVCMAP[6]" name="PCIE_2_1.CFGVCTCVCMAP[6]_to_BLK-TL-PCIE_2_1.CFGVCTCVCMAP6" output="BLK-TL-PCIE_2_1.CFGVCTCVCMAP6"/>
        <direct input="PCIE_2_1.DBGSCLRA" name="PCIE_2_1.DBGSCLRA_to_BLK-TL-PCIE_2_1.DBGSCLRA" output="BLK-TL-PCIE_2_1.DBGSCLRA"/>
        <direct input="PCIE_2_1.DBGSCLRB" name="PCIE_2_1.DBGSCLRB_to_BLK-TL-PCIE_2_1.DBGSCLRB" output="BLK-TL-PCIE_2_1.DBGSCLRB"/>
        <direct input="PCIE_2_1.DBGSCLRC" name="PCIE_2_1.DBGSCLRC_to_BLK-TL-PCIE_2_1.DBGSCLRC" output="BLK-TL-PCIE_2_1.DBGSCLRC"/>
        <direct input="PCIE_2_1.DBGSCLRD" name="PCIE_2_1.DBGSCLRD_to_BLK-TL-PCIE_2_1.DBGSCLRD" output="BLK-TL-PCIE_2_1.DBGSCLRD"/>
        <direct input="PCIE_2_1.DBGSCLRE" name="PCIE_2_1.DBGSCLRE_to_BLK-TL-PCIE_2_1.DBGSCLRE" output="BLK-TL-PCIE_2_1.DBGSCLRE"/>
        <direct input="PCIE_2_1.DBGSCLRF" name="PCIE_2_1.DBGSCLRF_to_BLK-TL-PCIE_2_1.DBGSCLRF" output="BLK-TL-PCIE_2_1.DBGSCLRF"/>
        <direct input="PCIE_2_1.DBGSCLRG" name="PCIE_2_1.DBGSCLRG_to_BLK-TL-PCIE_2_1.DBGSCLRG" output="BLK-TL-PCIE_2_1.DBGSCLRG"/>
        <direct input="PCIE_2_1.DBGSCLRH" name="PCIE_2_1.DBGSCLRH_to_BLK-TL-PCIE_2_1.DBGSCLRH" output="BLK-TL-PCIE_2_1.DBGSCLRH"/>
        <direct input="PCIE_2_1.DBGSCLRI" name="PCIE_2_1.DBGSCLRI_to_BLK-TL-PCIE_2_1.DBGSCLRI" output="BLK-TL-PCIE_2_1.DBGSCLRI"/>
        <direct input="PCIE_2_1.DBGSCLRJ" name="PCIE_2_1.DBGSCLRJ_to_BLK-TL-PCIE_2_1.DBGSCLRJ" output="BLK-TL-PCIE_2_1.DBGSCLRJ"/>
        <direct input="PCIE_2_1.DBGSCLRK" name="PCIE_2_1.DBGSCLRK_to_BLK-TL-PCIE_2_1.DBGSCLRK" output="BLK-TL-PCIE_2_1.DBGSCLRK"/>
        <direct input="PCIE_2_1.DBGVECA[0]" name="PCIE_2_1.DBGVECA[0]_to_BLK-TL-PCIE_2_1.DBGVECA0" output="BLK-TL-PCIE_2_1.DBGVECA0"/>
        <direct input="PCIE_2_1.DBGVECA[10]" name="PCIE_2_1.DBGVECA[10]_to_BLK-TL-PCIE_2_1.DBGVECA10" output="BLK-TL-PCIE_2_1.DBGVECA10"/>
        <direct input="PCIE_2_1.DBGVECA[11]" name="PCIE_2_1.DBGVECA[11]_to_BLK-TL-PCIE_2_1.DBGVECA11" output="BLK-TL-PCIE_2_1.DBGVECA11"/>
        <direct input="PCIE_2_1.DBGVECA[12]" name="PCIE_2_1.DBGVECA[12]_to_BLK-TL-PCIE_2_1.DBGVECA12" output="BLK-TL-PCIE_2_1.DBGVECA12"/>
        <direct input="PCIE_2_1.DBGVECA[13]" name="PCIE_2_1.DBGVECA[13]_to_BLK-TL-PCIE_2_1.DBGVECA13" output="BLK-TL-PCIE_2_1.DBGVECA13"/>
        <direct input="PCIE_2_1.DBGVECA[14]" name="PCIE_2_1.DBGVECA[14]_to_BLK-TL-PCIE_2_1.DBGVECA14" output="BLK-TL-PCIE_2_1.DBGVECA14"/>
        <direct input="PCIE_2_1.DBGVECA[15]" name="PCIE_2_1.DBGVECA[15]_to_BLK-TL-PCIE_2_1.DBGVECA15" output="BLK-TL-PCIE_2_1.DBGVECA15"/>
        <direct input="PCIE_2_1.DBGVECA[16]" name="PCIE_2_1.DBGVECA[16]_to_BLK-TL-PCIE_2_1.DBGVECA16" output="BLK-TL-PCIE_2_1.DBGVECA16"/>
        <direct input="PCIE_2_1.DBGVECA[17]" name="PCIE_2_1.DBGVECA[17]_to_BLK-TL-PCIE_2_1.DBGVECA17" output="BLK-TL-PCIE_2_1.DBGVECA17"/>
        <direct input="PCIE_2_1.DBGVECA[18]" name="PCIE_2_1.DBGVECA[18]_to_BLK-TL-PCIE_2_1.DBGVECA18" output="BLK-TL-PCIE_2_1.DBGVECA18"/>
        <direct input="PCIE_2_1.DBGVECA[19]" name="PCIE_2_1.DBGVECA[19]_to_BLK-TL-PCIE_2_1.DBGVECA19" output="BLK-TL-PCIE_2_1.DBGVECA19"/>
        <direct input="PCIE_2_1.DBGVECA[1]" name="PCIE_2_1.DBGVECA[1]_to_BLK-TL-PCIE_2_1.DBGVECA1" output="BLK-TL-PCIE_2_1.DBGVECA1"/>
        <direct input="PCIE_2_1.DBGVECA[20]" name="PCIE_2_1.DBGVECA[20]_to_BLK-TL-PCIE_2_1.DBGVECA20" output="BLK-TL-PCIE_2_1.DBGVECA20"/>
        <direct input="PCIE_2_1.DBGVECA[21]" name="PCIE_2_1.DBGVECA[21]_to_BLK-TL-PCIE_2_1.DBGVECA21" output="BLK-TL-PCIE_2_1.DBGVECA21"/>
        <direct input="PCIE_2_1.DBGVECA[22]" name="PCIE_2_1.DBGVECA[22]_to_BLK-TL-PCIE_2_1.DBGVECA22" output="BLK-TL-PCIE_2_1.DBGVECA22"/>
        <direct input="PCIE_2_1.DBGVECA[23]" name="PCIE_2_1.DBGVECA[23]_to_BLK-TL-PCIE_2_1.DBGVECA23" output="BLK-TL-PCIE_2_1.DBGVECA23"/>
        <direct input="PCIE_2_1.DBGVECA[24]" name="PCIE_2_1.DBGVECA[24]_to_BLK-TL-PCIE_2_1.DBGVECA24" output="BLK-TL-PCIE_2_1.DBGVECA24"/>
        <direct input="PCIE_2_1.DBGVECA[25]" name="PCIE_2_1.DBGVECA[25]_to_BLK-TL-PCIE_2_1.DBGVECA25" output="BLK-TL-PCIE_2_1.DBGVECA25"/>
        <direct input="PCIE_2_1.DBGVECA[26]" name="PCIE_2_1.DBGVECA[26]_to_BLK-TL-PCIE_2_1.DBGVECA26" output="BLK-TL-PCIE_2_1.DBGVECA26"/>
        <direct input="PCIE_2_1.DBGVECA[27]" name="PCIE_2_1.DBGVECA[27]_to_BLK-TL-PCIE_2_1.DBGVECA27" output="BLK-TL-PCIE_2_1.DBGVECA27"/>
        <direct input="PCIE_2_1.DBGVECA[28]" name="PCIE_2_1.DBGVECA[28]_to_BLK-TL-PCIE_2_1.DBGVECA28" output="BLK-TL-PCIE_2_1.DBGVECA28"/>
        <direct input="PCIE_2_1.DBGVECA[29]" name="PCIE_2_1.DBGVECA[29]_to_BLK-TL-PCIE_2_1.DBGVECA29" output="BLK-TL-PCIE_2_1.DBGVECA29"/>
        <direct input="PCIE_2_1.DBGVECA[2]" name="PCIE_2_1.DBGVECA[2]_to_BLK-TL-PCIE_2_1.DBGVECA2" output="BLK-TL-PCIE_2_1.DBGVECA2"/>
        <direct input="PCIE_2_1.DBGVECA[30]" name="PCIE_2_1.DBGVECA[30]_to_BLK-TL-PCIE_2_1.DBGVECA30" output="BLK-TL-PCIE_2_1.DBGVECA30"/>
        <direct input="PCIE_2_1.DBGVECA[31]" name="PCIE_2_1.DBGVECA[31]_to_BLK-TL-PCIE_2_1.DBGVECA31" output="BLK-TL-PCIE_2_1.DBGVECA31"/>
        <direct input="PCIE_2_1.DBGVECA[32]" name="PCIE_2_1.DBGVECA[32]_to_BLK-TL-PCIE_2_1.DBGVECA32" output="BLK-TL-PCIE_2_1.DBGVECA32"/>
        <direct input="PCIE_2_1.DBGVECA[33]" name="PCIE_2_1.DBGVECA[33]_to_BLK-TL-PCIE_2_1.DBGVECA33" output="BLK-TL-PCIE_2_1.DBGVECA33"/>
        <direct input="PCIE_2_1.DBGVECA[34]" name="PCIE_2_1.DBGVECA[34]_to_BLK-TL-PCIE_2_1.DBGVECA34" output="BLK-TL-PCIE_2_1.DBGVECA34"/>
        <direct input="PCIE_2_1.DBGVECA[35]" name="PCIE_2_1.DBGVECA[35]_to_BLK-TL-PCIE_2_1.DBGVECA35" output="BLK-TL-PCIE_2_1.DBGVECA35"/>
        <direct input="PCIE_2_1.DBGVECA[36]" name="PCIE_2_1.DBGVECA[36]_to_BLK-TL-PCIE_2_1.DBGVECA36" output="BLK-TL-PCIE_2_1.DBGVECA36"/>
        <direct input="PCIE_2_1.DBGVECA[37]" name="PCIE_2_1.DBGVECA[37]_to_BLK-TL-PCIE_2_1.DBGVECA37" output="BLK-TL-PCIE_2_1.DBGVECA37"/>
        <direct input="PCIE_2_1.DBGVECA[38]" name="PCIE_2_1.DBGVECA[38]_to_BLK-TL-PCIE_2_1.DBGVECA38" output="BLK-TL-PCIE_2_1.DBGVECA38"/>
        <direct input="PCIE_2_1.DBGVECA[39]" name="PCIE_2_1.DBGVECA[39]_to_BLK-TL-PCIE_2_1.DBGVECA39" output="BLK-TL-PCIE_2_1.DBGVECA39"/>
        <direct input="PCIE_2_1.DBGVECA[3]" name="PCIE_2_1.DBGVECA[3]_to_BLK-TL-PCIE_2_1.DBGVECA3" output="BLK-TL-PCIE_2_1.DBGVECA3"/>
        <direct input="PCIE_2_1.DBGVECA[40]" name="PCIE_2_1.DBGVECA[40]_to_BLK-TL-PCIE_2_1.DBGVECA40" output="BLK-TL-PCIE_2_1.DBGVECA40"/>
        <direct input="PCIE_2_1.DBGVECA[41]" name="PCIE_2_1.DBGVECA[41]_to_BLK-TL-PCIE_2_1.DBGVECA41" output="BLK-TL-PCIE_2_1.DBGVECA41"/>
        <direct input="PCIE_2_1.DBGVECA[42]" name="PCIE_2_1.DBGVECA[42]_to_BLK-TL-PCIE_2_1.DBGVECA42" output="BLK-TL-PCIE_2_1.DBGVECA42"/>
        <direct input="PCIE_2_1.DBGVECA[43]" name="PCIE_2_1.DBGVECA[43]_to_BLK-TL-PCIE_2_1.DBGVECA43" output="BLK-TL-PCIE_2_1.DBGVECA43"/>
        <direct input="PCIE_2_1.DBGVECA[44]" name="PCIE_2_1.DBGVECA[44]_to_BLK-TL-PCIE_2_1.DBGVECA44" output="BLK-TL-PCIE_2_1.DBGVECA44"/>
        <direct input="PCIE_2_1.DBGVECA[45]" name="PCIE_2_1.DBGVECA[45]_to_BLK-TL-PCIE_2_1.DBGVECA45" output="BLK-TL-PCIE_2_1.DBGVECA45"/>
        <direct input="PCIE_2_1.DBGVECA[46]" name="PCIE_2_1.DBGVECA[46]_to_BLK-TL-PCIE_2_1.DBGVECA46" output="BLK-TL-PCIE_2_1.DBGVECA46"/>
        <direct input="PCIE_2_1.DBGVECA[47]" name="PCIE_2_1.DBGVECA[47]_to_BLK-TL-PCIE_2_1.DBGVECA47" output="BLK-TL-PCIE_2_1.DBGVECA47"/>
        <direct input="PCIE_2_1.DBGVECA[48]" name="PCIE_2_1.DBGVECA[48]_to_BLK-TL-PCIE_2_1.DBGVECA48" output="BLK-TL-PCIE_2_1.DBGVECA48"/>
        <direct input="PCIE_2_1.DBGVECA[49]" name="PCIE_2_1.DBGVECA[49]_to_BLK-TL-PCIE_2_1.DBGVECA49" output="BLK-TL-PCIE_2_1.DBGVECA49"/>
        <direct input="PCIE_2_1.DBGVECA[4]" name="PCIE_2_1.DBGVECA[4]_to_BLK-TL-PCIE_2_1.DBGVECA4" output="BLK-TL-PCIE_2_1.DBGVECA4"/>
        <direct input="PCIE_2_1.DBGVECA[50]" name="PCIE_2_1.DBGVECA[50]_to_BLK-TL-PCIE_2_1.DBGVECA50" output="BLK-TL-PCIE_2_1.DBGVECA50"/>
        <direct input="PCIE_2_1.DBGVECA[51]" name="PCIE_2_1.DBGVECA[51]_to_BLK-TL-PCIE_2_1.DBGVECA51" output="BLK-TL-PCIE_2_1.DBGVECA51"/>
        <direct input="PCIE_2_1.DBGVECA[52]" name="PCIE_2_1.DBGVECA[52]_to_BLK-TL-PCIE_2_1.DBGVECA52" output="BLK-TL-PCIE_2_1.DBGVECA52"/>
        <direct input="PCIE_2_1.DBGVECA[53]" name="PCIE_2_1.DBGVECA[53]_to_BLK-TL-PCIE_2_1.DBGVECA53" output="BLK-TL-PCIE_2_1.DBGVECA53"/>
        <direct input="PCIE_2_1.DBGVECA[54]" name="PCIE_2_1.DBGVECA[54]_to_BLK-TL-PCIE_2_1.DBGVECA54" output="BLK-TL-PCIE_2_1.DBGVECA54"/>
        <direct input="PCIE_2_1.DBGVECA[55]" name="PCIE_2_1.DBGVECA[55]_to_BLK-TL-PCIE_2_1.DBGVECA55" output="BLK-TL-PCIE_2_1.DBGVECA55"/>
        <direct input="PCIE_2_1.DBGVECA[56]" name="PCIE_2_1.DBGVECA[56]_to_BLK-TL-PCIE_2_1.DBGVECA56" output="BLK-TL-PCIE_2_1.DBGVECA56"/>
        <direct input="PCIE_2_1.DBGVECA[57]" name="PCIE_2_1.DBGVECA[57]_to_BLK-TL-PCIE_2_1.DBGVECA57" output="BLK-TL-PCIE_2_1.DBGVECA57"/>
        <direct input="PCIE_2_1.DBGVECA[58]" name="PCIE_2_1.DBGVECA[58]_to_BLK-TL-PCIE_2_1.DBGVECA58" output="BLK-TL-PCIE_2_1.DBGVECA58"/>
        <direct input="PCIE_2_1.DBGVECA[59]" name="PCIE_2_1.DBGVECA[59]_to_BLK-TL-PCIE_2_1.DBGVECA59" output="BLK-TL-PCIE_2_1.DBGVECA59"/>
        <direct input="PCIE_2_1.DBGVECA[5]" name="PCIE_2_1.DBGVECA[5]_to_BLK-TL-PCIE_2_1.DBGVECA5" output="BLK-TL-PCIE_2_1.DBGVECA5"/>
        <direct input="PCIE_2_1.DBGVECA[60]" name="PCIE_2_1.DBGVECA[60]_to_BLK-TL-PCIE_2_1.DBGVECA60" output="BLK-TL-PCIE_2_1.DBGVECA60"/>
        <direct input="PCIE_2_1.DBGVECA[61]" name="PCIE_2_1.DBGVECA[61]_to_BLK-TL-PCIE_2_1.DBGVECA61" output="BLK-TL-PCIE_2_1.DBGVECA61"/>
        <direct input="PCIE_2_1.DBGVECA[62]" name="PCIE_2_1.DBGVECA[62]_to_BLK-TL-PCIE_2_1.DBGVECA62" output="BLK-TL-PCIE_2_1.DBGVECA62"/>
        <direct input="PCIE_2_1.DBGVECA[63]" name="PCIE_2_1.DBGVECA[63]_to_BLK-TL-PCIE_2_1.DBGVECA63" output="BLK-TL-PCIE_2_1.DBGVECA63"/>
        <direct input="PCIE_2_1.DBGVECA[6]" name="PCIE_2_1.DBGVECA[6]_to_BLK-TL-PCIE_2_1.DBGVECA6" output="BLK-TL-PCIE_2_1.DBGVECA6"/>
        <direct input="PCIE_2_1.DBGVECA[7]" name="PCIE_2_1.DBGVECA[7]_to_BLK-TL-PCIE_2_1.DBGVECA7" output="BLK-TL-PCIE_2_1.DBGVECA7"/>
        <direct input="PCIE_2_1.DBGVECA[8]" name="PCIE_2_1.DBGVECA[8]_to_BLK-TL-PCIE_2_1.DBGVECA8" output="BLK-TL-PCIE_2_1.DBGVECA8"/>
        <direct input="PCIE_2_1.DBGVECA[9]" name="PCIE_2_1.DBGVECA[9]_to_BLK-TL-PCIE_2_1.DBGVECA9" output="BLK-TL-PCIE_2_1.DBGVECA9"/>
        <direct input="PCIE_2_1.DBGVECB[0]" name="PCIE_2_1.DBGVECB[0]_to_BLK-TL-PCIE_2_1.DBGVECB0" output="BLK-TL-PCIE_2_1.DBGVECB0"/>
        <direct input="PCIE_2_1.DBGVECB[10]" name="PCIE_2_1.DBGVECB[10]_to_BLK-TL-PCIE_2_1.DBGVECB10" output="BLK-TL-PCIE_2_1.DBGVECB10"/>
        <direct input="PCIE_2_1.DBGVECB[11]" name="PCIE_2_1.DBGVECB[11]_to_BLK-TL-PCIE_2_1.DBGVECB11" output="BLK-TL-PCIE_2_1.DBGVECB11"/>
        <direct input="PCIE_2_1.DBGVECB[12]" name="PCIE_2_1.DBGVECB[12]_to_BLK-TL-PCIE_2_1.DBGVECB12" output="BLK-TL-PCIE_2_1.DBGVECB12"/>
        <direct input="PCIE_2_1.DBGVECB[13]" name="PCIE_2_1.DBGVECB[13]_to_BLK-TL-PCIE_2_1.DBGVECB13" output="BLK-TL-PCIE_2_1.DBGVECB13"/>
        <direct input="PCIE_2_1.DBGVECB[14]" name="PCIE_2_1.DBGVECB[14]_to_BLK-TL-PCIE_2_1.DBGVECB14" output="BLK-TL-PCIE_2_1.DBGVECB14"/>
        <direct input="PCIE_2_1.DBGVECB[15]" name="PCIE_2_1.DBGVECB[15]_to_BLK-TL-PCIE_2_1.DBGVECB15" output="BLK-TL-PCIE_2_1.DBGVECB15"/>
        <direct input="PCIE_2_1.DBGVECB[16]" name="PCIE_2_1.DBGVECB[16]_to_BLK-TL-PCIE_2_1.DBGVECB16" output="BLK-TL-PCIE_2_1.DBGVECB16"/>
        <direct input="PCIE_2_1.DBGVECB[17]" name="PCIE_2_1.DBGVECB[17]_to_BLK-TL-PCIE_2_1.DBGVECB17" output="BLK-TL-PCIE_2_1.DBGVECB17"/>
        <direct input="PCIE_2_1.DBGVECB[18]" name="PCIE_2_1.DBGVECB[18]_to_BLK-TL-PCIE_2_1.DBGVECB18" output="BLK-TL-PCIE_2_1.DBGVECB18"/>
        <direct input="PCIE_2_1.DBGVECB[19]" name="PCIE_2_1.DBGVECB[19]_to_BLK-TL-PCIE_2_1.DBGVECB19" output="BLK-TL-PCIE_2_1.DBGVECB19"/>
        <direct input="PCIE_2_1.DBGVECB[1]" name="PCIE_2_1.DBGVECB[1]_to_BLK-TL-PCIE_2_1.DBGVECB1" output="BLK-TL-PCIE_2_1.DBGVECB1"/>
        <direct input="PCIE_2_1.DBGVECB[20]" name="PCIE_2_1.DBGVECB[20]_to_BLK-TL-PCIE_2_1.DBGVECB20" output="BLK-TL-PCIE_2_1.DBGVECB20"/>
        <direct input="PCIE_2_1.DBGVECB[21]" name="PCIE_2_1.DBGVECB[21]_to_BLK-TL-PCIE_2_1.DBGVECB21" output="BLK-TL-PCIE_2_1.DBGVECB21"/>
        <direct input="PCIE_2_1.DBGVECB[22]" name="PCIE_2_1.DBGVECB[22]_to_BLK-TL-PCIE_2_1.DBGVECB22" output="BLK-TL-PCIE_2_1.DBGVECB22"/>
        <direct input="PCIE_2_1.DBGVECB[23]" name="PCIE_2_1.DBGVECB[23]_to_BLK-TL-PCIE_2_1.DBGVECB23" output="BLK-TL-PCIE_2_1.DBGVECB23"/>
        <direct input="PCIE_2_1.DBGVECB[24]" name="PCIE_2_1.DBGVECB[24]_to_BLK-TL-PCIE_2_1.DBGVECB24" output="BLK-TL-PCIE_2_1.DBGVECB24"/>
        <direct input="PCIE_2_1.DBGVECB[25]" name="PCIE_2_1.DBGVECB[25]_to_BLK-TL-PCIE_2_1.DBGVECB25" output="BLK-TL-PCIE_2_1.DBGVECB25"/>
        <direct input="PCIE_2_1.DBGVECB[26]" name="PCIE_2_1.DBGVECB[26]_to_BLK-TL-PCIE_2_1.DBGVECB26" output="BLK-TL-PCIE_2_1.DBGVECB26"/>
        <direct input="PCIE_2_1.DBGVECB[27]" name="PCIE_2_1.DBGVECB[27]_to_BLK-TL-PCIE_2_1.DBGVECB27" output="BLK-TL-PCIE_2_1.DBGVECB27"/>
        <direct input="PCIE_2_1.DBGVECB[28]" name="PCIE_2_1.DBGVECB[28]_to_BLK-TL-PCIE_2_1.DBGVECB28" output="BLK-TL-PCIE_2_1.DBGVECB28"/>
        <direct input="PCIE_2_1.DBGVECB[29]" name="PCIE_2_1.DBGVECB[29]_to_BLK-TL-PCIE_2_1.DBGVECB29" output="BLK-TL-PCIE_2_1.DBGVECB29"/>
        <direct input="PCIE_2_1.DBGVECB[2]" name="PCIE_2_1.DBGVECB[2]_to_BLK-TL-PCIE_2_1.DBGVECB2" output="BLK-TL-PCIE_2_1.DBGVECB2"/>
        <direct input="PCIE_2_1.DBGVECB[30]" name="PCIE_2_1.DBGVECB[30]_to_BLK-TL-PCIE_2_1.DBGVECB30" output="BLK-TL-PCIE_2_1.DBGVECB30"/>
        <direct input="PCIE_2_1.DBGVECB[31]" name="PCIE_2_1.DBGVECB[31]_to_BLK-TL-PCIE_2_1.DBGVECB31" output="BLK-TL-PCIE_2_1.DBGVECB31"/>
        <direct input="PCIE_2_1.DBGVECB[32]" name="PCIE_2_1.DBGVECB[32]_to_BLK-TL-PCIE_2_1.DBGVECB32" output="BLK-TL-PCIE_2_1.DBGVECB32"/>
        <direct input="PCIE_2_1.DBGVECB[33]" name="PCIE_2_1.DBGVECB[33]_to_BLK-TL-PCIE_2_1.DBGVECB33" output="BLK-TL-PCIE_2_1.DBGVECB33"/>
        <direct input="PCIE_2_1.DBGVECB[34]" name="PCIE_2_1.DBGVECB[34]_to_BLK-TL-PCIE_2_1.DBGVECB34" output="BLK-TL-PCIE_2_1.DBGVECB34"/>
        <direct input="PCIE_2_1.DBGVECB[35]" name="PCIE_2_1.DBGVECB[35]_to_BLK-TL-PCIE_2_1.DBGVECB35" output="BLK-TL-PCIE_2_1.DBGVECB35"/>
        <direct input="PCIE_2_1.DBGVECB[36]" name="PCIE_2_1.DBGVECB[36]_to_BLK-TL-PCIE_2_1.DBGVECB36" output="BLK-TL-PCIE_2_1.DBGVECB36"/>
        <direct input="PCIE_2_1.DBGVECB[37]" name="PCIE_2_1.DBGVECB[37]_to_BLK-TL-PCIE_2_1.DBGVECB37" output="BLK-TL-PCIE_2_1.DBGVECB37"/>
        <direct input="PCIE_2_1.DBGVECB[38]" name="PCIE_2_1.DBGVECB[38]_to_BLK-TL-PCIE_2_1.DBGVECB38" output="BLK-TL-PCIE_2_1.DBGVECB38"/>
        <direct input="PCIE_2_1.DBGVECB[39]" name="PCIE_2_1.DBGVECB[39]_to_BLK-TL-PCIE_2_1.DBGVECB39" output="BLK-TL-PCIE_2_1.DBGVECB39"/>
        <direct input="PCIE_2_1.DBGVECB[3]" name="PCIE_2_1.DBGVECB[3]_to_BLK-TL-PCIE_2_1.DBGVECB3" output="BLK-TL-PCIE_2_1.DBGVECB3"/>
        <direct input="PCIE_2_1.DBGVECB[40]" name="PCIE_2_1.DBGVECB[40]_to_BLK-TL-PCIE_2_1.DBGVECB40" output="BLK-TL-PCIE_2_1.DBGVECB40"/>
        <direct input="PCIE_2_1.DBGVECB[41]" name="PCIE_2_1.DBGVECB[41]_to_BLK-TL-PCIE_2_1.DBGVECB41" output="BLK-TL-PCIE_2_1.DBGVECB41"/>
        <direct input="PCIE_2_1.DBGVECB[42]" name="PCIE_2_1.DBGVECB[42]_to_BLK-TL-PCIE_2_1.DBGVECB42" output="BLK-TL-PCIE_2_1.DBGVECB42"/>
        <direct input="PCIE_2_1.DBGVECB[43]" name="PCIE_2_1.DBGVECB[43]_to_BLK-TL-PCIE_2_1.DBGVECB43" output="BLK-TL-PCIE_2_1.DBGVECB43"/>
        <direct input="PCIE_2_1.DBGVECB[44]" name="PCIE_2_1.DBGVECB[44]_to_BLK-TL-PCIE_2_1.DBGVECB44" output="BLK-TL-PCIE_2_1.DBGVECB44"/>
        <direct input="PCIE_2_1.DBGVECB[45]" name="PCIE_2_1.DBGVECB[45]_to_BLK-TL-PCIE_2_1.DBGVECB45" output="BLK-TL-PCIE_2_1.DBGVECB45"/>
        <direct input="PCIE_2_1.DBGVECB[46]" name="PCIE_2_1.DBGVECB[46]_to_BLK-TL-PCIE_2_1.DBGVECB46" output="BLK-TL-PCIE_2_1.DBGVECB46"/>
        <direct input="PCIE_2_1.DBGVECB[47]" name="PCIE_2_1.DBGVECB[47]_to_BLK-TL-PCIE_2_1.DBGVECB47" output="BLK-TL-PCIE_2_1.DBGVECB47"/>
        <direct input="PCIE_2_1.DBGVECB[48]" name="PCIE_2_1.DBGVECB[48]_to_BLK-TL-PCIE_2_1.DBGVECB48" output="BLK-TL-PCIE_2_1.DBGVECB48"/>
        <direct input="PCIE_2_1.DBGVECB[49]" name="PCIE_2_1.DBGVECB[49]_to_BLK-TL-PCIE_2_1.DBGVECB49" output="BLK-TL-PCIE_2_1.DBGVECB49"/>
        <direct input="PCIE_2_1.DBGVECB[4]" name="PCIE_2_1.DBGVECB[4]_to_BLK-TL-PCIE_2_1.DBGVECB4" output="BLK-TL-PCIE_2_1.DBGVECB4"/>
        <direct input="PCIE_2_1.DBGVECB[50]" name="PCIE_2_1.DBGVECB[50]_to_BLK-TL-PCIE_2_1.DBGVECB50" output="BLK-TL-PCIE_2_1.DBGVECB50"/>
        <direct input="PCIE_2_1.DBGVECB[51]" name="PCIE_2_1.DBGVECB[51]_to_BLK-TL-PCIE_2_1.DBGVECB51" output="BLK-TL-PCIE_2_1.DBGVECB51"/>
        <direct input="PCIE_2_1.DBGVECB[52]" name="PCIE_2_1.DBGVECB[52]_to_BLK-TL-PCIE_2_1.DBGVECB52" output="BLK-TL-PCIE_2_1.DBGVECB52"/>
        <direct input="PCIE_2_1.DBGVECB[53]" name="PCIE_2_1.DBGVECB[53]_to_BLK-TL-PCIE_2_1.DBGVECB53" output="BLK-TL-PCIE_2_1.DBGVECB53"/>
        <direct input="PCIE_2_1.DBGVECB[54]" name="PCIE_2_1.DBGVECB[54]_to_BLK-TL-PCIE_2_1.DBGVECB54" output="BLK-TL-PCIE_2_1.DBGVECB54"/>
        <direct input="PCIE_2_1.DBGVECB[55]" name="PCIE_2_1.DBGVECB[55]_to_BLK-TL-PCIE_2_1.DBGVECB55" output="BLK-TL-PCIE_2_1.DBGVECB55"/>
        <direct input="PCIE_2_1.DBGVECB[56]" name="PCIE_2_1.DBGVECB[56]_to_BLK-TL-PCIE_2_1.DBGVECB56" output="BLK-TL-PCIE_2_1.DBGVECB56"/>
        <direct input="PCIE_2_1.DBGVECB[57]" name="PCIE_2_1.DBGVECB[57]_to_BLK-TL-PCIE_2_1.DBGVECB57" output="BLK-TL-PCIE_2_1.DBGVECB57"/>
        <direct input="PCIE_2_1.DBGVECB[58]" name="PCIE_2_1.DBGVECB[58]_to_BLK-TL-PCIE_2_1.DBGVECB58" output="BLK-TL-PCIE_2_1.DBGVECB58"/>
        <direct input="PCIE_2_1.DBGVECB[59]" name="PCIE_2_1.DBGVECB[59]_to_BLK-TL-PCIE_2_1.DBGVECB59" output="BLK-TL-PCIE_2_1.DBGVECB59"/>
        <direct input="PCIE_2_1.DBGVECB[5]" name="PCIE_2_1.DBGVECB[5]_to_BLK-TL-PCIE_2_1.DBGVECB5" output="BLK-TL-PCIE_2_1.DBGVECB5"/>
        <direct input="PCIE_2_1.DBGVECB[60]" name="PCIE_2_1.DBGVECB[60]_to_BLK-TL-PCIE_2_1.DBGVECB60" output="BLK-TL-PCIE_2_1.DBGVECB60"/>
        <direct input="PCIE_2_1.DBGVECB[61]" name="PCIE_2_1.DBGVECB[61]_to_BLK-TL-PCIE_2_1.DBGVECB61" output="BLK-TL-PCIE_2_1.DBGVECB61"/>
        <direct input="PCIE_2_1.DBGVECB[62]" name="PCIE_2_1.DBGVECB[62]_to_BLK-TL-PCIE_2_1.DBGVECB62" output="BLK-TL-PCIE_2_1.DBGVECB62"/>
        <direct input="PCIE_2_1.DBGVECB[63]" name="PCIE_2_1.DBGVECB[63]_to_BLK-TL-PCIE_2_1.DBGVECB63" output="BLK-TL-PCIE_2_1.DBGVECB63"/>
        <direct input="PCIE_2_1.DBGVECB[6]" name="PCIE_2_1.DBGVECB[6]_to_BLK-TL-PCIE_2_1.DBGVECB6" output="BLK-TL-PCIE_2_1.DBGVECB6"/>
        <direct input="PCIE_2_1.DBGVECB[7]" name="PCIE_2_1.DBGVECB[7]_to_BLK-TL-PCIE_2_1.DBGVECB7" output="BLK-TL-PCIE_2_1.DBGVECB7"/>
        <direct input="PCIE_2_1.DBGVECB[8]" name="PCIE_2_1.DBGVECB[8]_to_BLK-TL-PCIE_2_1.DBGVECB8" output="BLK-TL-PCIE_2_1.DBGVECB8"/>
        <direct input="PCIE_2_1.DBGVECB[9]" name="PCIE_2_1.DBGVECB[9]_to_BLK-TL-PCIE_2_1.DBGVECB9" output="BLK-TL-PCIE_2_1.DBGVECB9"/>
        <direct input="PCIE_2_1.DBGVECC[0]" name="PCIE_2_1.DBGVECC[0]_to_BLK-TL-PCIE_2_1.DBGVECC0" output="BLK-TL-PCIE_2_1.DBGVECC0"/>
        <direct input="PCIE_2_1.DBGVECC[10]" name="PCIE_2_1.DBGVECC[10]_to_BLK-TL-PCIE_2_1.DBGVECC10" output="BLK-TL-PCIE_2_1.DBGVECC10"/>
        <direct input="PCIE_2_1.DBGVECC[11]" name="PCIE_2_1.DBGVECC[11]_to_BLK-TL-PCIE_2_1.DBGVECC11" output="BLK-TL-PCIE_2_1.DBGVECC11"/>
        <direct input="PCIE_2_1.DBGVECC[1]" name="PCIE_2_1.DBGVECC[1]_to_BLK-TL-PCIE_2_1.DBGVECC1" output="BLK-TL-PCIE_2_1.DBGVECC1"/>
        <direct input="PCIE_2_1.DBGVECC[2]" name="PCIE_2_1.DBGVECC[2]_to_BLK-TL-PCIE_2_1.DBGVECC2" output="BLK-TL-PCIE_2_1.DBGVECC2"/>
        <direct input="PCIE_2_1.DBGVECC[3]" name="PCIE_2_1.DBGVECC[3]_to_BLK-TL-PCIE_2_1.DBGVECC3" output="BLK-TL-PCIE_2_1.DBGVECC3"/>
        <direct input="PCIE_2_1.DBGVECC[4]" name="PCIE_2_1.DBGVECC[4]_to_BLK-TL-PCIE_2_1.DBGVECC4" output="BLK-TL-PCIE_2_1.DBGVECC4"/>
        <direct input="PCIE_2_1.DBGVECC[5]" name="PCIE_2_1.DBGVECC[5]_to_BLK-TL-PCIE_2_1.DBGVECC5" output="BLK-TL-PCIE_2_1.DBGVECC5"/>
        <direct input="PCIE_2_1.DBGVECC[6]" name="PCIE_2_1.DBGVECC[6]_to_BLK-TL-PCIE_2_1.DBGVECC6" output="BLK-TL-PCIE_2_1.DBGVECC6"/>
        <direct input="PCIE_2_1.DBGVECC[7]" name="PCIE_2_1.DBGVECC[7]_to_BLK-TL-PCIE_2_1.DBGVECC7" output="BLK-TL-PCIE_2_1.DBGVECC7"/>
        <direct input="PCIE_2_1.DBGVECC[8]" name="PCIE_2_1.DBGVECC[8]_to_BLK-TL-PCIE_2_1.DBGVECC8" output="BLK-TL-PCIE_2_1.DBGVECC8"/>
        <direct input="PCIE_2_1.DBGVECC[9]" name="PCIE_2_1.DBGVECC[9]_to_BLK-TL-PCIE_2_1.DBGVECC9" output="BLK-TL-PCIE_2_1.DBGVECC9"/>
        <direct input="PCIE_2_1.DRPDO[0]" name="PCIE_2_1.DRPDO[0]_to_BLK-TL-PCIE_2_1.DRPDO0" output="BLK-TL-PCIE_2_1.DRPDO0"/>
        <direct input="PCIE_2_1.DRPDO[10]" name="PCIE_2_1.DRPDO[10]_to_BLK-TL-PCIE_2_1.DRPDO10" output="BLK-TL-PCIE_2_1.DRPDO10"/>
        <direct input="PCIE_2_1.DRPDO[11]" name="PCIE_2_1.DRPDO[11]_to_BLK-TL-PCIE_2_1.DRPDO11" output="BLK-TL-PCIE_2_1.DRPDO11"/>
        <direct input="PCIE_2_1.DRPDO[12]" name="PCIE_2_1.DRPDO[12]_to_BLK-TL-PCIE_2_1.DRPDO12" output="BLK-TL-PCIE_2_1.DRPDO12"/>
        <direct input="PCIE_2_1.DRPDO[13]" name="PCIE_2_1.DRPDO[13]_to_BLK-TL-PCIE_2_1.DRPDO13" output="BLK-TL-PCIE_2_1.DRPDO13"/>
        <direct input="PCIE_2_1.DRPDO[14]" name="PCIE_2_1.DRPDO[14]_to_BLK-TL-PCIE_2_1.DRPDO14" output="BLK-TL-PCIE_2_1.DRPDO14"/>
        <direct input="PCIE_2_1.DRPDO[15]" name="PCIE_2_1.DRPDO[15]_to_BLK-TL-PCIE_2_1.DRPDO15" output="BLK-TL-PCIE_2_1.DRPDO15"/>
        <direct input="PCIE_2_1.DRPDO[1]" name="PCIE_2_1.DRPDO[1]_to_BLK-TL-PCIE_2_1.DRPDO1" output="BLK-TL-PCIE_2_1.DRPDO1"/>
        <direct input="PCIE_2_1.DRPDO[2]" name="PCIE_2_1.DRPDO[2]_to_BLK-TL-PCIE_2_1.DRPDO2" output="BLK-TL-PCIE_2_1.DRPDO2"/>
        <direct input="PCIE_2_1.DRPDO[3]" name="PCIE_2_1.DRPDO[3]_to_BLK-TL-PCIE_2_1.DRPDO3" output="BLK-TL-PCIE_2_1.DRPDO3"/>
        <direct input="PCIE_2_1.DRPDO[4]" name="PCIE_2_1.DRPDO[4]_to_BLK-TL-PCIE_2_1.DRPDO4" output="BLK-TL-PCIE_2_1.DRPDO4"/>
        <direct input="PCIE_2_1.DRPDO[5]" name="PCIE_2_1.DRPDO[5]_to_BLK-TL-PCIE_2_1.DRPDO5" output="BLK-TL-PCIE_2_1.DRPDO5"/>
        <direct input="PCIE_2_1.DRPDO[6]" name="PCIE_2_1.DRPDO[6]_to_BLK-TL-PCIE_2_1.DRPDO6" output="BLK-TL-PCIE_2_1.DRPDO6"/>
        <direct input="PCIE_2_1.DRPDO[7]" name="PCIE_2_1.DRPDO[7]_to_BLK-TL-PCIE_2_1.DRPDO7" output="BLK-TL-PCIE_2_1.DRPDO7"/>
        <direct input="PCIE_2_1.DRPDO[8]" name="PCIE_2_1.DRPDO[8]_to_BLK-TL-PCIE_2_1.DRPDO8" output="BLK-TL-PCIE_2_1.DRPDO8"/>
        <direct input="PCIE_2_1.DRPDO[9]" name="PCIE_2_1.DRPDO[9]_to_BLK-TL-PCIE_2_1.DRPDO9" output="BLK-TL-PCIE_2_1.DRPDO9"/>
        <direct input="PCIE_2_1.DRPRDY" name="PCIE_2_1.DRPRDY_to_BLK-TL-PCIE_2_1.DRPRDY" output="BLK-TL-PCIE_2_1.DRPRDY"/>
        <direct input="PCIE_2_1.LL2BADDLLPERR" name="PCIE_2_1.LL2BADDLLPERR_to_BLK-TL-PCIE_2_1.LL2BADDLLPERR" output="BLK-TL-PCIE_2_1.LL2BADDLLPERR"/>
        <direct input="PCIE_2_1.LL2BADTLPERR" name="PCIE_2_1.LL2BADTLPERR_to_BLK-TL-PCIE_2_1.LL2BADTLPERR" output="BLK-TL-PCIE_2_1.LL2BADTLPERR"/>
        <direct input="PCIE_2_1.LL2LINKSTATUS[0]" name="PCIE_2_1.LL2LINKSTATUS[0]_to_BLK-TL-PCIE_2_1.LL2LINKSTATUS0" output="BLK-TL-PCIE_2_1.LL2LINKSTATUS0"/>
        <direct input="PCIE_2_1.LL2LINKSTATUS[1]" name="PCIE_2_1.LL2LINKSTATUS[1]_to_BLK-TL-PCIE_2_1.LL2LINKSTATUS1" output="BLK-TL-PCIE_2_1.LL2LINKSTATUS1"/>
        <direct input="PCIE_2_1.LL2LINKSTATUS[2]" name="PCIE_2_1.LL2LINKSTATUS[2]_to_BLK-TL-PCIE_2_1.LL2LINKSTATUS2" output="BLK-TL-PCIE_2_1.LL2LINKSTATUS2"/>
        <direct input="PCIE_2_1.LL2LINKSTATUS[3]" name="PCIE_2_1.LL2LINKSTATUS[3]_to_BLK-TL-PCIE_2_1.LL2LINKSTATUS3" output="BLK-TL-PCIE_2_1.LL2LINKSTATUS3"/>
        <direct input="PCIE_2_1.LL2LINKSTATUS[4]" name="PCIE_2_1.LL2LINKSTATUS[4]_to_BLK-TL-PCIE_2_1.LL2LINKSTATUS4" output="BLK-TL-PCIE_2_1.LL2LINKSTATUS4"/>
        <direct input="PCIE_2_1.LL2PROTOCOLERR" name="PCIE_2_1.LL2PROTOCOLERR_to_BLK-TL-PCIE_2_1.LL2PROTOCOLERR" output="BLK-TL-PCIE_2_1.LL2PROTOCOLERR"/>
        <direct input="PCIE_2_1.LL2RECEIVERERR" name="PCIE_2_1.LL2RECEIVERERR_to_BLK-TL-PCIE_2_1.LL2RECEIVERERR" output="BLK-TL-PCIE_2_1.LL2RECEIVERERR"/>
        <direct input="PCIE_2_1.LL2REPLAYROERR" name="PCIE_2_1.LL2REPLAYROERR_to_BLK-TL-PCIE_2_1.LL2REPLAYROERR" output="BLK-TL-PCIE_2_1.LL2REPLAYROERR"/>
        <direct input="PCIE_2_1.LL2REPLAYTOERR" name="PCIE_2_1.LL2REPLAYTOERR_to_BLK-TL-PCIE_2_1.LL2REPLAYTOERR" output="BLK-TL-PCIE_2_1.LL2REPLAYTOERR"/>
        <direct input="PCIE_2_1.LL2SUSPENDOK" name="PCIE_2_1.LL2SUSPENDOK_to_BLK-TL-PCIE_2_1.LL2SUSPENDOK" output="BLK-TL-PCIE_2_1.LL2SUSPENDOK"/>
        <direct input="PCIE_2_1.LL2TFCINIT1SEQ" name="PCIE_2_1.LL2TFCINIT1SEQ_to_BLK-TL-PCIE_2_1.LL2TFCINIT1SEQ" output="BLK-TL-PCIE_2_1.LL2TFCINIT1SEQ"/>
        <direct input="PCIE_2_1.LL2TFCINIT2SEQ" name="PCIE_2_1.LL2TFCINIT2SEQ_to_BLK-TL-PCIE_2_1.LL2TFCINIT2SEQ" output="BLK-TL-PCIE_2_1.LL2TFCINIT2SEQ"/>
        <direct input="PCIE_2_1.LL2TXIDLE" name="PCIE_2_1.LL2TXIDLE_to_BLK-TL-PCIE_2_1.LL2TXIDLE" output="BLK-TL-PCIE_2_1.LL2TXIDLE"/>
        <direct input="PCIE_2_1.LNKCLKEN" name="PCIE_2_1.LNKCLKEN_to_BLK-TL-PCIE_2_1.LNKCLKEN" output="BLK-TL-PCIE_2_1.LNKCLKEN"/>
        <direct input="PCIE_2_1.MIMRXRADDR[0]" name="PCIE_2_1.MIMRXRADDR[0]_to_BLK-TL-PCIE_2_1.MIMRXRADDR0" output="BLK-TL-PCIE_2_1.MIMRXRADDR0"/>
        <direct input="PCIE_2_1.MIMRXRADDR[10]" name="PCIE_2_1.MIMRXRADDR[10]_to_BLK-TL-PCIE_2_1.MIMRXRADDR10" output="BLK-TL-PCIE_2_1.MIMRXRADDR10"/>
        <direct input="PCIE_2_1.MIMRXRADDR[11]" name="PCIE_2_1.MIMRXRADDR[11]_to_BLK-TL-PCIE_2_1.MIMRXRADDR11" output="BLK-TL-PCIE_2_1.MIMRXRADDR11"/>
        <direct input="PCIE_2_1.MIMRXRADDR[12]" name="PCIE_2_1.MIMRXRADDR[12]_to_BLK-TL-PCIE_2_1.MIMRXRADDR12" output="BLK-TL-PCIE_2_1.MIMRXRADDR12"/>
        <direct input="PCIE_2_1.MIMRXRADDR[1]" name="PCIE_2_1.MIMRXRADDR[1]_to_BLK-TL-PCIE_2_1.MIMRXRADDR1" output="BLK-TL-PCIE_2_1.MIMRXRADDR1"/>
        <direct input="PCIE_2_1.MIMRXRADDR[2]" name="PCIE_2_1.MIMRXRADDR[2]_to_BLK-TL-PCIE_2_1.MIMRXRADDR2" output="BLK-TL-PCIE_2_1.MIMRXRADDR2"/>
        <direct input="PCIE_2_1.MIMRXRADDR[3]" name="PCIE_2_1.MIMRXRADDR[3]_to_BLK-TL-PCIE_2_1.MIMRXRADDR3" output="BLK-TL-PCIE_2_1.MIMRXRADDR3"/>
        <direct input="PCIE_2_1.MIMRXRADDR[4]" name="PCIE_2_1.MIMRXRADDR[4]_to_BLK-TL-PCIE_2_1.MIMRXRADDR4" output="BLK-TL-PCIE_2_1.MIMRXRADDR4"/>
        <direct input="PCIE_2_1.MIMRXRADDR[5]" name="PCIE_2_1.MIMRXRADDR[5]_to_BLK-TL-PCIE_2_1.MIMRXRADDR5" output="BLK-TL-PCIE_2_1.MIMRXRADDR5"/>
        <direct input="PCIE_2_1.MIMRXRADDR[6]" name="PCIE_2_1.MIMRXRADDR[6]_to_BLK-TL-PCIE_2_1.MIMRXRADDR6" output="BLK-TL-PCIE_2_1.MIMRXRADDR6"/>
        <direct input="PCIE_2_1.MIMRXRADDR[7]" name="PCIE_2_1.MIMRXRADDR[7]_to_BLK-TL-PCIE_2_1.MIMRXRADDR7" output="BLK-TL-PCIE_2_1.MIMRXRADDR7"/>
        <direct input="PCIE_2_1.MIMRXRADDR[8]" name="PCIE_2_1.MIMRXRADDR[8]_to_BLK-TL-PCIE_2_1.MIMRXRADDR8" output="BLK-TL-PCIE_2_1.MIMRXRADDR8"/>
        <direct input="PCIE_2_1.MIMRXRADDR[9]" name="PCIE_2_1.MIMRXRADDR[9]_to_BLK-TL-PCIE_2_1.MIMRXRADDR9" output="BLK-TL-PCIE_2_1.MIMRXRADDR9"/>
        <direct input="PCIE_2_1.MIMRXREN" name="PCIE_2_1.MIMRXREN_to_BLK-TL-PCIE_2_1.MIMRXREN" output="BLK-TL-PCIE_2_1.MIMRXREN"/>
        <direct input="PCIE_2_1.MIMRXWADDR[0]" name="PCIE_2_1.MIMRXWADDR[0]_to_BLK-TL-PCIE_2_1.MIMRXWADDR0" output="BLK-TL-PCIE_2_1.MIMRXWADDR0"/>
        <direct input="PCIE_2_1.MIMRXWADDR[10]" name="PCIE_2_1.MIMRXWADDR[10]_to_BLK-TL-PCIE_2_1.MIMRXWADDR10" output="BLK-TL-PCIE_2_1.MIMRXWADDR10"/>
        <direct input="PCIE_2_1.MIMRXWADDR[11]" name="PCIE_2_1.MIMRXWADDR[11]_to_BLK-TL-PCIE_2_1.MIMRXWADDR11" output="BLK-TL-PCIE_2_1.MIMRXWADDR11"/>
        <direct input="PCIE_2_1.MIMRXWADDR[12]" name="PCIE_2_1.MIMRXWADDR[12]_to_BLK-TL-PCIE_2_1.MIMRXWADDR12" output="BLK-TL-PCIE_2_1.MIMRXWADDR12"/>
        <direct input="PCIE_2_1.MIMRXWADDR[1]" name="PCIE_2_1.MIMRXWADDR[1]_to_BLK-TL-PCIE_2_1.MIMRXWADDR1" output="BLK-TL-PCIE_2_1.MIMRXWADDR1"/>
        <direct input="PCIE_2_1.MIMRXWADDR[2]" name="PCIE_2_1.MIMRXWADDR[2]_to_BLK-TL-PCIE_2_1.MIMRXWADDR2" output="BLK-TL-PCIE_2_1.MIMRXWADDR2"/>
        <direct input="PCIE_2_1.MIMRXWADDR[3]" name="PCIE_2_1.MIMRXWADDR[3]_to_BLK-TL-PCIE_2_1.MIMRXWADDR3" output="BLK-TL-PCIE_2_1.MIMRXWADDR3"/>
        <direct input="PCIE_2_1.MIMRXWADDR[4]" name="PCIE_2_1.MIMRXWADDR[4]_to_BLK-TL-PCIE_2_1.MIMRXWADDR4" output="BLK-TL-PCIE_2_1.MIMRXWADDR4"/>
        <direct input="PCIE_2_1.MIMRXWADDR[5]" name="PCIE_2_1.MIMRXWADDR[5]_to_BLK-TL-PCIE_2_1.MIMRXWADDR5" output="BLK-TL-PCIE_2_1.MIMRXWADDR5"/>
        <direct input="PCIE_2_1.MIMRXWADDR[6]" name="PCIE_2_1.MIMRXWADDR[6]_to_BLK-TL-PCIE_2_1.MIMRXWADDR6" output="BLK-TL-PCIE_2_1.MIMRXWADDR6"/>
        <direct input="PCIE_2_1.MIMRXWADDR[7]" name="PCIE_2_1.MIMRXWADDR[7]_to_BLK-TL-PCIE_2_1.MIMRXWADDR7" output="BLK-TL-PCIE_2_1.MIMRXWADDR7"/>
        <direct input="PCIE_2_1.MIMRXWADDR[8]" name="PCIE_2_1.MIMRXWADDR[8]_to_BLK-TL-PCIE_2_1.MIMRXWADDR8" output="BLK-TL-PCIE_2_1.MIMRXWADDR8"/>
        <direct input="PCIE_2_1.MIMRXWADDR[9]" name="PCIE_2_1.MIMRXWADDR[9]_to_BLK-TL-PCIE_2_1.MIMRXWADDR9" output="BLK-TL-PCIE_2_1.MIMRXWADDR9"/>
        <direct input="PCIE_2_1.MIMRXWDATA[0]" name="PCIE_2_1.MIMRXWDATA[0]_to_BLK-TL-PCIE_2_1.MIMRXWDATA0" output="BLK-TL-PCIE_2_1.MIMRXWDATA0"/>
        <direct input="PCIE_2_1.MIMRXWDATA[10]" name="PCIE_2_1.MIMRXWDATA[10]_to_BLK-TL-PCIE_2_1.MIMRXWDATA10" output="BLK-TL-PCIE_2_1.MIMRXWDATA10"/>
        <direct input="PCIE_2_1.MIMRXWDATA[11]" name="PCIE_2_1.MIMRXWDATA[11]_to_BLK-TL-PCIE_2_1.MIMRXWDATA11" output="BLK-TL-PCIE_2_1.MIMRXWDATA11"/>
        <direct input="PCIE_2_1.MIMRXWDATA[12]" name="PCIE_2_1.MIMRXWDATA[12]_to_BLK-TL-PCIE_2_1.MIMRXWDATA12" output="BLK-TL-PCIE_2_1.MIMRXWDATA12"/>
        <direct input="PCIE_2_1.MIMRXWDATA[13]" name="PCIE_2_1.MIMRXWDATA[13]_to_BLK-TL-PCIE_2_1.MIMRXWDATA13" output="BLK-TL-PCIE_2_1.MIMRXWDATA13"/>
        <direct input="PCIE_2_1.MIMRXWDATA[14]" name="PCIE_2_1.MIMRXWDATA[14]_to_BLK-TL-PCIE_2_1.MIMRXWDATA14" output="BLK-TL-PCIE_2_1.MIMRXWDATA14"/>
        <direct input="PCIE_2_1.MIMRXWDATA[15]" name="PCIE_2_1.MIMRXWDATA[15]_to_BLK-TL-PCIE_2_1.MIMRXWDATA15" output="BLK-TL-PCIE_2_1.MIMRXWDATA15"/>
        <direct input="PCIE_2_1.MIMRXWDATA[16]" name="PCIE_2_1.MIMRXWDATA[16]_to_BLK-TL-PCIE_2_1.MIMRXWDATA16" output="BLK-TL-PCIE_2_1.MIMRXWDATA16"/>
        <direct input="PCIE_2_1.MIMRXWDATA[17]" name="PCIE_2_1.MIMRXWDATA[17]_to_BLK-TL-PCIE_2_1.MIMRXWDATA17" output="BLK-TL-PCIE_2_1.MIMRXWDATA17"/>
        <direct input="PCIE_2_1.MIMRXWDATA[18]" name="PCIE_2_1.MIMRXWDATA[18]_to_BLK-TL-PCIE_2_1.MIMRXWDATA18" output="BLK-TL-PCIE_2_1.MIMRXWDATA18"/>
        <direct input="PCIE_2_1.MIMRXWDATA[19]" name="PCIE_2_1.MIMRXWDATA[19]_to_BLK-TL-PCIE_2_1.MIMRXWDATA19" output="BLK-TL-PCIE_2_1.MIMRXWDATA19"/>
        <direct input="PCIE_2_1.MIMRXWDATA[1]" name="PCIE_2_1.MIMRXWDATA[1]_to_BLK-TL-PCIE_2_1.MIMRXWDATA1" output="BLK-TL-PCIE_2_1.MIMRXWDATA1"/>
        <direct input="PCIE_2_1.MIMRXWDATA[20]" name="PCIE_2_1.MIMRXWDATA[20]_to_BLK-TL-PCIE_2_1.MIMRXWDATA20" output="BLK-TL-PCIE_2_1.MIMRXWDATA20"/>
        <direct input="PCIE_2_1.MIMRXWDATA[21]" name="PCIE_2_1.MIMRXWDATA[21]_to_BLK-TL-PCIE_2_1.MIMRXWDATA21" output="BLK-TL-PCIE_2_1.MIMRXWDATA21"/>
        <direct input="PCIE_2_1.MIMRXWDATA[22]" name="PCIE_2_1.MIMRXWDATA[22]_to_BLK-TL-PCIE_2_1.MIMRXWDATA22" output="BLK-TL-PCIE_2_1.MIMRXWDATA22"/>
        <direct input="PCIE_2_1.MIMRXWDATA[23]" name="PCIE_2_1.MIMRXWDATA[23]_to_BLK-TL-PCIE_2_1.MIMRXWDATA23" output="BLK-TL-PCIE_2_1.MIMRXWDATA23"/>
        <direct input="PCIE_2_1.MIMRXWDATA[24]" name="PCIE_2_1.MIMRXWDATA[24]_to_BLK-TL-PCIE_2_1.MIMRXWDATA24" output="BLK-TL-PCIE_2_1.MIMRXWDATA24"/>
        <direct input="PCIE_2_1.MIMRXWDATA[25]" name="PCIE_2_1.MIMRXWDATA[25]_to_BLK-TL-PCIE_2_1.MIMRXWDATA25" output="BLK-TL-PCIE_2_1.MIMRXWDATA25"/>
        <direct input="PCIE_2_1.MIMRXWDATA[26]" name="PCIE_2_1.MIMRXWDATA[26]_to_BLK-TL-PCIE_2_1.MIMRXWDATA26" output="BLK-TL-PCIE_2_1.MIMRXWDATA26"/>
        <direct input="PCIE_2_1.MIMRXWDATA[27]" name="PCIE_2_1.MIMRXWDATA[27]_to_BLK-TL-PCIE_2_1.MIMRXWDATA27" output="BLK-TL-PCIE_2_1.MIMRXWDATA27"/>
        <direct input="PCIE_2_1.MIMRXWDATA[28]" name="PCIE_2_1.MIMRXWDATA[28]_to_BLK-TL-PCIE_2_1.MIMRXWDATA28" output="BLK-TL-PCIE_2_1.MIMRXWDATA28"/>
        <direct input="PCIE_2_1.MIMRXWDATA[29]" name="PCIE_2_1.MIMRXWDATA[29]_to_BLK-TL-PCIE_2_1.MIMRXWDATA29" output="BLK-TL-PCIE_2_1.MIMRXWDATA29"/>
        <direct input="PCIE_2_1.MIMRXWDATA[2]" name="PCIE_2_1.MIMRXWDATA[2]_to_BLK-TL-PCIE_2_1.MIMRXWDATA2" output="BLK-TL-PCIE_2_1.MIMRXWDATA2"/>
        <direct input="PCIE_2_1.MIMRXWDATA[30]" name="PCIE_2_1.MIMRXWDATA[30]_to_BLK-TL-PCIE_2_1.MIMRXWDATA30" output="BLK-TL-PCIE_2_1.MIMRXWDATA30"/>
        <direct input="PCIE_2_1.MIMRXWDATA[31]" name="PCIE_2_1.MIMRXWDATA[31]_to_BLK-TL-PCIE_2_1.MIMRXWDATA31" output="BLK-TL-PCIE_2_1.MIMRXWDATA31"/>
        <direct input="PCIE_2_1.MIMRXWDATA[32]" name="PCIE_2_1.MIMRXWDATA[32]_to_BLK-TL-PCIE_2_1.MIMRXWDATA32" output="BLK-TL-PCIE_2_1.MIMRXWDATA32"/>
        <direct input="PCIE_2_1.MIMRXWDATA[33]" name="PCIE_2_1.MIMRXWDATA[33]_to_BLK-TL-PCIE_2_1.MIMRXWDATA33" output="BLK-TL-PCIE_2_1.MIMRXWDATA33"/>
        <direct input="PCIE_2_1.MIMRXWDATA[34]" name="PCIE_2_1.MIMRXWDATA[34]_to_BLK-TL-PCIE_2_1.MIMRXWDATA34" output="BLK-TL-PCIE_2_1.MIMRXWDATA34"/>
        <direct input="PCIE_2_1.MIMRXWDATA[35]" name="PCIE_2_1.MIMRXWDATA[35]_to_BLK-TL-PCIE_2_1.MIMRXWDATA35" output="BLK-TL-PCIE_2_1.MIMRXWDATA35"/>
        <direct input="PCIE_2_1.MIMRXWDATA[36]" name="PCIE_2_1.MIMRXWDATA[36]_to_BLK-TL-PCIE_2_1.MIMRXWDATA36" output="BLK-TL-PCIE_2_1.MIMRXWDATA36"/>
        <direct input="PCIE_2_1.MIMRXWDATA[37]" name="PCIE_2_1.MIMRXWDATA[37]_to_BLK-TL-PCIE_2_1.MIMRXWDATA37" output="BLK-TL-PCIE_2_1.MIMRXWDATA37"/>
        <direct input="PCIE_2_1.MIMRXWDATA[38]" name="PCIE_2_1.MIMRXWDATA[38]_to_BLK-TL-PCIE_2_1.MIMRXWDATA38" output="BLK-TL-PCIE_2_1.MIMRXWDATA38"/>
        <direct input="PCIE_2_1.MIMRXWDATA[39]" name="PCIE_2_1.MIMRXWDATA[39]_to_BLK-TL-PCIE_2_1.MIMRXWDATA39" output="BLK-TL-PCIE_2_1.MIMRXWDATA39"/>
        <direct input="PCIE_2_1.MIMRXWDATA[3]" name="PCIE_2_1.MIMRXWDATA[3]_to_BLK-TL-PCIE_2_1.MIMRXWDATA3" output="BLK-TL-PCIE_2_1.MIMRXWDATA3"/>
        <direct input="PCIE_2_1.MIMRXWDATA[40]" name="PCIE_2_1.MIMRXWDATA[40]_to_BLK-TL-PCIE_2_1.MIMRXWDATA40" output="BLK-TL-PCIE_2_1.MIMRXWDATA40"/>
        <direct input="PCIE_2_1.MIMRXWDATA[41]" name="PCIE_2_1.MIMRXWDATA[41]_to_BLK-TL-PCIE_2_1.MIMRXWDATA41" output="BLK-TL-PCIE_2_1.MIMRXWDATA41"/>
        <direct input="PCIE_2_1.MIMRXWDATA[42]" name="PCIE_2_1.MIMRXWDATA[42]_to_BLK-TL-PCIE_2_1.MIMRXWDATA42" output="BLK-TL-PCIE_2_1.MIMRXWDATA42"/>
        <direct input="PCIE_2_1.MIMRXWDATA[43]" name="PCIE_2_1.MIMRXWDATA[43]_to_BLK-TL-PCIE_2_1.MIMRXWDATA43" output="BLK-TL-PCIE_2_1.MIMRXWDATA43"/>
        <direct input="PCIE_2_1.MIMRXWDATA[44]" name="PCIE_2_1.MIMRXWDATA[44]_to_BLK-TL-PCIE_2_1.MIMRXWDATA44" output="BLK-TL-PCIE_2_1.MIMRXWDATA44"/>
        <direct input="PCIE_2_1.MIMRXWDATA[45]" name="PCIE_2_1.MIMRXWDATA[45]_to_BLK-TL-PCIE_2_1.MIMRXWDATA45" output="BLK-TL-PCIE_2_1.MIMRXWDATA45"/>
        <direct input="PCIE_2_1.MIMRXWDATA[46]" name="PCIE_2_1.MIMRXWDATA[46]_to_BLK-TL-PCIE_2_1.MIMRXWDATA46" output="BLK-TL-PCIE_2_1.MIMRXWDATA46"/>
        <direct input="PCIE_2_1.MIMRXWDATA[47]" name="PCIE_2_1.MIMRXWDATA[47]_to_BLK-TL-PCIE_2_1.MIMRXWDATA47" output="BLK-TL-PCIE_2_1.MIMRXWDATA47"/>
        <direct input="PCIE_2_1.MIMRXWDATA[48]" name="PCIE_2_1.MIMRXWDATA[48]_to_BLK-TL-PCIE_2_1.MIMRXWDATA48" output="BLK-TL-PCIE_2_1.MIMRXWDATA48"/>
        <direct input="PCIE_2_1.MIMRXWDATA[49]" name="PCIE_2_1.MIMRXWDATA[49]_to_BLK-TL-PCIE_2_1.MIMRXWDATA49" output="BLK-TL-PCIE_2_1.MIMRXWDATA49"/>
        <direct input="PCIE_2_1.MIMRXWDATA[4]" name="PCIE_2_1.MIMRXWDATA[4]_to_BLK-TL-PCIE_2_1.MIMRXWDATA4" output="BLK-TL-PCIE_2_1.MIMRXWDATA4"/>
        <direct input="PCIE_2_1.MIMRXWDATA[50]" name="PCIE_2_1.MIMRXWDATA[50]_to_BLK-TL-PCIE_2_1.MIMRXWDATA50" output="BLK-TL-PCIE_2_1.MIMRXWDATA50"/>
        <direct input="PCIE_2_1.MIMRXWDATA[51]" name="PCIE_2_1.MIMRXWDATA[51]_to_BLK-TL-PCIE_2_1.MIMRXWDATA51" output="BLK-TL-PCIE_2_1.MIMRXWDATA51"/>
        <direct input="PCIE_2_1.MIMRXWDATA[52]" name="PCIE_2_1.MIMRXWDATA[52]_to_BLK-TL-PCIE_2_1.MIMRXWDATA52" output="BLK-TL-PCIE_2_1.MIMRXWDATA52"/>
        <direct input="PCIE_2_1.MIMRXWDATA[53]" name="PCIE_2_1.MIMRXWDATA[53]_to_BLK-TL-PCIE_2_1.MIMRXWDATA53" output="BLK-TL-PCIE_2_1.MIMRXWDATA53"/>
        <direct input="PCIE_2_1.MIMRXWDATA[54]" name="PCIE_2_1.MIMRXWDATA[54]_to_BLK-TL-PCIE_2_1.MIMRXWDATA54" output="BLK-TL-PCIE_2_1.MIMRXWDATA54"/>
        <direct input="PCIE_2_1.MIMRXWDATA[55]" name="PCIE_2_1.MIMRXWDATA[55]_to_BLK-TL-PCIE_2_1.MIMRXWDATA55" output="BLK-TL-PCIE_2_1.MIMRXWDATA55"/>
        <direct input="PCIE_2_1.MIMRXWDATA[56]" name="PCIE_2_1.MIMRXWDATA[56]_to_BLK-TL-PCIE_2_1.MIMRXWDATA56" output="BLK-TL-PCIE_2_1.MIMRXWDATA56"/>
        <direct input="PCIE_2_1.MIMRXWDATA[57]" name="PCIE_2_1.MIMRXWDATA[57]_to_BLK-TL-PCIE_2_1.MIMRXWDATA57" output="BLK-TL-PCIE_2_1.MIMRXWDATA57"/>
        <direct input="PCIE_2_1.MIMRXWDATA[58]" name="PCIE_2_1.MIMRXWDATA[58]_to_BLK-TL-PCIE_2_1.MIMRXWDATA58" output="BLK-TL-PCIE_2_1.MIMRXWDATA58"/>
        <direct input="PCIE_2_1.MIMRXWDATA[59]" name="PCIE_2_1.MIMRXWDATA[59]_to_BLK-TL-PCIE_2_1.MIMRXWDATA59" output="BLK-TL-PCIE_2_1.MIMRXWDATA59"/>
        <direct input="PCIE_2_1.MIMRXWDATA[5]" name="PCIE_2_1.MIMRXWDATA[5]_to_BLK-TL-PCIE_2_1.MIMRXWDATA5" output="BLK-TL-PCIE_2_1.MIMRXWDATA5"/>
        <direct input="PCIE_2_1.MIMRXWDATA[60]" name="PCIE_2_1.MIMRXWDATA[60]_to_BLK-TL-PCIE_2_1.MIMRXWDATA60" output="BLK-TL-PCIE_2_1.MIMRXWDATA60"/>
        <direct input="PCIE_2_1.MIMRXWDATA[61]" name="PCIE_2_1.MIMRXWDATA[61]_to_BLK-TL-PCIE_2_1.MIMRXWDATA61" output="BLK-TL-PCIE_2_1.MIMRXWDATA61"/>
        <direct input="PCIE_2_1.MIMRXWDATA[62]" name="PCIE_2_1.MIMRXWDATA[62]_to_BLK-TL-PCIE_2_1.MIMRXWDATA62" output="BLK-TL-PCIE_2_1.MIMRXWDATA62"/>
        <direct input="PCIE_2_1.MIMRXWDATA[63]" name="PCIE_2_1.MIMRXWDATA[63]_to_BLK-TL-PCIE_2_1.MIMRXWDATA63" output="BLK-TL-PCIE_2_1.MIMRXWDATA63"/>
        <direct input="PCIE_2_1.MIMRXWDATA[64]" name="PCIE_2_1.MIMRXWDATA[64]_to_BLK-TL-PCIE_2_1.MIMRXWDATA64" output="BLK-TL-PCIE_2_1.MIMRXWDATA64"/>
        <direct input="PCIE_2_1.MIMRXWDATA[65]" name="PCIE_2_1.MIMRXWDATA[65]_to_BLK-TL-PCIE_2_1.MIMRXWDATA65" output="BLK-TL-PCIE_2_1.MIMRXWDATA65"/>
        <direct input="PCIE_2_1.MIMRXWDATA[66]" name="PCIE_2_1.MIMRXWDATA[66]_to_BLK-TL-PCIE_2_1.MIMRXWDATA66" output="BLK-TL-PCIE_2_1.MIMRXWDATA66"/>
        <direct input="PCIE_2_1.MIMRXWDATA[67]" name="PCIE_2_1.MIMRXWDATA[67]_to_BLK-TL-PCIE_2_1.MIMRXWDATA67" output="BLK-TL-PCIE_2_1.MIMRXWDATA67"/>
        <direct input="PCIE_2_1.MIMRXWDATA[6]" name="PCIE_2_1.MIMRXWDATA[6]_to_BLK-TL-PCIE_2_1.MIMRXWDATA6" output="BLK-TL-PCIE_2_1.MIMRXWDATA6"/>
        <direct input="PCIE_2_1.MIMRXWDATA[7]" name="PCIE_2_1.MIMRXWDATA[7]_to_BLK-TL-PCIE_2_1.MIMRXWDATA7" output="BLK-TL-PCIE_2_1.MIMRXWDATA7"/>
        <direct input="PCIE_2_1.MIMRXWDATA[8]" name="PCIE_2_1.MIMRXWDATA[8]_to_BLK-TL-PCIE_2_1.MIMRXWDATA8" output="BLK-TL-PCIE_2_1.MIMRXWDATA8"/>
        <direct input="PCIE_2_1.MIMRXWDATA[9]" name="PCIE_2_1.MIMRXWDATA[9]_to_BLK-TL-PCIE_2_1.MIMRXWDATA9" output="BLK-TL-PCIE_2_1.MIMRXWDATA9"/>
        <direct input="PCIE_2_1.MIMRXWEN" name="PCIE_2_1.MIMRXWEN_to_BLK-TL-PCIE_2_1.MIMRXWEN" output="BLK-TL-PCIE_2_1.MIMRXWEN"/>
        <direct input="PCIE_2_1.MIMTXRADDR[0]" name="PCIE_2_1.MIMTXRADDR[0]_to_BLK-TL-PCIE_2_1.MIMTXRADDR0" output="BLK-TL-PCIE_2_1.MIMTXRADDR0"/>
        <direct input="PCIE_2_1.MIMTXRADDR[10]" name="PCIE_2_1.MIMTXRADDR[10]_to_BLK-TL-PCIE_2_1.MIMTXRADDR10" output="BLK-TL-PCIE_2_1.MIMTXRADDR10"/>
        <direct input="PCIE_2_1.MIMTXRADDR[11]" name="PCIE_2_1.MIMTXRADDR[11]_to_BLK-TL-PCIE_2_1.MIMTXRADDR11" output="BLK-TL-PCIE_2_1.MIMTXRADDR11"/>
        <direct input="PCIE_2_1.MIMTXRADDR[12]" name="PCIE_2_1.MIMTXRADDR[12]_to_BLK-TL-PCIE_2_1.MIMTXRADDR12" output="BLK-TL-PCIE_2_1.MIMTXRADDR12"/>
        <direct input="PCIE_2_1.MIMTXRADDR[1]" name="PCIE_2_1.MIMTXRADDR[1]_to_BLK-TL-PCIE_2_1.MIMTXRADDR1" output="BLK-TL-PCIE_2_1.MIMTXRADDR1"/>
        <direct input="PCIE_2_1.MIMTXRADDR[2]" name="PCIE_2_1.MIMTXRADDR[2]_to_BLK-TL-PCIE_2_1.MIMTXRADDR2" output="BLK-TL-PCIE_2_1.MIMTXRADDR2"/>
        <direct input="PCIE_2_1.MIMTXRADDR[3]" name="PCIE_2_1.MIMTXRADDR[3]_to_BLK-TL-PCIE_2_1.MIMTXRADDR3" output="BLK-TL-PCIE_2_1.MIMTXRADDR3"/>
        <direct input="PCIE_2_1.MIMTXRADDR[4]" name="PCIE_2_1.MIMTXRADDR[4]_to_BLK-TL-PCIE_2_1.MIMTXRADDR4" output="BLK-TL-PCIE_2_1.MIMTXRADDR4"/>
        <direct input="PCIE_2_1.MIMTXRADDR[5]" name="PCIE_2_1.MIMTXRADDR[5]_to_BLK-TL-PCIE_2_1.MIMTXRADDR5" output="BLK-TL-PCIE_2_1.MIMTXRADDR5"/>
        <direct input="PCIE_2_1.MIMTXRADDR[6]" name="PCIE_2_1.MIMTXRADDR[6]_to_BLK-TL-PCIE_2_1.MIMTXRADDR6" output="BLK-TL-PCIE_2_1.MIMTXRADDR6"/>
        <direct input="PCIE_2_1.MIMTXRADDR[7]" name="PCIE_2_1.MIMTXRADDR[7]_to_BLK-TL-PCIE_2_1.MIMTXRADDR7" output="BLK-TL-PCIE_2_1.MIMTXRADDR7"/>
        <direct input="PCIE_2_1.MIMTXRADDR[8]" name="PCIE_2_1.MIMTXRADDR[8]_to_BLK-TL-PCIE_2_1.MIMTXRADDR8" output="BLK-TL-PCIE_2_1.MIMTXRADDR8"/>
        <direct input="PCIE_2_1.MIMTXRADDR[9]" name="PCIE_2_1.MIMTXRADDR[9]_to_BLK-TL-PCIE_2_1.MIMTXRADDR9" output="BLK-TL-PCIE_2_1.MIMTXRADDR9"/>
        <direct input="PCIE_2_1.MIMTXREN" name="PCIE_2_1.MIMTXREN_to_BLK-TL-PCIE_2_1.MIMTXREN" output="BLK-TL-PCIE_2_1.MIMTXREN"/>
        <direct input="PCIE_2_1.MIMTXWADDR[0]" name="PCIE_2_1.MIMTXWADDR[0]_to_BLK-TL-PCIE_2_1.MIMTXWADDR0" output="BLK-TL-PCIE_2_1.MIMTXWADDR0"/>
        <direct input="PCIE_2_1.MIMTXWADDR[10]" name="PCIE_2_1.MIMTXWADDR[10]_to_BLK-TL-PCIE_2_1.MIMTXWADDR10" output="BLK-TL-PCIE_2_1.MIMTXWADDR10"/>
        <direct input="PCIE_2_1.MIMTXWADDR[11]" name="PCIE_2_1.MIMTXWADDR[11]_to_BLK-TL-PCIE_2_1.MIMTXWADDR11" output="BLK-TL-PCIE_2_1.MIMTXWADDR11"/>
        <direct input="PCIE_2_1.MIMTXWADDR[12]" name="PCIE_2_1.MIMTXWADDR[12]_to_BLK-TL-PCIE_2_1.MIMTXWADDR12" output="BLK-TL-PCIE_2_1.MIMTXWADDR12"/>
        <direct input="PCIE_2_1.MIMTXWADDR[1]" name="PCIE_2_1.MIMTXWADDR[1]_to_BLK-TL-PCIE_2_1.MIMTXWADDR1" output="BLK-TL-PCIE_2_1.MIMTXWADDR1"/>
        <direct input="PCIE_2_1.MIMTXWADDR[2]" name="PCIE_2_1.MIMTXWADDR[2]_to_BLK-TL-PCIE_2_1.MIMTXWADDR2" output="BLK-TL-PCIE_2_1.MIMTXWADDR2"/>
        <direct input="PCIE_2_1.MIMTXWADDR[3]" name="PCIE_2_1.MIMTXWADDR[3]_to_BLK-TL-PCIE_2_1.MIMTXWADDR3" output="BLK-TL-PCIE_2_1.MIMTXWADDR3"/>
        <direct input="PCIE_2_1.MIMTXWADDR[4]" name="PCIE_2_1.MIMTXWADDR[4]_to_BLK-TL-PCIE_2_1.MIMTXWADDR4" output="BLK-TL-PCIE_2_1.MIMTXWADDR4"/>
        <direct input="PCIE_2_1.MIMTXWADDR[5]" name="PCIE_2_1.MIMTXWADDR[5]_to_BLK-TL-PCIE_2_1.MIMTXWADDR5" output="BLK-TL-PCIE_2_1.MIMTXWADDR5"/>
        <direct input="PCIE_2_1.MIMTXWADDR[6]" name="PCIE_2_1.MIMTXWADDR[6]_to_BLK-TL-PCIE_2_1.MIMTXWADDR6" output="BLK-TL-PCIE_2_1.MIMTXWADDR6"/>
        <direct input="PCIE_2_1.MIMTXWADDR[7]" name="PCIE_2_1.MIMTXWADDR[7]_to_BLK-TL-PCIE_2_1.MIMTXWADDR7" output="BLK-TL-PCIE_2_1.MIMTXWADDR7"/>
        <direct input="PCIE_2_1.MIMTXWADDR[8]" name="PCIE_2_1.MIMTXWADDR[8]_to_BLK-TL-PCIE_2_1.MIMTXWADDR8" output="BLK-TL-PCIE_2_1.MIMTXWADDR8"/>
        <direct input="PCIE_2_1.MIMTXWADDR[9]" name="PCIE_2_1.MIMTXWADDR[9]_to_BLK-TL-PCIE_2_1.MIMTXWADDR9" output="BLK-TL-PCIE_2_1.MIMTXWADDR9"/>
        <direct input="PCIE_2_1.MIMTXWDATA[0]" name="PCIE_2_1.MIMTXWDATA[0]_to_BLK-TL-PCIE_2_1.MIMTXWDATA0" output="BLK-TL-PCIE_2_1.MIMTXWDATA0"/>
        <direct input="PCIE_2_1.MIMTXWDATA[10]" name="PCIE_2_1.MIMTXWDATA[10]_to_BLK-TL-PCIE_2_1.MIMTXWDATA10" output="BLK-TL-PCIE_2_1.MIMTXWDATA10"/>
        <direct input="PCIE_2_1.MIMTXWDATA[11]" name="PCIE_2_1.MIMTXWDATA[11]_to_BLK-TL-PCIE_2_1.MIMTXWDATA11" output="BLK-TL-PCIE_2_1.MIMTXWDATA11"/>
        <direct input="PCIE_2_1.MIMTXWDATA[12]" name="PCIE_2_1.MIMTXWDATA[12]_to_BLK-TL-PCIE_2_1.MIMTXWDATA12" output="BLK-TL-PCIE_2_1.MIMTXWDATA12"/>
        <direct input="PCIE_2_1.MIMTXWDATA[13]" name="PCIE_2_1.MIMTXWDATA[13]_to_BLK-TL-PCIE_2_1.MIMTXWDATA13" output="BLK-TL-PCIE_2_1.MIMTXWDATA13"/>
        <direct input="PCIE_2_1.MIMTXWDATA[14]" name="PCIE_2_1.MIMTXWDATA[14]_to_BLK-TL-PCIE_2_1.MIMTXWDATA14" output="BLK-TL-PCIE_2_1.MIMTXWDATA14"/>
        <direct input="PCIE_2_1.MIMTXWDATA[15]" name="PCIE_2_1.MIMTXWDATA[15]_to_BLK-TL-PCIE_2_1.MIMTXWDATA15" output="BLK-TL-PCIE_2_1.MIMTXWDATA15"/>
        <direct input="PCIE_2_1.MIMTXWDATA[16]" name="PCIE_2_1.MIMTXWDATA[16]_to_BLK-TL-PCIE_2_1.MIMTXWDATA16" output="BLK-TL-PCIE_2_1.MIMTXWDATA16"/>
        <direct input="PCIE_2_1.MIMTXWDATA[17]" name="PCIE_2_1.MIMTXWDATA[17]_to_BLK-TL-PCIE_2_1.MIMTXWDATA17" output="BLK-TL-PCIE_2_1.MIMTXWDATA17"/>
        <direct input="PCIE_2_1.MIMTXWDATA[18]" name="PCIE_2_1.MIMTXWDATA[18]_to_BLK-TL-PCIE_2_1.MIMTXWDATA18" output="BLK-TL-PCIE_2_1.MIMTXWDATA18"/>
        <direct input="PCIE_2_1.MIMTXWDATA[19]" name="PCIE_2_1.MIMTXWDATA[19]_to_BLK-TL-PCIE_2_1.MIMTXWDATA19" output="BLK-TL-PCIE_2_1.MIMTXWDATA19"/>
        <direct input="PCIE_2_1.MIMTXWDATA[1]" name="PCIE_2_1.MIMTXWDATA[1]_to_BLK-TL-PCIE_2_1.MIMTXWDATA1" output="BLK-TL-PCIE_2_1.MIMTXWDATA1"/>
        <direct input="PCIE_2_1.MIMTXWDATA[20]" name="PCIE_2_1.MIMTXWDATA[20]_to_BLK-TL-PCIE_2_1.MIMTXWDATA20" output="BLK-TL-PCIE_2_1.MIMTXWDATA20"/>
        <direct input="PCIE_2_1.MIMTXWDATA[21]" name="PCIE_2_1.MIMTXWDATA[21]_to_BLK-TL-PCIE_2_1.MIMTXWDATA21" output="BLK-TL-PCIE_2_1.MIMTXWDATA21"/>
        <direct input="PCIE_2_1.MIMTXWDATA[22]" name="PCIE_2_1.MIMTXWDATA[22]_to_BLK-TL-PCIE_2_1.MIMTXWDATA22" output="BLK-TL-PCIE_2_1.MIMTXWDATA22"/>
        <direct input="PCIE_2_1.MIMTXWDATA[23]" name="PCIE_2_1.MIMTXWDATA[23]_to_BLK-TL-PCIE_2_1.MIMTXWDATA23" output="BLK-TL-PCIE_2_1.MIMTXWDATA23"/>
        <direct input="PCIE_2_1.MIMTXWDATA[24]" name="PCIE_2_1.MIMTXWDATA[24]_to_BLK-TL-PCIE_2_1.MIMTXWDATA24" output="BLK-TL-PCIE_2_1.MIMTXWDATA24"/>
        <direct input="PCIE_2_1.MIMTXWDATA[25]" name="PCIE_2_1.MIMTXWDATA[25]_to_BLK-TL-PCIE_2_1.MIMTXWDATA25" output="BLK-TL-PCIE_2_1.MIMTXWDATA25"/>
        <direct input="PCIE_2_1.MIMTXWDATA[26]" name="PCIE_2_1.MIMTXWDATA[26]_to_BLK-TL-PCIE_2_1.MIMTXWDATA26" output="BLK-TL-PCIE_2_1.MIMTXWDATA26"/>
        <direct input="PCIE_2_1.MIMTXWDATA[27]" name="PCIE_2_1.MIMTXWDATA[27]_to_BLK-TL-PCIE_2_1.MIMTXWDATA27" output="BLK-TL-PCIE_2_1.MIMTXWDATA27"/>
        <direct input="PCIE_2_1.MIMTXWDATA[28]" name="PCIE_2_1.MIMTXWDATA[28]_to_BLK-TL-PCIE_2_1.MIMTXWDATA28" output="BLK-TL-PCIE_2_1.MIMTXWDATA28"/>
        <direct input="PCIE_2_1.MIMTXWDATA[29]" name="PCIE_2_1.MIMTXWDATA[29]_to_BLK-TL-PCIE_2_1.MIMTXWDATA29" output="BLK-TL-PCIE_2_1.MIMTXWDATA29"/>
        <direct input="PCIE_2_1.MIMTXWDATA[2]" name="PCIE_2_1.MIMTXWDATA[2]_to_BLK-TL-PCIE_2_1.MIMTXWDATA2" output="BLK-TL-PCIE_2_1.MIMTXWDATA2"/>
        <direct input="PCIE_2_1.MIMTXWDATA[30]" name="PCIE_2_1.MIMTXWDATA[30]_to_BLK-TL-PCIE_2_1.MIMTXWDATA30" output="BLK-TL-PCIE_2_1.MIMTXWDATA30"/>
        <direct input="PCIE_2_1.MIMTXWDATA[31]" name="PCIE_2_1.MIMTXWDATA[31]_to_BLK-TL-PCIE_2_1.MIMTXWDATA31" output="BLK-TL-PCIE_2_1.MIMTXWDATA31"/>
        <direct input="PCIE_2_1.MIMTXWDATA[32]" name="PCIE_2_1.MIMTXWDATA[32]_to_BLK-TL-PCIE_2_1.MIMTXWDATA32" output="BLK-TL-PCIE_2_1.MIMTXWDATA32"/>
        <direct input="PCIE_2_1.MIMTXWDATA[33]" name="PCIE_2_1.MIMTXWDATA[33]_to_BLK-TL-PCIE_2_1.MIMTXWDATA33" output="BLK-TL-PCIE_2_1.MIMTXWDATA33"/>
        <direct input="PCIE_2_1.MIMTXWDATA[34]" name="PCIE_2_1.MIMTXWDATA[34]_to_BLK-TL-PCIE_2_1.MIMTXWDATA34" output="BLK-TL-PCIE_2_1.MIMTXWDATA34"/>
        <direct input="PCIE_2_1.MIMTXWDATA[35]" name="PCIE_2_1.MIMTXWDATA[35]_to_BLK-TL-PCIE_2_1.MIMTXWDATA35" output="BLK-TL-PCIE_2_1.MIMTXWDATA35"/>
        <direct input="PCIE_2_1.MIMTXWDATA[36]" name="PCIE_2_1.MIMTXWDATA[36]_to_BLK-TL-PCIE_2_1.MIMTXWDATA36" output="BLK-TL-PCIE_2_1.MIMTXWDATA36"/>
        <direct input="PCIE_2_1.MIMTXWDATA[37]" name="PCIE_2_1.MIMTXWDATA[37]_to_BLK-TL-PCIE_2_1.MIMTXWDATA37" output="BLK-TL-PCIE_2_1.MIMTXWDATA37"/>
        <direct input="PCIE_2_1.MIMTXWDATA[38]" name="PCIE_2_1.MIMTXWDATA[38]_to_BLK-TL-PCIE_2_1.MIMTXWDATA38" output="BLK-TL-PCIE_2_1.MIMTXWDATA38"/>
        <direct input="PCIE_2_1.MIMTXWDATA[39]" name="PCIE_2_1.MIMTXWDATA[39]_to_BLK-TL-PCIE_2_1.MIMTXWDATA39" output="BLK-TL-PCIE_2_1.MIMTXWDATA39"/>
        <direct input="PCIE_2_1.MIMTXWDATA[3]" name="PCIE_2_1.MIMTXWDATA[3]_to_BLK-TL-PCIE_2_1.MIMTXWDATA3" output="BLK-TL-PCIE_2_1.MIMTXWDATA3"/>
        <direct input="PCIE_2_1.MIMTXWDATA[40]" name="PCIE_2_1.MIMTXWDATA[40]_to_BLK-TL-PCIE_2_1.MIMTXWDATA40" output="BLK-TL-PCIE_2_1.MIMTXWDATA40"/>
        <direct input="PCIE_2_1.MIMTXWDATA[41]" name="PCIE_2_1.MIMTXWDATA[41]_to_BLK-TL-PCIE_2_1.MIMTXWDATA41" output="BLK-TL-PCIE_2_1.MIMTXWDATA41"/>
        <direct input="PCIE_2_1.MIMTXWDATA[42]" name="PCIE_2_1.MIMTXWDATA[42]_to_BLK-TL-PCIE_2_1.MIMTXWDATA42" output="BLK-TL-PCIE_2_1.MIMTXWDATA42"/>
        <direct input="PCIE_2_1.MIMTXWDATA[43]" name="PCIE_2_1.MIMTXWDATA[43]_to_BLK-TL-PCIE_2_1.MIMTXWDATA43" output="BLK-TL-PCIE_2_1.MIMTXWDATA43"/>
        <direct input="PCIE_2_1.MIMTXWDATA[44]" name="PCIE_2_1.MIMTXWDATA[44]_to_BLK-TL-PCIE_2_1.MIMTXWDATA44" output="BLK-TL-PCIE_2_1.MIMTXWDATA44"/>
        <direct input="PCIE_2_1.MIMTXWDATA[45]" name="PCIE_2_1.MIMTXWDATA[45]_to_BLK-TL-PCIE_2_1.MIMTXWDATA45" output="BLK-TL-PCIE_2_1.MIMTXWDATA45"/>
        <direct input="PCIE_2_1.MIMTXWDATA[46]" name="PCIE_2_1.MIMTXWDATA[46]_to_BLK-TL-PCIE_2_1.MIMTXWDATA46" output="BLK-TL-PCIE_2_1.MIMTXWDATA46"/>
        <direct input="PCIE_2_1.MIMTXWDATA[47]" name="PCIE_2_1.MIMTXWDATA[47]_to_BLK-TL-PCIE_2_1.MIMTXWDATA47" output="BLK-TL-PCIE_2_1.MIMTXWDATA47"/>
        <direct input="PCIE_2_1.MIMTXWDATA[48]" name="PCIE_2_1.MIMTXWDATA[48]_to_BLK-TL-PCIE_2_1.MIMTXWDATA48" output="BLK-TL-PCIE_2_1.MIMTXWDATA48"/>
        <direct input="PCIE_2_1.MIMTXWDATA[49]" name="PCIE_2_1.MIMTXWDATA[49]_to_BLK-TL-PCIE_2_1.MIMTXWDATA49" output="BLK-TL-PCIE_2_1.MIMTXWDATA49"/>
        <direct input="PCIE_2_1.MIMTXWDATA[4]" name="PCIE_2_1.MIMTXWDATA[4]_to_BLK-TL-PCIE_2_1.MIMTXWDATA4" output="BLK-TL-PCIE_2_1.MIMTXWDATA4"/>
        <direct input="PCIE_2_1.MIMTXWDATA[50]" name="PCIE_2_1.MIMTXWDATA[50]_to_BLK-TL-PCIE_2_1.MIMTXWDATA50" output="BLK-TL-PCIE_2_1.MIMTXWDATA50"/>
        <direct input="PCIE_2_1.MIMTXWDATA[51]" name="PCIE_2_1.MIMTXWDATA[51]_to_BLK-TL-PCIE_2_1.MIMTXWDATA51" output="BLK-TL-PCIE_2_1.MIMTXWDATA51"/>
        <direct input="PCIE_2_1.MIMTXWDATA[52]" name="PCIE_2_1.MIMTXWDATA[52]_to_BLK-TL-PCIE_2_1.MIMTXWDATA52" output="BLK-TL-PCIE_2_1.MIMTXWDATA52"/>
        <direct input="PCIE_2_1.MIMTXWDATA[53]" name="PCIE_2_1.MIMTXWDATA[53]_to_BLK-TL-PCIE_2_1.MIMTXWDATA53" output="BLK-TL-PCIE_2_1.MIMTXWDATA53"/>
        <direct input="PCIE_2_1.MIMTXWDATA[54]" name="PCIE_2_1.MIMTXWDATA[54]_to_BLK-TL-PCIE_2_1.MIMTXWDATA54" output="BLK-TL-PCIE_2_1.MIMTXWDATA54"/>
        <direct input="PCIE_2_1.MIMTXWDATA[55]" name="PCIE_2_1.MIMTXWDATA[55]_to_BLK-TL-PCIE_2_1.MIMTXWDATA55" output="BLK-TL-PCIE_2_1.MIMTXWDATA55"/>
        <direct input="PCIE_2_1.MIMTXWDATA[56]" name="PCIE_2_1.MIMTXWDATA[56]_to_BLK-TL-PCIE_2_1.MIMTXWDATA56" output="BLK-TL-PCIE_2_1.MIMTXWDATA56"/>
        <direct input="PCIE_2_1.MIMTXWDATA[57]" name="PCIE_2_1.MIMTXWDATA[57]_to_BLK-TL-PCIE_2_1.MIMTXWDATA57" output="BLK-TL-PCIE_2_1.MIMTXWDATA57"/>
        <direct input="PCIE_2_1.MIMTXWDATA[58]" name="PCIE_2_1.MIMTXWDATA[58]_to_BLK-TL-PCIE_2_1.MIMTXWDATA58" output="BLK-TL-PCIE_2_1.MIMTXWDATA58"/>
        <direct input="PCIE_2_1.MIMTXWDATA[59]" name="PCIE_2_1.MIMTXWDATA[59]_to_BLK-TL-PCIE_2_1.MIMTXWDATA59" output="BLK-TL-PCIE_2_1.MIMTXWDATA59"/>
        <direct input="PCIE_2_1.MIMTXWDATA[5]" name="PCIE_2_1.MIMTXWDATA[5]_to_BLK-TL-PCIE_2_1.MIMTXWDATA5" output="BLK-TL-PCIE_2_1.MIMTXWDATA5"/>
        <direct input="PCIE_2_1.MIMTXWDATA[60]" name="PCIE_2_1.MIMTXWDATA[60]_to_BLK-TL-PCIE_2_1.MIMTXWDATA60" output="BLK-TL-PCIE_2_1.MIMTXWDATA60"/>
        <direct input="PCIE_2_1.MIMTXWDATA[61]" name="PCIE_2_1.MIMTXWDATA[61]_to_BLK-TL-PCIE_2_1.MIMTXWDATA61" output="BLK-TL-PCIE_2_1.MIMTXWDATA61"/>
        <direct input="PCIE_2_1.MIMTXWDATA[62]" name="PCIE_2_1.MIMTXWDATA[62]_to_BLK-TL-PCIE_2_1.MIMTXWDATA62" output="BLK-TL-PCIE_2_1.MIMTXWDATA62"/>
        <direct input="PCIE_2_1.MIMTXWDATA[63]" name="PCIE_2_1.MIMTXWDATA[63]_to_BLK-TL-PCIE_2_1.MIMTXWDATA63" output="BLK-TL-PCIE_2_1.MIMTXWDATA63"/>
        <direct input="PCIE_2_1.MIMTXWDATA[64]" name="PCIE_2_1.MIMTXWDATA[64]_to_BLK-TL-PCIE_2_1.MIMTXWDATA64" output="BLK-TL-PCIE_2_1.MIMTXWDATA64"/>
        <direct input="PCIE_2_1.MIMTXWDATA[65]" name="PCIE_2_1.MIMTXWDATA[65]_to_BLK-TL-PCIE_2_1.MIMTXWDATA65" output="BLK-TL-PCIE_2_1.MIMTXWDATA65"/>
        <direct input="PCIE_2_1.MIMTXWDATA[66]" name="PCIE_2_1.MIMTXWDATA[66]_to_BLK-TL-PCIE_2_1.MIMTXWDATA66" output="BLK-TL-PCIE_2_1.MIMTXWDATA66"/>
        <direct input="PCIE_2_1.MIMTXWDATA[67]" name="PCIE_2_1.MIMTXWDATA[67]_to_BLK-TL-PCIE_2_1.MIMTXWDATA67" output="BLK-TL-PCIE_2_1.MIMTXWDATA67"/>
        <direct input="PCIE_2_1.MIMTXWDATA[68]" name="PCIE_2_1.MIMTXWDATA[68]_to_BLK-TL-PCIE_2_1.MIMTXWDATA68" output="BLK-TL-PCIE_2_1.MIMTXWDATA68"/>
        <direct input="PCIE_2_1.MIMTXWDATA[6]" name="PCIE_2_1.MIMTXWDATA[6]_to_BLK-TL-PCIE_2_1.MIMTXWDATA6" output="BLK-TL-PCIE_2_1.MIMTXWDATA6"/>
        <direct input="PCIE_2_1.MIMTXWDATA[7]" name="PCIE_2_1.MIMTXWDATA[7]_to_BLK-TL-PCIE_2_1.MIMTXWDATA7" output="BLK-TL-PCIE_2_1.MIMTXWDATA7"/>
        <direct input="PCIE_2_1.MIMTXWDATA[8]" name="PCIE_2_1.MIMTXWDATA[8]_to_BLK-TL-PCIE_2_1.MIMTXWDATA8" output="BLK-TL-PCIE_2_1.MIMTXWDATA8"/>
        <direct input="PCIE_2_1.MIMTXWDATA[9]" name="PCIE_2_1.MIMTXWDATA[9]_to_BLK-TL-PCIE_2_1.MIMTXWDATA9" output="BLK-TL-PCIE_2_1.MIMTXWDATA9"/>
        <direct input="PCIE_2_1.MIMTXWEN" name="PCIE_2_1.MIMTXWEN_to_BLK-TL-PCIE_2_1.MIMTXWEN" output="BLK-TL-PCIE_2_1.MIMTXWEN"/>
        <direct input="PCIE_2_1.PIPERX0POLARITY" name="PCIE_2_1.PIPERX0POLARITY_to_BLK-TL-PCIE_2_1.PIPERX0POLARITY" output="BLK-TL-PCIE_2_1.PIPERX0POLARITY"/>
        <direct input="PCIE_2_1.PIPERX1POLARITY" name="PCIE_2_1.PIPERX1POLARITY_to_BLK-TL-PCIE_2_1.PIPERX1POLARITY" output="BLK-TL-PCIE_2_1.PIPERX1POLARITY"/>
        <direct input="PCIE_2_1.PIPERX2POLARITY" name="PCIE_2_1.PIPERX2POLARITY_to_BLK-TL-PCIE_2_1.PIPERX2POLARITY" output="BLK-TL-PCIE_2_1.PIPERX2POLARITY"/>
        <direct input="PCIE_2_1.PIPERX3POLARITY" name="PCIE_2_1.PIPERX3POLARITY_to_BLK-TL-PCIE_2_1.PIPERX3POLARITY" output="BLK-TL-PCIE_2_1.PIPERX3POLARITY"/>
        <direct input="PCIE_2_1.PIPERX4POLARITY" name="PCIE_2_1.PIPERX4POLARITY_to_BLK-TL-PCIE_2_1.PIPERX4POLARITY" output="BLK-TL-PCIE_2_1.PIPERX4POLARITY"/>
        <direct input="PCIE_2_1.PIPERX5POLARITY" name="PCIE_2_1.PIPERX5POLARITY_to_BLK-TL-PCIE_2_1.PIPERX5POLARITY" output="BLK-TL-PCIE_2_1.PIPERX5POLARITY"/>
        <direct input="PCIE_2_1.PIPERX6POLARITY" name="PCIE_2_1.PIPERX6POLARITY_to_BLK-TL-PCIE_2_1.PIPERX6POLARITY" output="BLK-TL-PCIE_2_1.PIPERX6POLARITY"/>
        <direct input="PCIE_2_1.PIPERX7POLARITY" name="PCIE_2_1.PIPERX7POLARITY_to_BLK-TL-PCIE_2_1.PIPERX7POLARITY" output="BLK-TL-PCIE_2_1.PIPERX7POLARITY"/>
        <direct input="PCIE_2_1.PIPETX0CHARISK[0]" name="PCIE_2_1.PIPETX0CHARISK[0]_to_BLK-TL-PCIE_2_1.PIPETX0CHARISK0" output="BLK-TL-PCIE_2_1.PIPETX0CHARISK0"/>
        <direct input="PCIE_2_1.PIPETX0CHARISK[1]" name="PCIE_2_1.PIPETX0CHARISK[1]_to_BLK-TL-PCIE_2_1.PIPETX0CHARISK1" output="BLK-TL-PCIE_2_1.PIPETX0CHARISK1"/>
        <direct input="PCIE_2_1.PIPETX0COMPLIANCE" name="PCIE_2_1.PIPETX0COMPLIANCE_to_BLK-TL-PCIE_2_1.PIPETX0COMPLIANCE" output="BLK-TL-PCIE_2_1.PIPETX0COMPLIANCE"/>
        <direct input="PCIE_2_1.PIPETX0DATA[0]" name="PCIE_2_1.PIPETX0DATA[0]_to_BLK-TL-PCIE_2_1.PIPETX0DATA0" output="BLK-TL-PCIE_2_1.PIPETX0DATA0"/>
        <direct input="PCIE_2_1.PIPETX0DATA[10]" name="PCIE_2_1.PIPETX0DATA[10]_to_BLK-TL-PCIE_2_1.PIPETX0DATA10" output="BLK-TL-PCIE_2_1.PIPETX0DATA10"/>
        <direct input="PCIE_2_1.PIPETX0DATA[11]" name="PCIE_2_1.PIPETX0DATA[11]_to_BLK-TL-PCIE_2_1.PIPETX0DATA11" output="BLK-TL-PCIE_2_1.PIPETX0DATA11"/>
        <direct input="PCIE_2_1.PIPETX0DATA[12]" name="PCIE_2_1.PIPETX0DATA[12]_to_BLK-TL-PCIE_2_1.PIPETX0DATA12" output="BLK-TL-PCIE_2_1.PIPETX0DATA12"/>
        <direct input="PCIE_2_1.PIPETX0DATA[13]" name="PCIE_2_1.PIPETX0DATA[13]_to_BLK-TL-PCIE_2_1.PIPETX0DATA13" output="BLK-TL-PCIE_2_1.PIPETX0DATA13"/>
        <direct input="PCIE_2_1.PIPETX0DATA[14]" name="PCIE_2_1.PIPETX0DATA[14]_to_BLK-TL-PCIE_2_1.PIPETX0DATA14" output="BLK-TL-PCIE_2_1.PIPETX0DATA14"/>
        <direct input="PCIE_2_1.PIPETX0DATA[15]" name="PCIE_2_1.PIPETX0DATA[15]_to_BLK-TL-PCIE_2_1.PIPETX0DATA15" output="BLK-TL-PCIE_2_1.PIPETX0DATA15"/>
        <direct input="PCIE_2_1.PIPETX0DATA[1]" name="PCIE_2_1.PIPETX0DATA[1]_to_BLK-TL-PCIE_2_1.PIPETX0DATA1" output="BLK-TL-PCIE_2_1.PIPETX0DATA1"/>
        <direct input="PCIE_2_1.PIPETX0DATA[2]" name="PCIE_2_1.PIPETX0DATA[2]_to_BLK-TL-PCIE_2_1.PIPETX0DATA2" output="BLK-TL-PCIE_2_1.PIPETX0DATA2"/>
        <direct input="PCIE_2_1.PIPETX0DATA[3]" name="PCIE_2_1.PIPETX0DATA[3]_to_BLK-TL-PCIE_2_1.PIPETX0DATA3" output="BLK-TL-PCIE_2_1.PIPETX0DATA3"/>
        <direct input="PCIE_2_1.PIPETX0DATA[4]" name="PCIE_2_1.PIPETX0DATA[4]_to_BLK-TL-PCIE_2_1.PIPETX0DATA4" output="BLK-TL-PCIE_2_1.PIPETX0DATA4"/>
        <direct input="PCIE_2_1.PIPETX0DATA[5]" name="PCIE_2_1.PIPETX0DATA[5]_to_BLK-TL-PCIE_2_1.PIPETX0DATA5" output="BLK-TL-PCIE_2_1.PIPETX0DATA5"/>
        <direct input="PCIE_2_1.PIPETX0DATA[6]" name="PCIE_2_1.PIPETX0DATA[6]_to_BLK-TL-PCIE_2_1.PIPETX0DATA6" output="BLK-TL-PCIE_2_1.PIPETX0DATA6"/>
        <direct input="PCIE_2_1.PIPETX0DATA[7]" name="PCIE_2_1.PIPETX0DATA[7]_to_BLK-TL-PCIE_2_1.PIPETX0DATA7" output="BLK-TL-PCIE_2_1.PIPETX0DATA7"/>
        <direct input="PCIE_2_1.PIPETX0DATA[8]" name="PCIE_2_1.PIPETX0DATA[8]_to_BLK-TL-PCIE_2_1.PIPETX0DATA8" output="BLK-TL-PCIE_2_1.PIPETX0DATA8"/>
        <direct input="PCIE_2_1.PIPETX0DATA[9]" name="PCIE_2_1.PIPETX0DATA[9]_to_BLK-TL-PCIE_2_1.PIPETX0DATA9" output="BLK-TL-PCIE_2_1.PIPETX0DATA9"/>
        <direct input="PCIE_2_1.PIPETX0ELECIDLE" name="PCIE_2_1.PIPETX0ELECIDLE_to_BLK-TL-PCIE_2_1.PIPETX0ELECIDLE" output="BLK-TL-PCIE_2_1.PIPETX0ELECIDLE"/>
        <direct input="PCIE_2_1.PIPETX0POWERDOWN[0]" name="PCIE_2_1.PIPETX0POWERDOWN[0]_to_BLK-TL-PCIE_2_1.PIPETX0POWERDOWN0" output="BLK-TL-PCIE_2_1.PIPETX0POWERDOWN0"/>
        <direct input="PCIE_2_1.PIPETX0POWERDOWN[1]" name="PCIE_2_1.PIPETX0POWERDOWN[1]_to_BLK-TL-PCIE_2_1.PIPETX0POWERDOWN1" output="BLK-TL-PCIE_2_1.PIPETX0POWERDOWN1"/>
        <direct input="PCIE_2_1.PIPETX1CHARISK[0]" name="PCIE_2_1.PIPETX1CHARISK[0]_to_BLK-TL-PCIE_2_1.PIPETX1CHARISK0" output="BLK-TL-PCIE_2_1.PIPETX1CHARISK0"/>
        <direct input="PCIE_2_1.PIPETX1CHARISK[1]" name="PCIE_2_1.PIPETX1CHARISK[1]_to_BLK-TL-PCIE_2_1.PIPETX1CHARISK1" output="BLK-TL-PCIE_2_1.PIPETX1CHARISK1"/>
        <direct input="PCIE_2_1.PIPETX1COMPLIANCE" name="PCIE_2_1.PIPETX1COMPLIANCE_to_BLK-TL-PCIE_2_1.PIPETX1COMPLIANCE" output="BLK-TL-PCIE_2_1.PIPETX1COMPLIANCE"/>
        <direct input="PCIE_2_1.PIPETX1DATA[0]" name="PCIE_2_1.PIPETX1DATA[0]_to_BLK-TL-PCIE_2_1.PIPETX1DATA0" output="BLK-TL-PCIE_2_1.PIPETX1DATA0"/>
        <direct input="PCIE_2_1.PIPETX1DATA[10]" name="PCIE_2_1.PIPETX1DATA[10]_to_BLK-TL-PCIE_2_1.PIPETX1DATA10" output="BLK-TL-PCIE_2_1.PIPETX1DATA10"/>
        <direct input="PCIE_2_1.PIPETX1DATA[11]" name="PCIE_2_1.PIPETX1DATA[11]_to_BLK-TL-PCIE_2_1.PIPETX1DATA11" output="BLK-TL-PCIE_2_1.PIPETX1DATA11"/>
        <direct input="PCIE_2_1.PIPETX1DATA[12]" name="PCIE_2_1.PIPETX1DATA[12]_to_BLK-TL-PCIE_2_1.PIPETX1DATA12" output="BLK-TL-PCIE_2_1.PIPETX1DATA12"/>
        <direct input="PCIE_2_1.PIPETX1DATA[13]" name="PCIE_2_1.PIPETX1DATA[13]_to_BLK-TL-PCIE_2_1.PIPETX1DATA13" output="BLK-TL-PCIE_2_1.PIPETX1DATA13"/>
        <direct input="PCIE_2_1.PIPETX1DATA[14]" name="PCIE_2_1.PIPETX1DATA[14]_to_BLK-TL-PCIE_2_1.PIPETX1DATA14" output="BLK-TL-PCIE_2_1.PIPETX1DATA14"/>
        <direct input="PCIE_2_1.PIPETX1DATA[15]" name="PCIE_2_1.PIPETX1DATA[15]_to_BLK-TL-PCIE_2_1.PIPETX1DATA15" output="BLK-TL-PCIE_2_1.PIPETX1DATA15"/>
        <direct input="PCIE_2_1.PIPETX1DATA[1]" name="PCIE_2_1.PIPETX1DATA[1]_to_BLK-TL-PCIE_2_1.PIPETX1DATA1" output="BLK-TL-PCIE_2_1.PIPETX1DATA1"/>
        <direct input="PCIE_2_1.PIPETX1DATA[2]" name="PCIE_2_1.PIPETX1DATA[2]_to_BLK-TL-PCIE_2_1.PIPETX1DATA2" output="BLK-TL-PCIE_2_1.PIPETX1DATA2"/>
        <direct input="PCIE_2_1.PIPETX1DATA[3]" name="PCIE_2_1.PIPETX1DATA[3]_to_BLK-TL-PCIE_2_1.PIPETX1DATA3" output="BLK-TL-PCIE_2_1.PIPETX1DATA3"/>
        <direct input="PCIE_2_1.PIPETX1DATA[4]" name="PCIE_2_1.PIPETX1DATA[4]_to_BLK-TL-PCIE_2_1.PIPETX1DATA4" output="BLK-TL-PCIE_2_1.PIPETX1DATA4"/>
        <direct input="PCIE_2_1.PIPETX1DATA[5]" name="PCIE_2_1.PIPETX1DATA[5]_to_BLK-TL-PCIE_2_1.PIPETX1DATA5" output="BLK-TL-PCIE_2_1.PIPETX1DATA5"/>
        <direct input="PCIE_2_1.PIPETX1DATA[6]" name="PCIE_2_1.PIPETX1DATA[6]_to_BLK-TL-PCIE_2_1.PIPETX1DATA6" output="BLK-TL-PCIE_2_1.PIPETX1DATA6"/>
        <direct input="PCIE_2_1.PIPETX1DATA[7]" name="PCIE_2_1.PIPETX1DATA[7]_to_BLK-TL-PCIE_2_1.PIPETX1DATA7" output="BLK-TL-PCIE_2_1.PIPETX1DATA7"/>
        <direct input="PCIE_2_1.PIPETX1DATA[8]" name="PCIE_2_1.PIPETX1DATA[8]_to_BLK-TL-PCIE_2_1.PIPETX1DATA8" output="BLK-TL-PCIE_2_1.PIPETX1DATA8"/>
        <direct input="PCIE_2_1.PIPETX1DATA[9]" name="PCIE_2_1.PIPETX1DATA[9]_to_BLK-TL-PCIE_2_1.PIPETX1DATA9" output="BLK-TL-PCIE_2_1.PIPETX1DATA9"/>
        <direct input="PCIE_2_1.PIPETX1ELECIDLE" name="PCIE_2_1.PIPETX1ELECIDLE_to_BLK-TL-PCIE_2_1.PIPETX1ELECIDLE" output="BLK-TL-PCIE_2_1.PIPETX1ELECIDLE"/>
        <direct input="PCIE_2_1.PIPETX1POWERDOWN[0]" name="PCIE_2_1.PIPETX1POWERDOWN[0]_to_BLK-TL-PCIE_2_1.PIPETX1POWERDOWN0" output="BLK-TL-PCIE_2_1.PIPETX1POWERDOWN0"/>
        <direct input="PCIE_2_1.PIPETX1POWERDOWN[1]" name="PCIE_2_1.PIPETX1POWERDOWN[1]_to_BLK-TL-PCIE_2_1.PIPETX1POWERDOWN1" output="BLK-TL-PCIE_2_1.PIPETX1POWERDOWN1"/>
        <direct input="PCIE_2_1.PIPETX2CHARISK[0]" name="PCIE_2_1.PIPETX2CHARISK[0]_to_BLK-TL-PCIE_2_1.PIPETX2CHARISK0" output="BLK-TL-PCIE_2_1.PIPETX2CHARISK0"/>
        <direct input="PCIE_2_1.PIPETX2CHARISK[1]" name="PCIE_2_1.PIPETX2CHARISK[1]_to_BLK-TL-PCIE_2_1.PIPETX2CHARISK1" output="BLK-TL-PCIE_2_1.PIPETX2CHARISK1"/>
        <direct input="PCIE_2_1.PIPETX2COMPLIANCE" name="PCIE_2_1.PIPETX2COMPLIANCE_to_BLK-TL-PCIE_2_1.PIPETX2COMPLIANCE" output="BLK-TL-PCIE_2_1.PIPETX2COMPLIANCE"/>
        <direct input="PCIE_2_1.PIPETX2DATA[0]" name="PCIE_2_1.PIPETX2DATA[0]_to_BLK-TL-PCIE_2_1.PIPETX2DATA0" output="BLK-TL-PCIE_2_1.PIPETX2DATA0"/>
        <direct input="PCIE_2_1.PIPETX2DATA[10]" name="PCIE_2_1.PIPETX2DATA[10]_to_BLK-TL-PCIE_2_1.PIPETX2DATA10" output="BLK-TL-PCIE_2_1.PIPETX2DATA10"/>
        <direct input="PCIE_2_1.PIPETX2DATA[11]" name="PCIE_2_1.PIPETX2DATA[11]_to_BLK-TL-PCIE_2_1.PIPETX2DATA11" output="BLK-TL-PCIE_2_1.PIPETX2DATA11"/>
        <direct input="PCIE_2_1.PIPETX2DATA[12]" name="PCIE_2_1.PIPETX2DATA[12]_to_BLK-TL-PCIE_2_1.PIPETX2DATA12" output="BLK-TL-PCIE_2_1.PIPETX2DATA12"/>
        <direct input="PCIE_2_1.PIPETX2DATA[13]" name="PCIE_2_1.PIPETX2DATA[13]_to_BLK-TL-PCIE_2_1.PIPETX2DATA13" output="BLK-TL-PCIE_2_1.PIPETX2DATA13"/>
        <direct input="PCIE_2_1.PIPETX2DATA[14]" name="PCIE_2_1.PIPETX2DATA[14]_to_BLK-TL-PCIE_2_1.PIPETX2DATA14" output="BLK-TL-PCIE_2_1.PIPETX2DATA14"/>
        <direct input="PCIE_2_1.PIPETX2DATA[15]" name="PCIE_2_1.PIPETX2DATA[15]_to_BLK-TL-PCIE_2_1.PIPETX2DATA15" output="BLK-TL-PCIE_2_1.PIPETX2DATA15"/>
        <direct input="PCIE_2_1.PIPETX2DATA[1]" name="PCIE_2_1.PIPETX2DATA[1]_to_BLK-TL-PCIE_2_1.PIPETX2DATA1" output="BLK-TL-PCIE_2_1.PIPETX2DATA1"/>
        <direct input="PCIE_2_1.PIPETX2DATA[2]" name="PCIE_2_1.PIPETX2DATA[2]_to_BLK-TL-PCIE_2_1.PIPETX2DATA2" output="BLK-TL-PCIE_2_1.PIPETX2DATA2"/>
        <direct input="PCIE_2_1.PIPETX2DATA[3]" name="PCIE_2_1.PIPETX2DATA[3]_to_BLK-TL-PCIE_2_1.PIPETX2DATA3" output="BLK-TL-PCIE_2_1.PIPETX2DATA3"/>
        <direct input="PCIE_2_1.PIPETX2DATA[4]" name="PCIE_2_1.PIPETX2DATA[4]_to_BLK-TL-PCIE_2_1.PIPETX2DATA4" output="BLK-TL-PCIE_2_1.PIPETX2DATA4"/>
        <direct input="PCIE_2_1.PIPETX2DATA[5]" name="PCIE_2_1.PIPETX2DATA[5]_to_BLK-TL-PCIE_2_1.PIPETX2DATA5" output="BLK-TL-PCIE_2_1.PIPETX2DATA5"/>
        <direct input="PCIE_2_1.PIPETX2DATA[6]" name="PCIE_2_1.PIPETX2DATA[6]_to_BLK-TL-PCIE_2_1.PIPETX2DATA6" output="BLK-TL-PCIE_2_1.PIPETX2DATA6"/>
        <direct input="PCIE_2_1.PIPETX2DATA[7]" name="PCIE_2_1.PIPETX2DATA[7]_to_BLK-TL-PCIE_2_1.PIPETX2DATA7" output="BLK-TL-PCIE_2_1.PIPETX2DATA7"/>
        <direct input="PCIE_2_1.PIPETX2DATA[8]" name="PCIE_2_1.PIPETX2DATA[8]_to_BLK-TL-PCIE_2_1.PIPETX2DATA8" output="BLK-TL-PCIE_2_1.PIPETX2DATA8"/>
        <direct input="PCIE_2_1.PIPETX2DATA[9]" name="PCIE_2_1.PIPETX2DATA[9]_to_BLK-TL-PCIE_2_1.PIPETX2DATA9" output="BLK-TL-PCIE_2_1.PIPETX2DATA9"/>
        <direct input="PCIE_2_1.PIPETX2ELECIDLE" name="PCIE_2_1.PIPETX2ELECIDLE_to_BLK-TL-PCIE_2_1.PIPETX2ELECIDLE" output="BLK-TL-PCIE_2_1.PIPETX2ELECIDLE"/>
        <direct input="PCIE_2_1.PIPETX2POWERDOWN[0]" name="PCIE_2_1.PIPETX2POWERDOWN[0]_to_BLK-TL-PCIE_2_1.PIPETX2POWERDOWN0" output="BLK-TL-PCIE_2_1.PIPETX2POWERDOWN0"/>
        <direct input="PCIE_2_1.PIPETX2POWERDOWN[1]" name="PCIE_2_1.PIPETX2POWERDOWN[1]_to_BLK-TL-PCIE_2_1.PIPETX2POWERDOWN1" output="BLK-TL-PCIE_2_1.PIPETX2POWERDOWN1"/>
        <direct input="PCIE_2_1.PIPETX3CHARISK[0]" name="PCIE_2_1.PIPETX3CHARISK[0]_to_BLK-TL-PCIE_2_1.PIPETX3CHARISK0" output="BLK-TL-PCIE_2_1.PIPETX3CHARISK0"/>
        <direct input="PCIE_2_1.PIPETX3CHARISK[1]" name="PCIE_2_1.PIPETX3CHARISK[1]_to_BLK-TL-PCIE_2_1.PIPETX3CHARISK1" output="BLK-TL-PCIE_2_1.PIPETX3CHARISK1"/>
        <direct input="PCIE_2_1.PIPETX3COMPLIANCE" name="PCIE_2_1.PIPETX3COMPLIANCE_to_BLK-TL-PCIE_2_1.PIPETX3COMPLIANCE" output="BLK-TL-PCIE_2_1.PIPETX3COMPLIANCE"/>
        <direct input="PCIE_2_1.PIPETX3DATA[0]" name="PCIE_2_1.PIPETX3DATA[0]_to_BLK-TL-PCIE_2_1.PIPETX3DATA0" output="BLK-TL-PCIE_2_1.PIPETX3DATA0"/>
        <direct input="PCIE_2_1.PIPETX3DATA[10]" name="PCIE_2_1.PIPETX3DATA[10]_to_BLK-TL-PCIE_2_1.PIPETX3DATA10" output="BLK-TL-PCIE_2_1.PIPETX3DATA10"/>
        <direct input="PCIE_2_1.PIPETX3DATA[11]" name="PCIE_2_1.PIPETX3DATA[11]_to_BLK-TL-PCIE_2_1.PIPETX3DATA11" output="BLK-TL-PCIE_2_1.PIPETX3DATA11"/>
        <direct input="PCIE_2_1.PIPETX3DATA[12]" name="PCIE_2_1.PIPETX3DATA[12]_to_BLK-TL-PCIE_2_1.PIPETX3DATA12" output="BLK-TL-PCIE_2_1.PIPETX3DATA12"/>
        <direct input="PCIE_2_1.PIPETX3DATA[13]" name="PCIE_2_1.PIPETX3DATA[13]_to_BLK-TL-PCIE_2_1.PIPETX3DATA13" output="BLK-TL-PCIE_2_1.PIPETX3DATA13"/>
        <direct input="PCIE_2_1.PIPETX3DATA[14]" name="PCIE_2_1.PIPETX3DATA[14]_to_BLK-TL-PCIE_2_1.PIPETX3DATA14" output="BLK-TL-PCIE_2_1.PIPETX3DATA14"/>
        <direct input="PCIE_2_1.PIPETX3DATA[15]" name="PCIE_2_1.PIPETX3DATA[15]_to_BLK-TL-PCIE_2_1.PIPETX3DATA15" output="BLK-TL-PCIE_2_1.PIPETX3DATA15"/>
        <direct input="PCIE_2_1.PIPETX3DATA[1]" name="PCIE_2_1.PIPETX3DATA[1]_to_BLK-TL-PCIE_2_1.PIPETX3DATA1" output="BLK-TL-PCIE_2_1.PIPETX3DATA1"/>
        <direct input="PCIE_2_1.PIPETX3DATA[2]" name="PCIE_2_1.PIPETX3DATA[2]_to_BLK-TL-PCIE_2_1.PIPETX3DATA2" output="BLK-TL-PCIE_2_1.PIPETX3DATA2"/>
        <direct input="PCIE_2_1.PIPETX3DATA[3]" name="PCIE_2_1.PIPETX3DATA[3]_to_BLK-TL-PCIE_2_1.PIPETX3DATA3" output="BLK-TL-PCIE_2_1.PIPETX3DATA3"/>
        <direct input="PCIE_2_1.PIPETX3DATA[4]" name="PCIE_2_1.PIPETX3DATA[4]_to_BLK-TL-PCIE_2_1.PIPETX3DATA4" output="BLK-TL-PCIE_2_1.PIPETX3DATA4"/>
        <direct input="PCIE_2_1.PIPETX3DATA[5]" name="PCIE_2_1.PIPETX3DATA[5]_to_BLK-TL-PCIE_2_1.PIPETX3DATA5" output="BLK-TL-PCIE_2_1.PIPETX3DATA5"/>
        <direct input="PCIE_2_1.PIPETX3DATA[6]" name="PCIE_2_1.PIPETX3DATA[6]_to_BLK-TL-PCIE_2_1.PIPETX3DATA6" output="BLK-TL-PCIE_2_1.PIPETX3DATA6"/>
        <direct input="PCIE_2_1.PIPETX3DATA[7]" name="PCIE_2_1.PIPETX3DATA[7]_to_BLK-TL-PCIE_2_1.PIPETX3DATA7" output="BLK-TL-PCIE_2_1.PIPETX3DATA7"/>
        <direct input="PCIE_2_1.PIPETX3DATA[8]" name="PCIE_2_1.PIPETX3DATA[8]_to_BLK-TL-PCIE_2_1.PIPETX3DATA8" output="BLK-TL-PCIE_2_1.PIPETX3DATA8"/>
        <direct input="PCIE_2_1.PIPETX3DATA[9]" name="PCIE_2_1.PIPETX3DATA[9]_to_BLK-TL-PCIE_2_1.PIPETX3DATA9" output="BLK-TL-PCIE_2_1.PIPETX3DATA9"/>
        <direct input="PCIE_2_1.PIPETX3ELECIDLE" name="PCIE_2_1.PIPETX3ELECIDLE_to_BLK-TL-PCIE_2_1.PIPETX3ELECIDLE" output="BLK-TL-PCIE_2_1.PIPETX3ELECIDLE"/>
        <direct input="PCIE_2_1.PIPETX3POWERDOWN[0]" name="PCIE_2_1.PIPETX3POWERDOWN[0]_to_BLK-TL-PCIE_2_1.PIPETX3POWERDOWN0" output="BLK-TL-PCIE_2_1.PIPETX3POWERDOWN0"/>
        <direct input="PCIE_2_1.PIPETX3POWERDOWN[1]" name="PCIE_2_1.PIPETX3POWERDOWN[1]_to_BLK-TL-PCIE_2_1.PIPETX3POWERDOWN1" output="BLK-TL-PCIE_2_1.PIPETX3POWERDOWN1"/>
        <direct input="PCIE_2_1.PIPETX4CHARISK[0]" name="PCIE_2_1.PIPETX4CHARISK[0]_to_BLK-TL-PCIE_2_1.PIPETX4CHARISK0" output="BLK-TL-PCIE_2_1.PIPETX4CHARISK0"/>
        <direct input="PCIE_2_1.PIPETX4CHARISK[1]" name="PCIE_2_1.PIPETX4CHARISK[1]_to_BLK-TL-PCIE_2_1.PIPETX4CHARISK1" output="BLK-TL-PCIE_2_1.PIPETX4CHARISK1"/>
        <direct input="PCIE_2_1.PIPETX4COMPLIANCE" name="PCIE_2_1.PIPETX4COMPLIANCE_to_BLK-TL-PCIE_2_1.PIPETX4COMPLIANCE" output="BLK-TL-PCIE_2_1.PIPETX4COMPLIANCE"/>
        <direct input="PCIE_2_1.PIPETX4DATA[0]" name="PCIE_2_1.PIPETX4DATA[0]_to_BLK-TL-PCIE_2_1.PIPETX4DATA0" output="BLK-TL-PCIE_2_1.PIPETX4DATA0"/>
        <direct input="PCIE_2_1.PIPETX4DATA[10]" name="PCIE_2_1.PIPETX4DATA[10]_to_BLK-TL-PCIE_2_1.PIPETX4DATA10" output="BLK-TL-PCIE_2_1.PIPETX4DATA10"/>
        <direct input="PCIE_2_1.PIPETX4DATA[11]" name="PCIE_2_1.PIPETX4DATA[11]_to_BLK-TL-PCIE_2_1.PIPETX4DATA11" output="BLK-TL-PCIE_2_1.PIPETX4DATA11"/>
        <direct input="PCIE_2_1.PIPETX4DATA[12]" name="PCIE_2_1.PIPETX4DATA[12]_to_BLK-TL-PCIE_2_1.PIPETX4DATA12" output="BLK-TL-PCIE_2_1.PIPETX4DATA12"/>
        <direct input="PCIE_2_1.PIPETX4DATA[13]" name="PCIE_2_1.PIPETX4DATA[13]_to_BLK-TL-PCIE_2_1.PIPETX4DATA13" output="BLK-TL-PCIE_2_1.PIPETX4DATA13"/>
        <direct input="PCIE_2_1.PIPETX4DATA[14]" name="PCIE_2_1.PIPETX4DATA[14]_to_BLK-TL-PCIE_2_1.PIPETX4DATA14" output="BLK-TL-PCIE_2_1.PIPETX4DATA14"/>
        <direct input="PCIE_2_1.PIPETX4DATA[15]" name="PCIE_2_1.PIPETX4DATA[15]_to_BLK-TL-PCIE_2_1.PIPETX4DATA15" output="BLK-TL-PCIE_2_1.PIPETX4DATA15"/>
        <direct input="PCIE_2_1.PIPETX4DATA[1]" name="PCIE_2_1.PIPETX4DATA[1]_to_BLK-TL-PCIE_2_1.PIPETX4DATA1" output="BLK-TL-PCIE_2_1.PIPETX4DATA1"/>
        <direct input="PCIE_2_1.PIPETX4DATA[2]" name="PCIE_2_1.PIPETX4DATA[2]_to_BLK-TL-PCIE_2_1.PIPETX4DATA2" output="BLK-TL-PCIE_2_1.PIPETX4DATA2"/>
        <direct input="PCIE_2_1.PIPETX4DATA[3]" name="PCIE_2_1.PIPETX4DATA[3]_to_BLK-TL-PCIE_2_1.PIPETX4DATA3" output="BLK-TL-PCIE_2_1.PIPETX4DATA3"/>
        <direct input="PCIE_2_1.PIPETX4DATA[4]" name="PCIE_2_1.PIPETX4DATA[4]_to_BLK-TL-PCIE_2_1.PIPETX4DATA4" output="BLK-TL-PCIE_2_1.PIPETX4DATA4"/>
        <direct input="PCIE_2_1.PIPETX4DATA[5]" name="PCIE_2_1.PIPETX4DATA[5]_to_BLK-TL-PCIE_2_1.PIPETX4DATA5" output="BLK-TL-PCIE_2_1.PIPETX4DATA5"/>
        <direct input="PCIE_2_1.PIPETX4DATA[6]" name="PCIE_2_1.PIPETX4DATA[6]_to_BLK-TL-PCIE_2_1.PIPETX4DATA6" output="BLK-TL-PCIE_2_1.PIPETX4DATA6"/>
        <direct input="PCIE_2_1.PIPETX4DATA[7]" name="PCIE_2_1.PIPETX4DATA[7]_to_BLK-TL-PCIE_2_1.PIPETX4DATA7" output="BLK-TL-PCIE_2_1.PIPETX4DATA7"/>
        <direct input="PCIE_2_1.PIPETX4DATA[8]" name="PCIE_2_1.PIPETX4DATA[8]_to_BLK-TL-PCIE_2_1.PIPETX4DATA8" output="BLK-TL-PCIE_2_1.PIPETX4DATA8"/>
        <direct input="PCIE_2_1.PIPETX4DATA[9]" name="PCIE_2_1.PIPETX4DATA[9]_to_BLK-TL-PCIE_2_1.PIPETX4DATA9" output="BLK-TL-PCIE_2_1.PIPETX4DATA9"/>
        <direct input="PCIE_2_1.PIPETX4ELECIDLE" name="PCIE_2_1.PIPETX4ELECIDLE_to_BLK-TL-PCIE_2_1.PIPETX4ELECIDLE" output="BLK-TL-PCIE_2_1.PIPETX4ELECIDLE"/>
        <direct input="PCIE_2_1.PIPETX4POWERDOWN[0]" name="PCIE_2_1.PIPETX4POWERDOWN[0]_to_BLK-TL-PCIE_2_1.PIPETX4POWERDOWN0" output="BLK-TL-PCIE_2_1.PIPETX4POWERDOWN0"/>
        <direct input="PCIE_2_1.PIPETX4POWERDOWN[1]" name="PCIE_2_1.PIPETX4POWERDOWN[1]_to_BLK-TL-PCIE_2_1.PIPETX4POWERDOWN1" output="BLK-TL-PCIE_2_1.PIPETX4POWERDOWN1"/>
        <direct input="PCIE_2_1.PIPETX5CHARISK[0]" name="PCIE_2_1.PIPETX5CHARISK[0]_to_BLK-TL-PCIE_2_1.PIPETX5CHARISK0" output="BLK-TL-PCIE_2_1.PIPETX5CHARISK0"/>
        <direct input="PCIE_2_1.PIPETX5CHARISK[1]" name="PCIE_2_1.PIPETX5CHARISK[1]_to_BLK-TL-PCIE_2_1.PIPETX5CHARISK1" output="BLK-TL-PCIE_2_1.PIPETX5CHARISK1"/>
        <direct input="PCIE_2_1.PIPETX5COMPLIANCE" name="PCIE_2_1.PIPETX5COMPLIANCE_to_BLK-TL-PCIE_2_1.PIPETX5COMPLIANCE" output="BLK-TL-PCIE_2_1.PIPETX5COMPLIANCE"/>
        <direct input="PCIE_2_1.PIPETX5DATA[0]" name="PCIE_2_1.PIPETX5DATA[0]_to_BLK-TL-PCIE_2_1.PIPETX5DATA0" output="BLK-TL-PCIE_2_1.PIPETX5DATA0"/>
        <direct input="PCIE_2_1.PIPETX5DATA[10]" name="PCIE_2_1.PIPETX5DATA[10]_to_BLK-TL-PCIE_2_1.PIPETX5DATA10" output="BLK-TL-PCIE_2_1.PIPETX5DATA10"/>
        <direct input="PCIE_2_1.PIPETX5DATA[11]" name="PCIE_2_1.PIPETX5DATA[11]_to_BLK-TL-PCIE_2_1.PIPETX5DATA11" output="BLK-TL-PCIE_2_1.PIPETX5DATA11"/>
        <direct input="PCIE_2_1.PIPETX5DATA[12]" name="PCIE_2_1.PIPETX5DATA[12]_to_BLK-TL-PCIE_2_1.PIPETX5DATA12" output="BLK-TL-PCIE_2_1.PIPETX5DATA12"/>
        <direct input="PCIE_2_1.PIPETX5DATA[13]" name="PCIE_2_1.PIPETX5DATA[13]_to_BLK-TL-PCIE_2_1.PIPETX5DATA13" output="BLK-TL-PCIE_2_1.PIPETX5DATA13"/>
        <direct input="PCIE_2_1.PIPETX5DATA[14]" name="PCIE_2_1.PIPETX5DATA[14]_to_BLK-TL-PCIE_2_1.PIPETX5DATA14" output="BLK-TL-PCIE_2_1.PIPETX5DATA14"/>
        <direct input="PCIE_2_1.PIPETX5DATA[15]" name="PCIE_2_1.PIPETX5DATA[15]_to_BLK-TL-PCIE_2_1.PIPETX5DATA15" output="BLK-TL-PCIE_2_1.PIPETX5DATA15"/>
        <direct input="PCIE_2_1.PIPETX5DATA[1]" name="PCIE_2_1.PIPETX5DATA[1]_to_BLK-TL-PCIE_2_1.PIPETX5DATA1" output="BLK-TL-PCIE_2_1.PIPETX5DATA1"/>
        <direct input="PCIE_2_1.PIPETX5DATA[2]" name="PCIE_2_1.PIPETX5DATA[2]_to_BLK-TL-PCIE_2_1.PIPETX5DATA2" output="BLK-TL-PCIE_2_1.PIPETX5DATA2"/>
        <direct input="PCIE_2_1.PIPETX5DATA[3]" name="PCIE_2_1.PIPETX5DATA[3]_to_BLK-TL-PCIE_2_1.PIPETX5DATA3" output="BLK-TL-PCIE_2_1.PIPETX5DATA3"/>
        <direct input="PCIE_2_1.PIPETX5DATA[4]" name="PCIE_2_1.PIPETX5DATA[4]_to_BLK-TL-PCIE_2_1.PIPETX5DATA4" output="BLK-TL-PCIE_2_1.PIPETX5DATA4"/>
        <direct input="PCIE_2_1.PIPETX5DATA[5]" name="PCIE_2_1.PIPETX5DATA[5]_to_BLK-TL-PCIE_2_1.PIPETX5DATA5" output="BLK-TL-PCIE_2_1.PIPETX5DATA5"/>
        <direct input="PCIE_2_1.PIPETX5DATA[6]" name="PCIE_2_1.PIPETX5DATA[6]_to_BLK-TL-PCIE_2_1.PIPETX5DATA6" output="BLK-TL-PCIE_2_1.PIPETX5DATA6"/>
        <direct input="PCIE_2_1.PIPETX5DATA[7]" name="PCIE_2_1.PIPETX5DATA[7]_to_BLK-TL-PCIE_2_1.PIPETX5DATA7" output="BLK-TL-PCIE_2_1.PIPETX5DATA7"/>
        <direct input="PCIE_2_1.PIPETX5DATA[8]" name="PCIE_2_1.PIPETX5DATA[8]_to_BLK-TL-PCIE_2_1.PIPETX5DATA8" output="BLK-TL-PCIE_2_1.PIPETX5DATA8"/>
        <direct input="PCIE_2_1.PIPETX5DATA[9]" name="PCIE_2_1.PIPETX5DATA[9]_to_BLK-TL-PCIE_2_1.PIPETX5DATA9" output="BLK-TL-PCIE_2_1.PIPETX5DATA9"/>
        <direct input="PCIE_2_1.PIPETX5ELECIDLE" name="PCIE_2_1.PIPETX5ELECIDLE_to_BLK-TL-PCIE_2_1.PIPETX5ELECIDLE" output="BLK-TL-PCIE_2_1.PIPETX5ELECIDLE"/>
        <direct input="PCIE_2_1.PIPETX5POWERDOWN[0]" name="PCIE_2_1.PIPETX5POWERDOWN[0]_to_BLK-TL-PCIE_2_1.PIPETX5POWERDOWN0" output="BLK-TL-PCIE_2_1.PIPETX5POWERDOWN0"/>
        <direct input="PCIE_2_1.PIPETX5POWERDOWN[1]" name="PCIE_2_1.PIPETX5POWERDOWN[1]_to_BLK-TL-PCIE_2_1.PIPETX5POWERDOWN1" output="BLK-TL-PCIE_2_1.PIPETX5POWERDOWN1"/>
        <direct input="PCIE_2_1.PIPETX6CHARISK[0]" name="PCIE_2_1.PIPETX6CHARISK[0]_to_BLK-TL-PCIE_2_1.PIPETX6CHARISK0" output="BLK-TL-PCIE_2_1.PIPETX6CHARISK0"/>
        <direct input="PCIE_2_1.PIPETX6CHARISK[1]" name="PCIE_2_1.PIPETX6CHARISK[1]_to_BLK-TL-PCIE_2_1.PIPETX6CHARISK1" output="BLK-TL-PCIE_2_1.PIPETX6CHARISK1"/>
        <direct input="PCIE_2_1.PIPETX6COMPLIANCE" name="PCIE_2_1.PIPETX6COMPLIANCE_to_BLK-TL-PCIE_2_1.PIPETX6COMPLIANCE" output="BLK-TL-PCIE_2_1.PIPETX6COMPLIANCE"/>
        <direct input="PCIE_2_1.PIPETX6DATA[0]" name="PCIE_2_1.PIPETX6DATA[0]_to_BLK-TL-PCIE_2_1.PIPETX6DATA0" output="BLK-TL-PCIE_2_1.PIPETX6DATA0"/>
        <direct input="PCIE_2_1.PIPETX6DATA[10]" name="PCIE_2_1.PIPETX6DATA[10]_to_BLK-TL-PCIE_2_1.PIPETX6DATA10" output="BLK-TL-PCIE_2_1.PIPETX6DATA10"/>
        <direct input="PCIE_2_1.PIPETX6DATA[11]" name="PCIE_2_1.PIPETX6DATA[11]_to_BLK-TL-PCIE_2_1.PIPETX6DATA11" output="BLK-TL-PCIE_2_1.PIPETX6DATA11"/>
        <direct input="PCIE_2_1.PIPETX6DATA[12]" name="PCIE_2_1.PIPETX6DATA[12]_to_BLK-TL-PCIE_2_1.PIPETX6DATA12" output="BLK-TL-PCIE_2_1.PIPETX6DATA12"/>
        <direct input="PCIE_2_1.PIPETX6DATA[13]" name="PCIE_2_1.PIPETX6DATA[13]_to_BLK-TL-PCIE_2_1.PIPETX6DATA13" output="BLK-TL-PCIE_2_1.PIPETX6DATA13"/>
        <direct input="PCIE_2_1.PIPETX6DATA[14]" name="PCIE_2_1.PIPETX6DATA[14]_to_BLK-TL-PCIE_2_1.PIPETX6DATA14" output="BLK-TL-PCIE_2_1.PIPETX6DATA14"/>
        <direct input="PCIE_2_1.PIPETX6DATA[15]" name="PCIE_2_1.PIPETX6DATA[15]_to_BLK-TL-PCIE_2_1.PIPETX6DATA15" output="BLK-TL-PCIE_2_1.PIPETX6DATA15"/>
        <direct input="PCIE_2_1.PIPETX6DATA[1]" name="PCIE_2_1.PIPETX6DATA[1]_to_BLK-TL-PCIE_2_1.PIPETX6DATA1" output="BLK-TL-PCIE_2_1.PIPETX6DATA1"/>
        <direct input="PCIE_2_1.PIPETX6DATA[2]" name="PCIE_2_1.PIPETX6DATA[2]_to_BLK-TL-PCIE_2_1.PIPETX6DATA2" output="BLK-TL-PCIE_2_1.PIPETX6DATA2"/>
        <direct input="PCIE_2_1.PIPETX6DATA[3]" name="PCIE_2_1.PIPETX6DATA[3]_to_BLK-TL-PCIE_2_1.PIPETX6DATA3" output="BLK-TL-PCIE_2_1.PIPETX6DATA3"/>
        <direct input="PCIE_2_1.PIPETX6DATA[4]" name="PCIE_2_1.PIPETX6DATA[4]_to_BLK-TL-PCIE_2_1.PIPETX6DATA4" output="BLK-TL-PCIE_2_1.PIPETX6DATA4"/>
        <direct input="PCIE_2_1.PIPETX6DATA[5]" name="PCIE_2_1.PIPETX6DATA[5]_to_BLK-TL-PCIE_2_1.PIPETX6DATA5" output="BLK-TL-PCIE_2_1.PIPETX6DATA5"/>
        <direct input="PCIE_2_1.PIPETX6DATA[6]" name="PCIE_2_1.PIPETX6DATA[6]_to_BLK-TL-PCIE_2_1.PIPETX6DATA6" output="BLK-TL-PCIE_2_1.PIPETX6DATA6"/>
        <direct input="PCIE_2_1.PIPETX6DATA[7]" name="PCIE_2_1.PIPETX6DATA[7]_to_BLK-TL-PCIE_2_1.PIPETX6DATA7" output="BLK-TL-PCIE_2_1.PIPETX6DATA7"/>
        <direct input="PCIE_2_1.PIPETX6DATA[8]" name="PCIE_2_1.PIPETX6DATA[8]_to_BLK-TL-PCIE_2_1.PIPETX6DATA8" output="BLK-TL-PCIE_2_1.PIPETX6DATA8"/>
        <direct input="PCIE_2_1.PIPETX6DATA[9]" name="PCIE_2_1.PIPETX6DATA[9]_to_BLK-TL-PCIE_2_1.PIPETX6DATA9" output="BLK-TL-PCIE_2_1.PIPETX6DATA9"/>
        <direct input="PCIE_2_1.PIPETX6ELECIDLE" name="PCIE_2_1.PIPETX6ELECIDLE_to_BLK-TL-PCIE_2_1.PIPETX6ELECIDLE" output="BLK-TL-PCIE_2_1.PIPETX6ELECIDLE"/>
        <direct input="PCIE_2_1.PIPETX6POWERDOWN[0]" name="PCIE_2_1.PIPETX6POWERDOWN[0]_to_BLK-TL-PCIE_2_1.PIPETX6POWERDOWN0" output="BLK-TL-PCIE_2_1.PIPETX6POWERDOWN0"/>
        <direct input="PCIE_2_1.PIPETX6POWERDOWN[1]" name="PCIE_2_1.PIPETX6POWERDOWN[1]_to_BLK-TL-PCIE_2_1.PIPETX6POWERDOWN1" output="BLK-TL-PCIE_2_1.PIPETX6POWERDOWN1"/>
        <direct input="PCIE_2_1.PIPETX7CHARISK[0]" name="PCIE_2_1.PIPETX7CHARISK[0]_to_BLK-TL-PCIE_2_1.PIPETX7CHARISK0" output="BLK-TL-PCIE_2_1.PIPETX7CHARISK0"/>
        <direct input="PCIE_2_1.PIPETX7CHARISK[1]" name="PCIE_2_1.PIPETX7CHARISK[1]_to_BLK-TL-PCIE_2_1.PIPETX7CHARISK1" output="BLK-TL-PCIE_2_1.PIPETX7CHARISK1"/>
        <direct input="PCIE_2_1.PIPETX7COMPLIANCE" name="PCIE_2_1.PIPETX7COMPLIANCE_to_BLK-TL-PCIE_2_1.PIPETX7COMPLIANCE" output="BLK-TL-PCIE_2_1.PIPETX7COMPLIANCE"/>
        <direct input="PCIE_2_1.PIPETX7DATA[0]" name="PCIE_2_1.PIPETX7DATA[0]_to_BLK-TL-PCIE_2_1.PIPETX7DATA0" output="BLK-TL-PCIE_2_1.PIPETX7DATA0"/>
        <direct input="PCIE_2_1.PIPETX7DATA[10]" name="PCIE_2_1.PIPETX7DATA[10]_to_BLK-TL-PCIE_2_1.PIPETX7DATA10" output="BLK-TL-PCIE_2_1.PIPETX7DATA10"/>
        <direct input="PCIE_2_1.PIPETX7DATA[11]" name="PCIE_2_1.PIPETX7DATA[11]_to_BLK-TL-PCIE_2_1.PIPETX7DATA11" output="BLK-TL-PCIE_2_1.PIPETX7DATA11"/>
        <direct input="PCIE_2_1.PIPETX7DATA[12]" name="PCIE_2_1.PIPETX7DATA[12]_to_BLK-TL-PCIE_2_1.PIPETX7DATA12" output="BLK-TL-PCIE_2_1.PIPETX7DATA12"/>
        <direct input="PCIE_2_1.PIPETX7DATA[13]" name="PCIE_2_1.PIPETX7DATA[13]_to_BLK-TL-PCIE_2_1.PIPETX7DATA13" output="BLK-TL-PCIE_2_1.PIPETX7DATA13"/>
        <direct input="PCIE_2_1.PIPETX7DATA[14]" name="PCIE_2_1.PIPETX7DATA[14]_to_BLK-TL-PCIE_2_1.PIPETX7DATA14" output="BLK-TL-PCIE_2_1.PIPETX7DATA14"/>
        <direct input="PCIE_2_1.PIPETX7DATA[15]" name="PCIE_2_1.PIPETX7DATA[15]_to_BLK-TL-PCIE_2_1.PIPETX7DATA15" output="BLK-TL-PCIE_2_1.PIPETX7DATA15"/>
        <direct input="PCIE_2_1.PIPETX7DATA[1]" name="PCIE_2_1.PIPETX7DATA[1]_to_BLK-TL-PCIE_2_1.PIPETX7DATA1" output="BLK-TL-PCIE_2_1.PIPETX7DATA1"/>
        <direct input="PCIE_2_1.PIPETX7DATA[2]" name="PCIE_2_1.PIPETX7DATA[2]_to_BLK-TL-PCIE_2_1.PIPETX7DATA2" output="BLK-TL-PCIE_2_1.PIPETX7DATA2"/>
        <direct input="PCIE_2_1.PIPETX7DATA[3]" name="PCIE_2_1.PIPETX7DATA[3]_to_BLK-TL-PCIE_2_1.PIPETX7DATA3" output="BLK-TL-PCIE_2_1.PIPETX7DATA3"/>
        <direct input="PCIE_2_1.PIPETX7DATA[4]" name="PCIE_2_1.PIPETX7DATA[4]_to_BLK-TL-PCIE_2_1.PIPETX7DATA4" output="BLK-TL-PCIE_2_1.PIPETX7DATA4"/>
        <direct input="PCIE_2_1.PIPETX7DATA[5]" name="PCIE_2_1.PIPETX7DATA[5]_to_BLK-TL-PCIE_2_1.PIPETX7DATA5" output="BLK-TL-PCIE_2_1.PIPETX7DATA5"/>
        <direct input="PCIE_2_1.PIPETX7DATA[6]" name="PCIE_2_1.PIPETX7DATA[6]_to_BLK-TL-PCIE_2_1.PIPETX7DATA6" output="BLK-TL-PCIE_2_1.PIPETX7DATA6"/>
        <direct input="PCIE_2_1.PIPETX7DATA[7]" name="PCIE_2_1.PIPETX7DATA[7]_to_BLK-TL-PCIE_2_1.PIPETX7DATA7" output="BLK-TL-PCIE_2_1.PIPETX7DATA7"/>
        <direct input="PCIE_2_1.PIPETX7DATA[8]" name="PCIE_2_1.PIPETX7DATA[8]_to_BLK-TL-PCIE_2_1.PIPETX7DATA8" output="BLK-TL-PCIE_2_1.PIPETX7DATA8"/>
        <direct input="PCIE_2_1.PIPETX7DATA[9]" name="PCIE_2_1.PIPETX7DATA[9]_to_BLK-TL-PCIE_2_1.PIPETX7DATA9" output="BLK-TL-PCIE_2_1.PIPETX7DATA9"/>
        <direct input="PCIE_2_1.PIPETX7ELECIDLE" name="PCIE_2_1.PIPETX7ELECIDLE_to_BLK-TL-PCIE_2_1.PIPETX7ELECIDLE" output="BLK-TL-PCIE_2_1.PIPETX7ELECIDLE"/>
        <direct input="PCIE_2_1.PIPETX7POWERDOWN[0]" name="PCIE_2_1.PIPETX7POWERDOWN[0]_to_BLK-TL-PCIE_2_1.PIPETX7POWERDOWN0" output="BLK-TL-PCIE_2_1.PIPETX7POWERDOWN0"/>
        <direct input="PCIE_2_1.PIPETX7POWERDOWN[1]" name="PCIE_2_1.PIPETX7POWERDOWN[1]_to_BLK-TL-PCIE_2_1.PIPETX7POWERDOWN1" output="BLK-TL-PCIE_2_1.PIPETX7POWERDOWN1"/>
        <direct input="PCIE_2_1.PIPETXDEEMPH" name="PCIE_2_1.PIPETXDEEMPH_to_BLK-TL-PCIE_2_1.PIPETXDEEMPH" output="BLK-TL-PCIE_2_1.PIPETXDEEMPH"/>
        <direct input="PCIE_2_1.PIPETXMARGIN[0]" name="PCIE_2_1.PIPETXMARGIN[0]_to_BLK-TL-PCIE_2_1.PIPETXMARGIN0" output="BLK-TL-PCIE_2_1.PIPETXMARGIN0"/>
        <direct input="PCIE_2_1.PIPETXMARGIN[1]" name="PCIE_2_1.PIPETXMARGIN[1]_to_BLK-TL-PCIE_2_1.PIPETXMARGIN1" output="BLK-TL-PCIE_2_1.PIPETXMARGIN1"/>
        <direct input="PCIE_2_1.PIPETXMARGIN[2]" name="PCIE_2_1.PIPETXMARGIN[2]_to_BLK-TL-PCIE_2_1.PIPETXMARGIN2" output="BLK-TL-PCIE_2_1.PIPETXMARGIN2"/>
        <direct input="PCIE_2_1.PIPETXRATE" name="PCIE_2_1.PIPETXRATE_to_BLK-TL-PCIE_2_1.PIPETXRATE" output="BLK-TL-PCIE_2_1.PIPETXRATE"/>
        <direct input="PCIE_2_1.PIPETXRCVRDET" name="PCIE_2_1.PIPETXRCVRDET_to_BLK-TL-PCIE_2_1.PIPETXRCVRDET" output="BLK-TL-PCIE_2_1.PIPETXRCVRDET"/>
        <direct input="PCIE_2_1.PIPETXRESET" name="PCIE_2_1.PIPETXRESET_to_BLK-TL-PCIE_2_1.PIPETXRESET" output="BLK-TL-PCIE_2_1.PIPETXRESET"/>
        <direct input="PCIE_2_1.PL2L0REQ" name="PCIE_2_1.PL2L0REQ_to_BLK-TL-PCIE_2_1.PL2L0REQ" output="BLK-TL-PCIE_2_1.PL2L0REQ"/>
        <direct input="PCIE_2_1.PL2LINKUP" name="PCIE_2_1.PL2LINKUP_to_BLK-TL-PCIE_2_1.PL2LINKUP" output="BLK-TL-PCIE_2_1.PL2LINKUP"/>
        <direct input="PCIE_2_1.PL2RECEIVERERR" name="PCIE_2_1.PL2RECEIVERERR_to_BLK-TL-PCIE_2_1.PL2RECEIVERERR" output="BLK-TL-PCIE_2_1.PL2RECEIVERERR"/>
        <direct input="PCIE_2_1.PL2RECOVERY" name="PCIE_2_1.PL2RECOVERY_to_BLK-TL-PCIE_2_1.PL2RECOVERY" output="BLK-TL-PCIE_2_1.PL2RECOVERY"/>
        <direct input="PCIE_2_1.PL2RXELECIDLE" name="PCIE_2_1.PL2RXELECIDLE_to_BLK-TL-PCIE_2_1.PL2RXELECIDLE" output="BLK-TL-PCIE_2_1.PL2RXELECIDLE"/>
        <direct input="PCIE_2_1.PL2RXPMSTATE[0]" name="PCIE_2_1.PL2RXPMSTATE[0]_to_BLK-TL-PCIE_2_1.PL2RXPMSTATE0" output="BLK-TL-PCIE_2_1.PL2RXPMSTATE0"/>
        <direct input="PCIE_2_1.PL2RXPMSTATE[1]" name="PCIE_2_1.PL2RXPMSTATE[1]_to_BLK-TL-PCIE_2_1.PL2RXPMSTATE1" output="BLK-TL-PCIE_2_1.PL2RXPMSTATE1"/>
        <direct input="PCIE_2_1.PL2SUSPENDOK" name="PCIE_2_1.PL2SUSPENDOK_to_BLK-TL-PCIE_2_1.PL2SUSPENDOK" output="BLK-TL-PCIE_2_1.PL2SUSPENDOK"/>
        <direct input="PCIE_2_1.PLDBGVEC[0]" name="PCIE_2_1.PLDBGVEC[0]_to_BLK-TL-PCIE_2_1.PLDBGVEC0" output="BLK-TL-PCIE_2_1.PLDBGVEC0"/>
        <direct input="PCIE_2_1.PLDBGVEC[10]" name="PCIE_2_1.PLDBGVEC[10]_to_BLK-TL-PCIE_2_1.PLDBGVEC10" output="BLK-TL-PCIE_2_1.PLDBGVEC10"/>
        <direct input="PCIE_2_1.PLDBGVEC[11]" name="PCIE_2_1.PLDBGVEC[11]_to_BLK-TL-PCIE_2_1.PLDBGVEC11" output="BLK-TL-PCIE_2_1.PLDBGVEC11"/>
        <direct input="PCIE_2_1.PLDBGVEC[1]" name="PCIE_2_1.PLDBGVEC[1]_to_BLK-TL-PCIE_2_1.PLDBGVEC1" output="BLK-TL-PCIE_2_1.PLDBGVEC1"/>
        <direct input="PCIE_2_1.PLDBGVEC[2]" name="PCIE_2_1.PLDBGVEC[2]_to_BLK-TL-PCIE_2_1.PLDBGVEC2" output="BLK-TL-PCIE_2_1.PLDBGVEC2"/>
        <direct input="PCIE_2_1.PLDBGVEC[3]" name="PCIE_2_1.PLDBGVEC[3]_to_BLK-TL-PCIE_2_1.PLDBGVEC3" output="BLK-TL-PCIE_2_1.PLDBGVEC3"/>
        <direct input="PCIE_2_1.PLDBGVEC[4]" name="PCIE_2_1.PLDBGVEC[4]_to_BLK-TL-PCIE_2_1.PLDBGVEC4" output="BLK-TL-PCIE_2_1.PLDBGVEC4"/>
        <direct input="PCIE_2_1.PLDBGVEC[5]" name="PCIE_2_1.PLDBGVEC[5]_to_BLK-TL-PCIE_2_1.PLDBGVEC5" output="BLK-TL-PCIE_2_1.PLDBGVEC5"/>
        <direct input="PCIE_2_1.PLDBGVEC[6]" name="PCIE_2_1.PLDBGVEC[6]_to_BLK-TL-PCIE_2_1.PLDBGVEC6" output="BLK-TL-PCIE_2_1.PLDBGVEC6"/>
        <direct input="PCIE_2_1.PLDBGVEC[7]" name="PCIE_2_1.PLDBGVEC[7]_to_BLK-TL-PCIE_2_1.PLDBGVEC7" output="BLK-TL-PCIE_2_1.PLDBGVEC7"/>
        <direct input="PCIE_2_1.PLDBGVEC[8]" name="PCIE_2_1.PLDBGVEC[8]_to_BLK-TL-PCIE_2_1.PLDBGVEC8" output="BLK-TL-PCIE_2_1.PLDBGVEC8"/>
        <direct input="PCIE_2_1.PLDBGVEC[9]" name="PCIE_2_1.PLDBGVEC[9]_to_BLK-TL-PCIE_2_1.PLDBGVEC9" output="BLK-TL-PCIE_2_1.PLDBGVEC9"/>
        <direct input="PCIE_2_1.PLDIRECTEDCHANGEDONE" name="PCIE_2_1.PLDIRECTEDCHANGEDONE_to_BLK-TL-PCIE_2_1.PLDIRECTEDCHANGEDONE" output="BLK-TL-PCIE_2_1.PLDIRECTEDCHANGEDONE"/>
        <direct input="PCIE_2_1.PLINITIALLINKWIDTH[0]" name="PCIE_2_1.PLINITIALLINKWIDTH[0]_to_BLK-TL-PCIE_2_1.PLINITIALLINKWIDTH0" output="BLK-TL-PCIE_2_1.PLINITIALLINKWIDTH0"/>
        <direct input="PCIE_2_1.PLINITIALLINKWIDTH[1]" name="PCIE_2_1.PLINITIALLINKWIDTH[1]_to_BLK-TL-PCIE_2_1.PLINITIALLINKWIDTH1" output="BLK-TL-PCIE_2_1.PLINITIALLINKWIDTH1"/>
        <direct input="PCIE_2_1.PLINITIALLINKWIDTH[2]" name="PCIE_2_1.PLINITIALLINKWIDTH[2]_to_BLK-TL-PCIE_2_1.PLINITIALLINKWIDTH2" output="BLK-TL-PCIE_2_1.PLINITIALLINKWIDTH2"/>
        <direct input="PCIE_2_1.PLLANEREVERSALMODE[0]" name="PCIE_2_1.PLLANEREVERSALMODE[0]_to_BLK-TL-PCIE_2_1.PLLANEREVERSALMODE0" output="BLK-TL-PCIE_2_1.PLLANEREVERSALMODE0"/>
        <direct input="PCIE_2_1.PLLANEREVERSALMODE[1]" name="PCIE_2_1.PLLANEREVERSALMODE[1]_to_BLK-TL-PCIE_2_1.PLLANEREVERSALMODE1" output="BLK-TL-PCIE_2_1.PLLANEREVERSALMODE1"/>
        <direct input="PCIE_2_1.PLLINKGEN2CAP" name="PCIE_2_1.PLLINKGEN2CAP_to_BLK-TL-PCIE_2_1.PLLINKGEN2CAP" output="BLK-TL-PCIE_2_1.PLLINKGEN2CAP"/>
        <direct input="PCIE_2_1.PLLINKPARTNERGEN2SUPPORTED" name="PCIE_2_1.PLLINKPARTNERGEN2SUPPORTED_to_BLK-TL-PCIE_2_1.PLLINKPARTNERGEN2SUPPORTED" output="BLK-TL-PCIE_2_1.PLLINKPARTNERGEN2SUPPORTED"/>
        <direct input="PCIE_2_1.PLLINKUPCFGCAP" name="PCIE_2_1.PLLINKUPCFGCAP_to_BLK-TL-PCIE_2_1.PLLINKUPCFGCAP" output="BLK-TL-PCIE_2_1.PLLINKUPCFGCAP"/>
        <direct input="PCIE_2_1.PLLTSSMSTATE[0]" name="PCIE_2_1.PLLTSSMSTATE[0]_to_BLK-TL-PCIE_2_1.PLLTSSMSTATE0" output="BLK-TL-PCIE_2_1.PLLTSSMSTATE0"/>
        <direct input="PCIE_2_1.PLLTSSMSTATE[1]" name="PCIE_2_1.PLLTSSMSTATE[1]_to_BLK-TL-PCIE_2_1.PLLTSSMSTATE1" output="BLK-TL-PCIE_2_1.PLLTSSMSTATE1"/>
        <direct input="PCIE_2_1.PLLTSSMSTATE[2]" name="PCIE_2_1.PLLTSSMSTATE[2]_to_BLK-TL-PCIE_2_1.PLLTSSMSTATE2" output="BLK-TL-PCIE_2_1.PLLTSSMSTATE2"/>
        <direct input="PCIE_2_1.PLLTSSMSTATE[3]" name="PCIE_2_1.PLLTSSMSTATE[3]_to_BLK-TL-PCIE_2_1.PLLTSSMSTATE3" output="BLK-TL-PCIE_2_1.PLLTSSMSTATE3"/>
        <direct input="PCIE_2_1.PLLTSSMSTATE[4]" name="PCIE_2_1.PLLTSSMSTATE[4]_to_BLK-TL-PCIE_2_1.PLLTSSMSTATE4" output="BLK-TL-PCIE_2_1.PLLTSSMSTATE4"/>
        <direct input="PCIE_2_1.PLLTSSMSTATE[5]" name="PCIE_2_1.PLLTSSMSTATE[5]_to_BLK-TL-PCIE_2_1.PLLTSSMSTATE5" output="BLK-TL-PCIE_2_1.PLLTSSMSTATE5"/>
        <direct input="PCIE_2_1.PLPHYLNKUPN" name="PCIE_2_1.PLPHYLNKUPN_to_BLK-TL-PCIE_2_1.PLPHYLNKUPN" output="BLK-TL-PCIE_2_1.PLPHYLNKUPN"/>
        <direct input="PCIE_2_1.PLRECEIVEDHOTRST" name="PCIE_2_1.PLRECEIVEDHOTRST_to_BLK-TL-PCIE_2_1.PLRECEIVEDHOTRST" output="BLK-TL-PCIE_2_1.PLRECEIVEDHOTRST"/>
        <direct input="PCIE_2_1.PLRXPMSTATE[0]" name="PCIE_2_1.PLRXPMSTATE[0]_to_BLK-TL-PCIE_2_1.PLRXPMSTATE0" output="BLK-TL-PCIE_2_1.PLRXPMSTATE0"/>
        <direct input="PCIE_2_1.PLRXPMSTATE[1]" name="PCIE_2_1.PLRXPMSTATE[1]_to_BLK-TL-PCIE_2_1.PLRXPMSTATE1" output="BLK-TL-PCIE_2_1.PLRXPMSTATE1"/>
        <direct input="PCIE_2_1.PLSELLNKRATE" name="PCIE_2_1.PLSELLNKRATE_to_BLK-TL-PCIE_2_1.PLSELLNKRATE" output="BLK-TL-PCIE_2_1.PLSELLNKRATE"/>
        <direct input="PCIE_2_1.PLSELLNKWIDTH[0]" name="PCIE_2_1.PLSELLNKWIDTH[0]_to_BLK-TL-PCIE_2_1.PLSELLNKWIDTH0" output="BLK-TL-PCIE_2_1.PLSELLNKWIDTH0"/>
        <direct input="PCIE_2_1.PLSELLNKWIDTH[1]" name="PCIE_2_1.PLSELLNKWIDTH[1]_to_BLK-TL-PCIE_2_1.PLSELLNKWIDTH1" output="BLK-TL-PCIE_2_1.PLSELLNKWIDTH1"/>
        <direct input="PCIE_2_1.PLTXPMSTATE[0]" name="PCIE_2_1.PLTXPMSTATE[0]_to_BLK-TL-PCIE_2_1.PLTXPMSTATE0" output="BLK-TL-PCIE_2_1.PLTXPMSTATE0"/>
        <direct input="PCIE_2_1.PLTXPMSTATE[1]" name="PCIE_2_1.PLTXPMSTATE[1]_to_BLK-TL-PCIE_2_1.PLTXPMSTATE1" output="BLK-TL-PCIE_2_1.PLTXPMSTATE1"/>
        <direct input="PCIE_2_1.PLTXPMSTATE[2]" name="PCIE_2_1.PLTXPMSTATE[2]_to_BLK-TL-PCIE_2_1.PLTXPMSTATE2" output="BLK-TL-PCIE_2_1.PLTXPMSTATE2"/>
        <direct input="PCIE_2_1.RECEIVEDFUNCLVLRSTN" name="PCIE_2_1.RECEIVEDFUNCLVLRSTN_to_BLK-TL-PCIE_2_1.RECEIVEDFUNCLVLRSTN" output="BLK-TL-PCIE_2_1.RECEIVEDFUNCLVLRSTN"/>
        <direct input="PCIE_2_1.TL2ASPMSUSPENDCREDITCHECKOK" name="PCIE_2_1.TL2ASPMSUSPENDCREDITCHECKOK_to_BLK-TL-PCIE_2_1.TL2ASPMSUSPENDCREDITCHECKOK" output="BLK-TL-PCIE_2_1.TL2ASPMSUSPENDCREDITCHECKOK"/>
        <direct input="PCIE_2_1.TL2ASPMSUSPENDREQ" name="PCIE_2_1.TL2ASPMSUSPENDREQ_to_BLK-TL-PCIE_2_1.TL2ASPMSUSPENDREQ" output="BLK-TL-PCIE_2_1.TL2ASPMSUSPENDREQ"/>
        <direct input="PCIE_2_1.TL2ERRFCPE" name="PCIE_2_1.TL2ERRFCPE_to_BLK-TL-PCIE_2_1.TL2ERRFCPE" output="BLK-TL-PCIE_2_1.TL2ERRFCPE"/>
        <direct input="PCIE_2_1.TL2ERRHDR[0]" name="PCIE_2_1.TL2ERRHDR[0]_to_BLK-TL-PCIE_2_1.TL2ERRHDR0" output="BLK-TL-PCIE_2_1.TL2ERRHDR0"/>
        <direct input="PCIE_2_1.TL2ERRHDR[10]" name="PCIE_2_1.TL2ERRHDR[10]_to_BLK-TL-PCIE_2_1.TL2ERRHDR10" output="BLK-TL-PCIE_2_1.TL2ERRHDR10"/>
        <direct input="PCIE_2_1.TL2ERRHDR[11]" name="PCIE_2_1.TL2ERRHDR[11]_to_BLK-TL-PCIE_2_1.TL2ERRHDR11" output="BLK-TL-PCIE_2_1.TL2ERRHDR11"/>
        <direct input="PCIE_2_1.TL2ERRHDR[12]" name="PCIE_2_1.TL2ERRHDR[12]_to_BLK-TL-PCIE_2_1.TL2ERRHDR12" output="BLK-TL-PCIE_2_1.TL2ERRHDR12"/>
        <direct input="PCIE_2_1.TL2ERRHDR[13]" name="PCIE_2_1.TL2ERRHDR[13]_to_BLK-TL-PCIE_2_1.TL2ERRHDR13" output="BLK-TL-PCIE_2_1.TL2ERRHDR13"/>
        <direct input="PCIE_2_1.TL2ERRHDR[14]" name="PCIE_2_1.TL2ERRHDR[14]_to_BLK-TL-PCIE_2_1.TL2ERRHDR14" output="BLK-TL-PCIE_2_1.TL2ERRHDR14"/>
        <direct input="PCIE_2_1.TL2ERRHDR[15]" name="PCIE_2_1.TL2ERRHDR[15]_to_BLK-TL-PCIE_2_1.TL2ERRHDR15" output="BLK-TL-PCIE_2_1.TL2ERRHDR15"/>
        <direct input="PCIE_2_1.TL2ERRHDR[16]" name="PCIE_2_1.TL2ERRHDR[16]_to_BLK-TL-PCIE_2_1.TL2ERRHDR16" output="BLK-TL-PCIE_2_1.TL2ERRHDR16"/>
        <direct input="PCIE_2_1.TL2ERRHDR[17]" name="PCIE_2_1.TL2ERRHDR[17]_to_BLK-TL-PCIE_2_1.TL2ERRHDR17" output="BLK-TL-PCIE_2_1.TL2ERRHDR17"/>
        <direct input="PCIE_2_1.TL2ERRHDR[18]" name="PCIE_2_1.TL2ERRHDR[18]_to_BLK-TL-PCIE_2_1.TL2ERRHDR18" output="BLK-TL-PCIE_2_1.TL2ERRHDR18"/>
        <direct input="PCIE_2_1.TL2ERRHDR[19]" name="PCIE_2_1.TL2ERRHDR[19]_to_BLK-TL-PCIE_2_1.TL2ERRHDR19" output="BLK-TL-PCIE_2_1.TL2ERRHDR19"/>
        <direct input="PCIE_2_1.TL2ERRHDR[1]" name="PCIE_2_1.TL2ERRHDR[1]_to_BLK-TL-PCIE_2_1.TL2ERRHDR1" output="BLK-TL-PCIE_2_1.TL2ERRHDR1"/>
        <direct input="PCIE_2_1.TL2ERRHDR[20]" name="PCIE_2_1.TL2ERRHDR[20]_to_BLK-TL-PCIE_2_1.TL2ERRHDR20" output="BLK-TL-PCIE_2_1.TL2ERRHDR20"/>
        <direct input="PCIE_2_1.TL2ERRHDR[21]" name="PCIE_2_1.TL2ERRHDR[21]_to_BLK-TL-PCIE_2_1.TL2ERRHDR21" output="BLK-TL-PCIE_2_1.TL2ERRHDR21"/>
        <direct input="PCIE_2_1.TL2ERRHDR[22]" name="PCIE_2_1.TL2ERRHDR[22]_to_BLK-TL-PCIE_2_1.TL2ERRHDR22" output="BLK-TL-PCIE_2_1.TL2ERRHDR22"/>
        <direct input="PCIE_2_1.TL2ERRHDR[23]" name="PCIE_2_1.TL2ERRHDR[23]_to_BLK-TL-PCIE_2_1.TL2ERRHDR23" output="BLK-TL-PCIE_2_1.TL2ERRHDR23"/>
        <direct input="PCIE_2_1.TL2ERRHDR[24]" name="PCIE_2_1.TL2ERRHDR[24]_to_BLK-TL-PCIE_2_1.TL2ERRHDR24" output="BLK-TL-PCIE_2_1.TL2ERRHDR24"/>
        <direct input="PCIE_2_1.TL2ERRHDR[25]" name="PCIE_2_1.TL2ERRHDR[25]_to_BLK-TL-PCIE_2_1.TL2ERRHDR25" output="BLK-TL-PCIE_2_1.TL2ERRHDR25"/>
        <direct input="PCIE_2_1.TL2ERRHDR[26]" name="PCIE_2_1.TL2ERRHDR[26]_to_BLK-TL-PCIE_2_1.TL2ERRHDR26" output="BLK-TL-PCIE_2_1.TL2ERRHDR26"/>
        <direct input="PCIE_2_1.TL2ERRHDR[27]" name="PCIE_2_1.TL2ERRHDR[27]_to_BLK-TL-PCIE_2_1.TL2ERRHDR27" output="BLK-TL-PCIE_2_1.TL2ERRHDR27"/>
        <direct input="PCIE_2_1.TL2ERRHDR[28]" name="PCIE_2_1.TL2ERRHDR[28]_to_BLK-TL-PCIE_2_1.TL2ERRHDR28" output="BLK-TL-PCIE_2_1.TL2ERRHDR28"/>
        <direct input="PCIE_2_1.TL2ERRHDR[29]" name="PCIE_2_1.TL2ERRHDR[29]_to_BLK-TL-PCIE_2_1.TL2ERRHDR29" output="BLK-TL-PCIE_2_1.TL2ERRHDR29"/>
        <direct input="PCIE_2_1.TL2ERRHDR[2]" name="PCIE_2_1.TL2ERRHDR[2]_to_BLK-TL-PCIE_2_1.TL2ERRHDR2" output="BLK-TL-PCIE_2_1.TL2ERRHDR2"/>
        <direct input="PCIE_2_1.TL2ERRHDR[30]" name="PCIE_2_1.TL2ERRHDR[30]_to_BLK-TL-PCIE_2_1.TL2ERRHDR30" output="BLK-TL-PCIE_2_1.TL2ERRHDR30"/>
        <direct input="PCIE_2_1.TL2ERRHDR[31]" name="PCIE_2_1.TL2ERRHDR[31]_to_BLK-TL-PCIE_2_1.TL2ERRHDR31" output="BLK-TL-PCIE_2_1.TL2ERRHDR31"/>
        <direct input="PCIE_2_1.TL2ERRHDR[32]" name="PCIE_2_1.TL2ERRHDR[32]_to_BLK-TL-PCIE_2_1.TL2ERRHDR32" output="BLK-TL-PCIE_2_1.TL2ERRHDR32"/>
        <direct input="PCIE_2_1.TL2ERRHDR[33]" name="PCIE_2_1.TL2ERRHDR[33]_to_BLK-TL-PCIE_2_1.TL2ERRHDR33" output="BLK-TL-PCIE_2_1.TL2ERRHDR33"/>
        <direct input="PCIE_2_1.TL2ERRHDR[34]" name="PCIE_2_1.TL2ERRHDR[34]_to_BLK-TL-PCIE_2_1.TL2ERRHDR34" output="BLK-TL-PCIE_2_1.TL2ERRHDR34"/>
        <direct input="PCIE_2_1.TL2ERRHDR[35]" name="PCIE_2_1.TL2ERRHDR[35]_to_BLK-TL-PCIE_2_1.TL2ERRHDR35" output="BLK-TL-PCIE_2_1.TL2ERRHDR35"/>
        <direct input="PCIE_2_1.TL2ERRHDR[36]" name="PCIE_2_1.TL2ERRHDR[36]_to_BLK-TL-PCIE_2_1.TL2ERRHDR36" output="BLK-TL-PCIE_2_1.TL2ERRHDR36"/>
        <direct input="PCIE_2_1.TL2ERRHDR[37]" name="PCIE_2_1.TL2ERRHDR[37]_to_BLK-TL-PCIE_2_1.TL2ERRHDR37" output="BLK-TL-PCIE_2_1.TL2ERRHDR37"/>
        <direct input="PCIE_2_1.TL2ERRHDR[38]" name="PCIE_2_1.TL2ERRHDR[38]_to_BLK-TL-PCIE_2_1.TL2ERRHDR38" output="BLK-TL-PCIE_2_1.TL2ERRHDR38"/>
        <direct input="PCIE_2_1.TL2ERRHDR[39]" name="PCIE_2_1.TL2ERRHDR[39]_to_BLK-TL-PCIE_2_1.TL2ERRHDR39" output="BLK-TL-PCIE_2_1.TL2ERRHDR39"/>
        <direct input="PCIE_2_1.TL2ERRHDR[3]" name="PCIE_2_1.TL2ERRHDR[3]_to_BLK-TL-PCIE_2_1.TL2ERRHDR3" output="BLK-TL-PCIE_2_1.TL2ERRHDR3"/>
        <direct input="PCIE_2_1.TL2ERRHDR[40]" name="PCIE_2_1.TL2ERRHDR[40]_to_BLK-TL-PCIE_2_1.TL2ERRHDR40" output="BLK-TL-PCIE_2_1.TL2ERRHDR40"/>
        <direct input="PCIE_2_1.TL2ERRHDR[41]" name="PCIE_2_1.TL2ERRHDR[41]_to_BLK-TL-PCIE_2_1.TL2ERRHDR41" output="BLK-TL-PCIE_2_1.TL2ERRHDR41"/>
        <direct input="PCIE_2_1.TL2ERRHDR[42]" name="PCIE_2_1.TL2ERRHDR[42]_to_BLK-TL-PCIE_2_1.TL2ERRHDR42" output="BLK-TL-PCIE_2_1.TL2ERRHDR42"/>
        <direct input="PCIE_2_1.TL2ERRHDR[43]" name="PCIE_2_1.TL2ERRHDR[43]_to_BLK-TL-PCIE_2_1.TL2ERRHDR43" output="BLK-TL-PCIE_2_1.TL2ERRHDR43"/>
        <direct input="PCIE_2_1.TL2ERRHDR[44]" name="PCIE_2_1.TL2ERRHDR[44]_to_BLK-TL-PCIE_2_1.TL2ERRHDR44" output="BLK-TL-PCIE_2_1.TL2ERRHDR44"/>
        <direct input="PCIE_2_1.TL2ERRHDR[45]" name="PCIE_2_1.TL2ERRHDR[45]_to_BLK-TL-PCIE_2_1.TL2ERRHDR45" output="BLK-TL-PCIE_2_1.TL2ERRHDR45"/>
        <direct input="PCIE_2_1.TL2ERRHDR[46]" name="PCIE_2_1.TL2ERRHDR[46]_to_BLK-TL-PCIE_2_1.TL2ERRHDR46" output="BLK-TL-PCIE_2_1.TL2ERRHDR46"/>
        <direct input="PCIE_2_1.TL2ERRHDR[47]" name="PCIE_2_1.TL2ERRHDR[47]_to_BLK-TL-PCIE_2_1.TL2ERRHDR47" output="BLK-TL-PCIE_2_1.TL2ERRHDR47"/>
        <direct input="PCIE_2_1.TL2ERRHDR[48]" name="PCIE_2_1.TL2ERRHDR[48]_to_BLK-TL-PCIE_2_1.TL2ERRHDR48" output="BLK-TL-PCIE_2_1.TL2ERRHDR48"/>
        <direct input="PCIE_2_1.TL2ERRHDR[49]" name="PCIE_2_1.TL2ERRHDR[49]_to_BLK-TL-PCIE_2_1.TL2ERRHDR49" output="BLK-TL-PCIE_2_1.TL2ERRHDR49"/>
        <direct input="PCIE_2_1.TL2ERRHDR[4]" name="PCIE_2_1.TL2ERRHDR[4]_to_BLK-TL-PCIE_2_1.TL2ERRHDR4" output="BLK-TL-PCIE_2_1.TL2ERRHDR4"/>
        <direct input="PCIE_2_1.TL2ERRHDR[50]" name="PCIE_2_1.TL2ERRHDR[50]_to_BLK-TL-PCIE_2_1.TL2ERRHDR50" output="BLK-TL-PCIE_2_1.TL2ERRHDR50"/>
        <direct input="PCIE_2_1.TL2ERRHDR[51]" name="PCIE_2_1.TL2ERRHDR[51]_to_BLK-TL-PCIE_2_1.TL2ERRHDR51" output="BLK-TL-PCIE_2_1.TL2ERRHDR51"/>
        <direct input="PCIE_2_1.TL2ERRHDR[52]" name="PCIE_2_1.TL2ERRHDR[52]_to_BLK-TL-PCIE_2_1.TL2ERRHDR52" output="BLK-TL-PCIE_2_1.TL2ERRHDR52"/>
        <direct input="PCIE_2_1.TL2ERRHDR[53]" name="PCIE_2_1.TL2ERRHDR[53]_to_BLK-TL-PCIE_2_1.TL2ERRHDR53" output="BLK-TL-PCIE_2_1.TL2ERRHDR53"/>
        <direct input="PCIE_2_1.TL2ERRHDR[54]" name="PCIE_2_1.TL2ERRHDR[54]_to_BLK-TL-PCIE_2_1.TL2ERRHDR54" output="BLK-TL-PCIE_2_1.TL2ERRHDR54"/>
        <direct input="PCIE_2_1.TL2ERRHDR[55]" name="PCIE_2_1.TL2ERRHDR[55]_to_BLK-TL-PCIE_2_1.TL2ERRHDR55" output="BLK-TL-PCIE_2_1.TL2ERRHDR55"/>
        <direct input="PCIE_2_1.TL2ERRHDR[56]" name="PCIE_2_1.TL2ERRHDR[56]_to_BLK-TL-PCIE_2_1.TL2ERRHDR56" output="BLK-TL-PCIE_2_1.TL2ERRHDR56"/>
        <direct input="PCIE_2_1.TL2ERRHDR[57]" name="PCIE_2_1.TL2ERRHDR[57]_to_BLK-TL-PCIE_2_1.TL2ERRHDR57" output="BLK-TL-PCIE_2_1.TL2ERRHDR57"/>
        <direct input="PCIE_2_1.TL2ERRHDR[58]" name="PCIE_2_1.TL2ERRHDR[58]_to_BLK-TL-PCIE_2_1.TL2ERRHDR58" output="BLK-TL-PCIE_2_1.TL2ERRHDR58"/>
        <direct input="PCIE_2_1.TL2ERRHDR[59]" name="PCIE_2_1.TL2ERRHDR[59]_to_BLK-TL-PCIE_2_1.TL2ERRHDR59" output="BLK-TL-PCIE_2_1.TL2ERRHDR59"/>
        <direct input="PCIE_2_1.TL2ERRHDR[5]" name="PCIE_2_1.TL2ERRHDR[5]_to_BLK-TL-PCIE_2_1.TL2ERRHDR5" output="BLK-TL-PCIE_2_1.TL2ERRHDR5"/>
        <direct input="PCIE_2_1.TL2ERRHDR[60]" name="PCIE_2_1.TL2ERRHDR[60]_to_BLK-TL-PCIE_2_1.TL2ERRHDR60" output="BLK-TL-PCIE_2_1.TL2ERRHDR60"/>
        <direct input="PCIE_2_1.TL2ERRHDR[61]" name="PCIE_2_1.TL2ERRHDR[61]_to_BLK-TL-PCIE_2_1.TL2ERRHDR61" output="BLK-TL-PCIE_2_1.TL2ERRHDR61"/>
        <direct input="PCIE_2_1.TL2ERRHDR[62]" name="PCIE_2_1.TL2ERRHDR[62]_to_BLK-TL-PCIE_2_1.TL2ERRHDR62" output="BLK-TL-PCIE_2_1.TL2ERRHDR62"/>
        <direct input="PCIE_2_1.TL2ERRHDR[63]" name="PCIE_2_1.TL2ERRHDR[63]_to_BLK-TL-PCIE_2_1.TL2ERRHDR63" output="BLK-TL-PCIE_2_1.TL2ERRHDR63"/>
        <direct input="PCIE_2_1.TL2ERRHDR[6]" name="PCIE_2_1.TL2ERRHDR[6]_to_BLK-TL-PCIE_2_1.TL2ERRHDR6" output="BLK-TL-PCIE_2_1.TL2ERRHDR6"/>
        <direct input="PCIE_2_1.TL2ERRHDR[7]" name="PCIE_2_1.TL2ERRHDR[7]_to_BLK-TL-PCIE_2_1.TL2ERRHDR7" output="BLK-TL-PCIE_2_1.TL2ERRHDR7"/>
        <direct input="PCIE_2_1.TL2ERRHDR[8]" name="PCIE_2_1.TL2ERRHDR[8]_to_BLK-TL-PCIE_2_1.TL2ERRHDR8" output="BLK-TL-PCIE_2_1.TL2ERRHDR8"/>
        <direct input="PCIE_2_1.TL2ERRHDR[9]" name="PCIE_2_1.TL2ERRHDR[9]_to_BLK-TL-PCIE_2_1.TL2ERRHDR9" output="BLK-TL-PCIE_2_1.TL2ERRHDR9"/>
        <direct input="PCIE_2_1.TL2ERRMALFORMED" name="PCIE_2_1.TL2ERRMALFORMED_to_BLK-TL-PCIE_2_1.TL2ERRMALFORMED" output="BLK-TL-PCIE_2_1.TL2ERRMALFORMED"/>
        <direct input="PCIE_2_1.TL2ERRRXOVERFLOW" name="PCIE_2_1.TL2ERRRXOVERFLOW_to_BLK-TL-PCIE_2_1.TL2ERRRXOVERFLOW" output="BLK-TL-PCIE_2_1.TL2ERRRXOVERFLOW"/>
        <direct input="PCIE_2_1.TL2PPMSUSPENDOK" name="PCIE_2_1.TL2PPMSUSPENDOK_to_BLK-TL-PCIE_2_1.TL2PPMSUSPENDOK" output="BLK-TL-PCIE_2_1.TL2PPMSUSPENDOK"/>
        <direct input="PCIE_2_1.TRNFCCPLD[0]" name="PCIE_2_1.TRNFCCPLD[0]_to_BLK-TL-PCIE_2_1.TRNFCCPLD0" output="BLK-TL-PCIE_2_1.TRNFCCPLD0"/>
        <direct input="PCIE_2_1.TRNFCCPLD[10]" name="PCIE_2_1.TRNFCCPLD[10]_to_BLK-TL-PCIE_2_1.TRNFCCPLD10" output="BLK-TL-PCIE_2_1.TRNFCCPLD10"/>
        <direct input="PCIE_2_1.TRNFCCPLD[11]" name="PCIE_2_1.TRNFCCPLD[11]_to_BLK-TL-PCIE_2_1.TRNFCCPLD11" output="BLK-TL-PCIE_2_1.TRNFCCPLD11"/>
        <direct input="PCIE_2_1.TRNFCCPLD[1]" name="PCIE_2_1.TRNFCCPLD[1]_to_BLK-TL-PCIE_2_1.TRNFCCPLD1" output="BLK-TL-PCIE_2_1.TRNFCCPLD1"/>
        <direct input="PCIE_2_1.TRNFCCPLD[2]" name="PCIE_2_1.TRNFCCPLD[2]_to_BLK-TL-PCIE_2_1.TRNFCCPLD2" output="BLK-TL-PCIE_2_1.TRNFCCPLD2"/>
        <direct input="PCIE_2_1.TRNFCCPLD[3]" name="PCIE_2_1.TRNFCCPLD[3]_to_BLK-TL-PCIE_2_1.TRNFCCPLD3" output="BLK-TL-PCIE_2_1.TRNFCCPLD3"/>
        <direct input="PCIE_2_1.TRNFCCPLD[4]" name="PCIE_2_1.TRNFCCPLD[4]_to_BLK-TL-PCIE_2_1.TRNFCCPLD4" output="BLK-TL-PCIE_2_1.TRNFCCPLD4"/>
        <direct input="PCIE_2_1.TRNFCCPLD[5]" name="PCIE_2_1.TRNFCCPLD[5]_to_BLK-TL-PCIE_2_1.TRNFCCPLD5" output="BLK-TL-PCIE_2_1.TRNFCCPLD5"/>
        <direct input="PCIE_2_1.TRNFCCPLD[6]" name="PCIE_2_1.TRNFCCPLD[6]_to_BLK-TL-PCIE_2_1.TRNFCCPLD6" output="BLK-TL-PCIE_2_1.TRNFCCPLD6"/>
        <direct input="PCIE_2_1.TRNFCCPLD[7]" name="PCIE_2_1.TRNFCCPLD[7]_to_BLK-TL-PCIE_2_1.TRNFCCPLD7" output="BLK-TL-PCIE_2_1.TRNFCCPLD7"/>
        <direct input="PCIE_2_1.TRNFCCPLD[8]" name="PCIE_2_1.TRNFCCPLD[8]_to_BLK-TL-PCIE_2_1.TRNFCCPLD8" output="BLK-TL-PCIE_2_1.TRNFCCPLD8"/>
        <direct input="PCIE_2_1.TRNFCCPLD[9]" name="PCIE_2_1.TRNFCCPLD[9]_to_BLK-TL-PCIE_2_1.TRNFCCPLD9" output="BLK-TL-PCIE_2_1.TRNFCCPLD9"/>
        <direct input="PCIE_2_1.TRNFCCPLH[0]" name="PCIE_2_1.TRNFCCPLH[0]_to_BLK-TL-PCIE_2_1.TRNFCCPLH0" output="BLK-TL-PCIE_2_1.TRNFCCPLH0"/>
        <direct input="PCIE_2_1.TRNFCCPLH[1]" name="PCIE_2_1.TRNFCCPLH[1]_to_BLK-TL-PCIE_2_1.TRNFCCPLH1" output="BLK-TL-PCIE_2_1.TRNFCCPLH1"/>
        <direct input="PCIE_2_1.TRNFCCPLH[2]" name="PCIE_2_1.TRNFCCPLH[2]_to_BLK-TL-PCIE_2_1.TRNFCCPLH2" output="BLK-TL-PCIE_2_1.TRNFCCPLH2"/>
        <direct input="PCIE_2_1.TRNFCCPLH[3]" name="PCIE_2_1.TRNFCCPLH[3]_to_BLK-TL-PCIE_2_1.TRNFCCPLH3" output="BLK-TL-PCIE_2_1.TRNFCCPLH3"/>
        <direct input="PCIE_2_1.TRNFCCPLH[4]" name="PCIE_2_1.TRNFCCPLH[4]_to_BLK-TL-PCIE_2_1.TRNFCCPLH4" output="BLK-TL-PCIE_2_1.TRNFCCPLH4"/>
        <direct input="PCIE_2_1.TRNFCCPLH[5]" name="PCIE_2_1.TRNFCCPLH[5]_to_BLK-TL-PCIE_2_1.TRNFCCPLH5" output="BLK-TL-PCIE_2_1.TRNFCCPLH5"/>
        <direct input="PCIE_2_1.TRNFCCPLH[6]" name="PCIE_2_1.TRNFCCPLH[6]_to_BLK-TL-PCIE_2_1.TRNFCCPLH6" output="BLK-TL-PCIE_2_1.TRNFCCPLH6"/>
        <direct input="PCIE_2_1.TRNFCCPLH[7]" name="PCIE_2_1.TRNFCCPLH[7]_to_BLK-TL-PCIE_2_1.TRNFCCPLH7" output="BLK-TL-PCIE_2_1.TRNFCCPLH7"/>
        <direct input="PCIE_2_1.TRNFCNPD[0]" name="PCIE_2_1.TRNFCNPD[0]_to_BLK-TL-PCIE_2_1.TRNFCNPD0" output="BLK-TL-PCIE_2_1.TRNFCNPD0"/>
        <direct input="PCIE_2_1.TRNFCNPD[10]" name="PCIE_2_1.TRNFCNPD[10]_to_BLK-TL-PCIE_2_1.TRNFCNPD10" output="BLK-TL-PCIE_2_1.TRNFCNPD10"/>
        <direct input="PCIE_2_1.TRNFCNPD[11]" name="PCIE_2_1.TRNFCNPD[11]_to_BLK-TL-PCIE_2_1.TRNFCNPD11" output="BLK-TL-PCIE_2_1.TRNFCNPD11"/>
        <direct input="PCIE_2_1.TRNFCNPD[1]" name="PCIE_2_1.TRNFCNPD[1]_to_BLK-TL-PCIE_2_1.TRNFCNPD1" output="BLK-TL-PCIE_2_1.TRNFCNPD1"/>
        <direct input="PCIE_2_1.TRNFCNPD[2]" name="PCIE_2_1.TRNFCNPD[2]_to_BLK-TL-PCIE_2_1.TRNFCNPD2" output="BLK-TL-PCIE_2_1.TRNFCNPD2"/>
        <direct input="PCIE_2_1.TRNFCNPD[3]" name="PCIE_2_1.TRNFCNPD[3]_to_BLK-TL-PCIE_2_1.TRNFCNPD3" output="BLK-TL-PCIE_2_1.TRNFCNPD3"/>
        <direct input="PCIE_2_1.TRNFCNPD[4]" name="PCIE_2_1.TRNFCNPD[4]_to_BLK-TL-PCIE_2_1.TRNFCNPD4" output="BLK-TL-PCIE_2_1.TRNFCNPD4"/>
        <direct input="PCIE_2_1.TRNFCNPD[5]" name="PCIE_2_1.TRNFCNPD[5]_to_BLK-TL-PCIE_2_1.TRNFCNPD5" output="BLK-TL-PCIE_2_1.TRNFCNPD5"/>
        <direct input="PCIE_2_1.TRNFCNPD[6]" name="PCIE_2_1.TRNFCNPD[6]_to_BLK-TL-PCIE_2_1.TRNFCNPD6" output="BLK-TL-PCIE_2_1.TRNFCNPD6"/>
        <direct input="PCIE_2_1.TRNFCNPD[7]" name="PCIE_2_1.TRNFCNPD[7]_to_BLK-TL-PCIE_2_1.TRNFCNPD7" output="BLK-TL-PCIE_2_1.TRNFCNPD7"/>
        <direct input="PCIE_2_1.TRNFCNPD[8]" name="PCIE_2_1.TRNFCNPD[8]_to_BLK-TL-PCIE_2_1.TRNFCNPD8" output="BLK-TL-PCIE_2_1.TRNFCNPD8"/>
        <direct input="PCIE_2_1.TRNFCNPD[9]" name="PCIE_2_1.TRNFCNPD[9]_to_BLK-TL-PCIE_2_1.TRNFCNPD9" output="BLK-TL-PCIE_2_1.TRNFCNPD9"/>
        <direct input="PCIE_2_1.TRNFCNPH[0]" name="PCIE_2_1.TRNFCNPH[0]_to_BLK-TL-PCIE_2_1.TRNFCNPH0" output="BLK-TL-PCIE_2_1.TRNFCNPH0"/>
        <direct input="PCIE_2_1.TRNFCNPH[1]" name="PCIE_2_1.TRNFCNPH[1]_to_BLK-TL-PCIE_2_1.TRNFCNPH1" output="BLK-TL-PCIE_2_1.TRNFCNPH1"/>
        <direct input="PCIE_2_1.TRNFCNPH[2]" name="PCIE_2_1.TRNFCNPH[2]_to_BLK-TL-PCIE_2_1.TRNFCNPH2" output="BLK-TL-PCIE_2_1.TRNFCNPH2"/>
        <direct input="PCIE_2_1.TRNFCNPH[3]" name="PCIE_2_1.TRNFCNPH[3]_to_BLK-TL-PCIE_2_1.TRNFCNPH3" output="BLK-TL-PCIE_2_1.TRNFCNPH3"/>
        <direct input="PCIE_2_1.TRNFCNPH[4]" name="PCIE_2_1.TRNFCNPH[4]_to_BLK-TL-PCIE_2_1.TRNFCNPH4" output="BLK-TL-PCIE_2_1.TRNFCNPH4"/>
        <direct input="PCIE_2_1.TRNFCNPH[5]" name="PCIE_2_1.TRNFCNPH[5]_to_BLK-TL-PCIE_2_1.TRNFCNPH5" output="BLK-TL-PCIE_2_1.TRNFCNPH5"/>
        <direct input="PCIE_2_1.TRNFCNPH[6]" name="PCIE_2_1.TRNFCNPH[6]_to_BLK-TL-PCIE_2_1.TRNFCNPH6" output="BLK-TL-PCIE_2_1.TRNFCNPH6"/>
        <direct input="PCIE_2_1.TRNFCNPH[7]" name="PCIE_2_1.TRNFCNPH[7]_to_BLK-TL-PCIE_2_1.TRNFCNPH7" output="BLK-TL-PCIE_2_1.TRNFCNPH7"/>
        <direct input="PCIE_2_1.TRNFCPD[0]" name="PCIE_2_1.TRNFCPD[0]_to_BLK-TL-PCIE_2_1.TRNFCPD0" output="BLK-TL-PCIE_2_1.TRNFCPD0"/>
        <direct input="PCIE_2_1.TRNFCPD[10]" name="PCIE_2_1.TRNFCPD[10]_to_BLK-TL-PCIE_2_1.TRNFCPD10" output="BLK-TL-PCIE_2_1.TRNFCPD10"/>
        <direct input="PCIE_2_1.TRNFCPD[11]" name="PCIE_2_1.TRNFCPD[11]_to_BLK-TL-PCIE_2_1.TRNFCPD11" output="BLK-TL-PCIE_2_1.TRNFCPD11"/>
        <direct input="PCIE_2_1.TRNFCPD[1]" name="PCIE_2_1.TRNFCPD[1]_to_BLK-TL-PCIE_2_1.TRNFCPD1" output="BLK-TL-PCIE_2_1.TRNFCPD1"/>
        <direct input="PCIE_2_1.TRNFCPD[2]" name="PCIE_2_1.TRNFCPD[2]_to_BLK-TL-PCIE_2_1.TRNFCPD2" output="BLK-TL-PCIE_2_1.TRNFCPD2"/>
        <direct input="PCIE_2_1.TRNFCPD[3]" name="PCIE_2_1.TRNFCPD[3]_to_BLK-TL-PCIE_2_1.TRNFCPD3" output="BLK-TL-PCIE_2_1.TRNFCPD3"/>
        <direct input="PCIE_2_1.TRNFCPD[4]" name="PCIE_2_1.TRNFCPD[4]_to_BLK-TL-PCIE_2_1.TRNFCPD4" output="BLK-TL-PCIE_2_1.TRNFCPD4"/>
        <direct input="PCIE_2_1.TRNFCPD[5]" name="PCIE_2_1.TRNFCPD[5]_to_BLK-TL-PCIE_2_1.TRNFCPD5" output="BLK-TL-PCIE_2_1.TRNFCPD5"/>
        <direct input="PCIE_2_1.TRNFCPD[6]" name="PCIE_2_1.TRNFCPD[6]_to_BLK-TL-PCIE_2_1.TRNFCPD6" output="BLK-TL-PCIE_2_1.TRNFCPD6"/>
        <direct input="PCIE_2_1.TRNFCPD[7]" name="PCIE_2_1.TRNFCPD[7]_to_BLK-TL-PCIE_2_1.TRNFCPD7" output="BLK-TL-PCIE_2_1.TRNFCPD7"/>
        <direct input="PCIE_2_1.TRNFCPD[8]" name="PCIE_2_1.TRNFCPD[8]_to_BLK-TL-PCIE_2_1.TRNFCPD8" output="BLK-TL-PCIE_2_1.TRNFCPD8"/>
        <direct input="PCIE_2_1.TRNFCPD[9]" name="PCIE_2_1.TRNFCPD[9]_to_BLK-TL-PCIE_2_1.TRNFCPD9" output="BLK-TL-PCIE_2_1.TRNFCPD9"/>
        <direct input="PCIE_2_1.TRNFCPH[0]" name="PCIE_2_1.TRNFCPH[0]_to_BLK-TL-PCIE_2_1.TRNFCPH0" output="BLK-TL-PCIE_2_1.TRNFCPH0"/>
        <direct input="PCIE_2_1.TRNFCPH[1]" name="PCIE_2_1.TRNFCPH[1]_to_BLK-TL-PCIE_2_1.TRNFCPH1" output="BLK-TL-PCIE_2_1.TRNFCPH1"/>
        <direct input="PCIE_2_1.TRNFCPH[2]" name="PCIE_2_1.TRNFCPH[2]_to_BLK-TL-PCIE_2_1.TRNFCPH2" output="BLK-TL-PCIE_2_1.TRNFCPH2"/>
        <direct input="PCIE_2_1.TRNFCPH[3]" name="PCIE_2_1.TRNFCPH[3]_to_BLK-TL-PCIE_2_1.TRNFCPH3" output="BLK-TL-PCIE_2_1.TRNFCPH3"/>
        <direct input="PCIE_2_1.TRNFCPH[4]" name="PCIE_2_1.TRNFCPH[4]_to_BLK-TL-PCIE_2_1.TRNFCPH4" output="BLK-TL-PCIE_2_1.TRNFCPH4"/>
        <direct input="PCIE_2_1.TRNFCPH[5]" name="PCIE_2_1.TRNFCPH[5]_to_BLK-TL-PCIE_2_1.TRNFCPH5" output="BLK-TL-PCIE_2_1.TRNFCPH5"/>
        <direct input="PCIE_2_1.TRNFCPH[6]" name="PCIE_2_1.TRNFCPH[6]_to_BLK-TL-PCIE_2_1.TRNFCPH6" output="BLK-TL-PCIE_2_1.TRNFCPH6"/>
        <direct input="PCIE_2_1.TRNFCPH[7]" name="PCIE_2_1.TRNFCPH[7]_to_BLK-TL-PCIE_2_1.TRNFCPH7" output="BLK-TL-PCIE_2_1.TRNFCPH7"/>
        <direct input="PCIE_2_1.TRNLNKUP" name="PCIE_2_1.TRNLNKUP_to_BLK-TL-PCIE_2_1.TRNLNKUP" output="BLK-TL-PCIE_2_1.TRNLNKUP"/>
        <direct input="PCIE_2_1.TRNRBARHIT[0]" name="PCIE_2_1.TRNRBARHIT[0]_to_BLK-TL-PCIE_2_1.TRNRBARHIT0" output="BLK-TL-PCIE_2_1.TRNRBARHIT0"/>
        <direct input="PCIE_2_1.TRNRBARHIT[1]" name="PCIE_2_1.TRNRBARHIT[1]_to_BLK-TL-PCIE_2_1.TRNRBARHIT1" output="BLK-TL-PCIE_2_1.TRNRBARHIT1"/>
        <direct input="PCIE_2_1.TRNRBARHIT[2]" name="PCIE_2_1.TRNRBARHIT[2]_to_BLK-TL-PCIE_2_1.TRNRBARHIT2" output="BLK-TL-PCIE_2_1.TRNRBARHIT2"/>
        <direct input="PCIE_2_1.TRNRBARHIT[3]" name="PCIE_2_1.TRNRBARHIT[3]_to_BLK-TL-PCIE_2_1.TRNRBARHIT3" output="BLK-TL-PCIE_2_1.TRNRBARHIT3"/>
        <direct input="PCIE_2_1.TRNRBARHIT[4]" name="PCIE_2_1.TRNRBARHIT[4]_to_BLK-TL-PCIE_2_1.TRNRBARHIT4" output="BLK-TL-PCIE_2_1.TRNRBARHIT4"/>
        <direct input="PCIE_2_1.TRNRBARHIT[5]" name="PCIE_2_1.TRNRBARHIT[5]_to_BLK-TL-PCIE_2_1.TRNRBARHIT5" output="BLK-TL-PCIE_2_1.TRNRBARHIT5"/>
        <direct input="PCIE_2_1.TRNRBARHIT[6]" name="PCIE_2_1.TRNRBARHIT[6]_to_BLK-TL-PCIE_2_1.TRNRBARHIT6" output="BLK-TL-PCIE_2_1.TRNRBARHIT6"/>
        <direct input="PCIE_2_1.TRNRBARHIT[7]" name="PCIE_2_1.TRNRBARHIT[7]_to_BLK-TL-PCIE_2_1.TRNRBARHIT7" output="BLK-TL-PCIE_2_1.TRNRBARHIT7"/>
        <direct input="PCIE_2_1.TRNRD[0]" name="PCIE_2_1.TRNRD[0]_to_BLK-TL-PCIE_2_1.TRNRD0" output="BLK-TL-PCIE_2_1.TRNRD0"/>
        <direct input="PCIE_2_1.TRNRD[100]" name="PCIE_2_1.TRNRD[100]_to_BLK-TL-PCIE_2_1.TRNRD100" output="BLK-TL-PCIE_2_1.TRNRD100"/>
        <direct input="PCIE_2_1.TRNRD[101]" name="PCIE_2_1.TRNRD[101]_to_BLK-TL-PCIE_2_1.TRNRD101" output="BLK-TL-PCIE_2_1.TRNRD101"/>
        <direct input="PCIE_2_1.TRNRD[102]" name="PCIE_2_1.TRNRD[102]_to_BLK-TL-PCIE_2_1.TRNRD102" output="BLK-TL-PCIE_2_1.TRNRD102"/>
        <direct input="PCIE_2_1.TRNRD[103]" name="PCIE_2_1.TRNRD[103]_to_BLK-TL-PCIE_2_1.TRNRD103" output="BLK-TL-PCIE_2_1.TRNRD103"/>
        <direct input="PCIE_2_1.TRNRD[104]" name="PCIE_2_1.TRNRD[104]_to_BLK-TL-PCIE_2_1.TRNRD104" output="BLK-TL-PCIE_2_1.TRNRD104"/>
        <direct input="PCIE_2_1.TRNRD[105]" name="PCIE_2_1.TRNRD[105]_to_BLK-TL-PCIE_2_1.TRNRD105" output="BLK-TL-PCIE_2_1.TRNRD105"/>
        <direct input="PCIE_2_1.TRNRD[106]" name="PCIE_2_1.TRNRD[106]_to_BLK-TL-PCIE_2_1.TRNRD106" output="BLK-TL-PCIE_2_1.TRNRD106"/>
        <direct input="PCIE_2_1.TRNRD[107]" name="PCIE_2_1.TRNRD[107]_to_BLK-TL-PCIE_2_1.TRNRD107" output="BLK-TL-PCIE_2_1.TRNRD107"/>
        <direct input="PCIE_2_1.TRNRD[108]" name="PCIE_2_1.TRNRD[108]_to_BLK-TL-PCIE_2_1.TRNRD108" output="BLK-TL-PCIE_2_1.TRNRD108"/>
        <direct input="PCIE_2_1.TRNRD[109]" name="PCIE_2_1.TRNRD[109]_to_BLK-TL-PCIE_2_1.TRNRD109" output="BLK-TL-PCIE_2_1.TRNRD109"/>
        <direct input="PCIE_2_1.TRNRD[10]" name="PCIE_2_1.TRNRD[10]_to_BLK-TL-PCIE_2_1.TRNRD10" output="BLK-TL-PCIE_2_1.TRNRD10"/>
        <direct input="PCIE_2_1.TRNRD[110]" name="PCIE_2_1.TRNRD[110]_to_BLK-TL-PCIE_2_1.TRNRD110" output="BLK-TL-PCIE_2_1.TRNRD110"/>
        <direct input="PCIE_2_1.TRNRD[111]" name="PCIE_2_1.TRNRD[111]_to_BLK-TL-PCIE_2_1.TRNRD111" output="BLK-TL-PCIE_2_1.TRNRD111"/>
        <direct input="PCIE_2_1.TRNRD[112]" name="PCIE_2_1.TRNRD[112]_to_BLK-TL-PCIE_2_1.TRNRD112" output="BLK-TL-PCIE_2_1.TRNRD112"/>
        <direct input="PCIE_2_1.TRNRD[113]" name="PCIE_2_1.TRNRD[113]_to_BLK-TL-PCIE_2_1.TRNRD113" output="BLK-TL-PCIE_2_1.TRNRD113"/>
        <direct input="PCIE_2_1.TRNRD[114]" name="PCIE_2_1.TRNRD[114]_to_BLK-TL-PCIE_2_1.TRNRD114" output="BLK-TL-PCIE_2_1.TRNRD114"/>
        <direct input="PCIE_2_1.TRNRD[115]" name="PCIE_2_1.TRNRD[115]_to_BLK-TL-PCIE_2_1.TRNRD115" output="BLK-TL-PCIE_2_1.TRNRD115"/>
        <direct input="PCIE_2_1.TRNRD[116]" name="PCIE_2_1.TRNRD[116]_to_BLK-TL-PCIE_2_1.TRNRD116" output="BLK-TL-PCIE_2_1.TRNRD116"/>
        <direct input="PCIE_2_1.TRNRD[117]" name="PCIE_2_1.TRNRD[117]_to_BLK-TL-PCIE_2_1.TRNRD117" output="BLK-TL-PCIE_2_1.TRNRD117"/>
        <direct input="PCIE_2_1.TRNRD[118]" name="PCIE_2_1.TRNRD[118]_to_BLK-TL-PCIE_2_1.TRNRD118" output="BLK-TL-PCIE_2_1.TRNRD118"/>
        <direct input="PCIE_2_1.TRNRD[119]" name="PCIE_2_1.TRNRD[119]_to_BLK-TL-PCIE_2_1.TRNRD119" output="BLK-TL-PCIE_2_1.TRNRD119"/>
        <direct input="PCIE_2_1.TRNRD[11]" name="PCIE_2_1.TRNRD[11]_to_BLK-TL-PCIE_2_1.TRNRD11" output="BLK-TL-PCIE_2_1.TRNRD11"/>
        <direct input="PCIE_2_1.TRNRD[120]" name="PCIE_2_1.TRNRD[120]_to_BLK-TL-PCIE_2_1.TRNRD120" output="BLK-TL-PCIE_2_1.TRNRD120"/>
        <direct input="PCIE_2_1.TRNRD[121]" name="PCIE_2_1.TRNRD[121]_to_BLK-TL-PCIE_2_1.TRNRD121" output="BLK-TL-PCIE_2_1.TRNRD121"/>
        <direct input="PCIE_2_1.TRNRD[122]" name="PCIE_2_1.TRNRD[122]_to_BLK-TL-PCIE_2_1.TRNRD122" output="BLK-TL-PCIE_2_1.TRNRD122"/>
        <direct input="PCIE_2_1.TRNRD[123]" name="PCIE_2_1.TRNRD[123]_to_BLK-TL-PCIE_2_1.TRNRD123" output="BLK-TL-PCIE_2_1.TRNRD123"/>
        <direct input="PCIE_2_1.TRNRD[124]" name="PCIE_2_1.TRNRD[124]_to_BLK-TL-PCIE_2_1.TRNRD124" output="BLK-TL-PCIE_2_1.TRNRD124"/>
        <direct input="PCIE_2_1.TRNRD[125]" name="PCIE_2_1.TRNRD[125]_to_BLK-TL-PCIE_2_1.TRNRD125" output="BLK-TL-PCIE_2_1.TRNRD125"/>
        <direct input="PCIE_2_1.TRNRD[126]" name="PCIE_2_1.TRNRD[126]_to_BLK-TL-PCIE_2_1.TRNRD126" output="BLK-TL-PCIE_2_1.TRNRD126"/>
        <direct input="PCIE_2_1.TRNRD[127]" name="PCIE_2_1.TRNRD[127]_to_BLK-TL-PCIE_2_1.TRNRD127" output="BLK-TL-PCIE_2_1.TRNRD127"/>
        <direct input="PCIE_2_1.TRNRD[12]" name="PCIE_2_1.TRNRD[12]_to_BLK-TL-PCIE_2_1.TRNRD12" output="BLK-TL-PCIE_2_1.TRNRD12"/>
        <direct input="PCIE_2_1.TRNRD[13]" name="PCIE_2_1.TRNRD[13]_to_BLK-TL-PCIE_2_1.TRNRD13" output="BLK-TL-PCIE_2_1.TRNRD13"/>
        <direct input="PCIE_2_1.TRNRD[14]" name="PCIE_2_1.TRNRD[14]_to_BLK-TL-PCIE_2_1.TRNRD14" output="BLK-TL-PCIE_2_1.TRNRD14"/>
        <direct input="PCIE_2_1.TRNRD[15]" name="PCIE_2_1.TRNRD[15]_to_BLK-TL-PCIE_2_1.TRNRD15" output="BLK-TL-PCIE_2_1.TRNRD15"/>
        <direct input="PCIE_2_1.TRNRD[16]" name="PCIE_2_1.TRNRD[16]_to_BLK-TL-PCIE_2_1.TRNRD16" output="BLK-TL-PCIE_2_1.TRNRD16"/>
        <direct input="PCIE_2_1.TRNRD[17]" name="PCIE_2_1.TRNRD[17]_to_BLK-TL-PCIE_2_1.TRNRD17" output="BLK-TL-PCIE_2_1.TRNRD17"/>
        <direct input="PCIE_2_1.TRNRD[18]" name="PCIE_2_1.TRNRD[18]_to_BLK-TL-PCIE_2_1.TRNRD18" output="BLK-TL-PCIE_2_1.TRNRD18"/>
        <direct input="PCIE_2_1.TRNRD[19]" name="PCIE_2_1.TRNRD[19]_to_BLK-TL-PCIE_2_1.TRNRD19" output="BLK-TL-PCIE_2_1.TRNRD19"/>
        <direct input="PCIE_2_1.TRNRD[1]" name="PCIE_2_1.TRNRD[1]_to_BLK-TL-PCIE_2_1.TRNRD1" output="BLK-TL-PCIE_2_1.TRNRD1"/>
        <direct input="PCIE_2_1.TRNRD[20]" name="PCIE_2_1.TRNRD[20]_to_BLK-TL-PCIE_2_1.TRNRD20" output="BLK-TL-PCIE_2_1.TRNRD20"/>
        <direct input="PCIE_2_1.TRNRD[21]" name="PCIE_2_1.TRNRD[21]_to_BLK-TL-PCIE_2_1.TRNRD21" output="BLK-TL-PCIE_2_1.TRNRD21"/>
        <direct input="PCIE_2_1.TRNRD[22]" name="PCIE_2_1.TRNRD[22]_to_BLK-TL-PCIE_2_1.TRNRD22" output="BLK-TL-PCIE_2_1.TRNRD22"/>
        <direct input="PCIE_2_1.TRNRD[23]" name="PCIE_2_1.TRNRD[23]_to_BLK-TL-PCIE_2_1.TRNRD23" output="BLK-TL-PCIE_2_1.TRNRD23"/>
        <direct input="PCIE_2_1.TRNRD[24]" name="PCIE_2_1.TRNRD[24]_to_BLK-TL-PCIE_2_1.TRNRD24" output="BLK-TL-PCIE_2_1.TRNRD24"/>
        <direct input="PCIE_2_1.TRNRD[25]" name="PCIE_2_1.TRNRD[25]_to_BLK-TL-PCIE_2_1.TRNRD25" output="BLK-TL-PCIE_2_1.TRNRD25"/>
        <direct input="PCIE_2_1.TRNRD[26]" name="PCIE_2_1.TRNRD[26]_to_BLK-TL-PCIE_2_1.TRNRD26" output="BLK-TL-PCIE_2_1.TRNRD26"/>
        <direct input="PCIE_2_1.TRNRD[27]" name="PCIE_2_1.TRNRD[27]_to_BLK-TL-PCIE_2_1.TRNRD27" output="BLK-TL-PCIE_2_1.TRNRD27"/>
        <direct input="PCIE_2_1.TRNRD[28]" name="PCIE_2_1.TRNRD[28]_to_BLK-TL-PCIE_2_1.TRNRD28" output="BLK-TL-PCIE_2_1.TRNRD28"/>
        <direct input="PCIE_2_1.TRNRD[29]" name="PCIE_2_1.TRNRD[29]_to_BLK-TL-PCIE_2_1.TRNRD29" output="BLK-TL-PCIE_2_1.TRNRD29"/>
        <direct input="PCIE_2_1.TRNRD[2]" name="PCIE_2_1.TRNRD[2]_to_BLK-TL-PCIE_2_1.TRNRD2" output="BLK-TL-PCIE_2_1.TRNRD2"/>
        <direct input="PCIE_2_1.TRNRD[30]" name="PCIE_2_1.TRNRD[30]_to_BLK-TL-PCIE_2_1.TRNRD30" output="BLK-TL-PCIE_2_1.TRNRD30"/>
        <direct input="PCIE_2_1.TRNRD[31]" name="PCIE_2_1.TRNRD[31]_to_BLK-TL-PCIE_2_1.TRNRD31" output="BLK-TL-PCIE_2_1.TRNRD31"/>
        <direct input="PCIE_2_1.TRNRD[32]" name="PCIE_2_1.TRNRD[32]_to_BLK-TL-PCIE_2_1.TRNRD32" output="BLK-TL-PCIE_2_1.TRNRD32"/>
        <direct input="PCIE_2_1.TRNRD[33]" name="PCIE_2_1.TRNRD[33]_to_BLK-TL-PCIE_2_1.TRNRD33" output="BLK-TL-PCIE_2_1.TRNRD33"/>
        <direct input="PCIE_2_1.TRNRD[34]" name="PCIE_2_1.TRNRD[34]_to_BLK-TL-PCIE_2_1.TRNRD34" output="BLK-TL-PCIE_2_1.TRNRD34"/>
        <direct input="PCIE_2_1.TRNRD[35]" name="PCIE_2_1.TRNRD[35]_to_BLK-TL-PCIE_2_1.TRNRD35" output="BLK-TL-PCIE_2_1.TRNRD35"/>
        <direct input="PCIE_2_1.TRNRD[36]" name="PCIE_2_1.TRNRD[36]_to_BLK-TL-PCIE_2_1.TRNRD36" output="BLK-TL-PCIE_2_1.TRNRD36"/>
        <direct input="PCIE_2_1.TRNRD[37]" name="PCIE_2_1.TRNRD[37]_to_BLK-TL-PCIE_2_1.TRNRD37" output="BLK-TL-PCIE_2_1.TRNRD37"/>
        <direct input="PCIE_2_1.TRNRD[38]" name="PCIE_2_1.TRNRD[38]_to_BLK-TL-PCIE_2_1.TRNRD38" output="BLK-TL-PCIE_2_1.TRNRD38"/>
        <direct input="PCIE_2_1.TRNRD[39]" name="PCIE_2_1.TRNRD[39]_to_BLK-TL-PCIE_2_1.TRNRD39" output="BLK-TL-PCIE_2_1.TRNRD39"/>
        <direct input="PCIE_2_1.TRNRD[3]" name="PCIE_2_1.TRNRD[3]_to_BLK-TL-PCIE_2_1.TRNRD3" output="BLK-TL-PCIE_2_1.TRNRD3"/>
        <direct input="PCIE_2_1.TRNRD[40]" name="PCIE_2_1.TRNRD[40]_to_BLK-TL-PCIE_2_1.TRNRD40" output="BLK-TL-PCIE_2_1.TRNRD40"/>
        <direct input="PCIE_2_1.TRNRD[41]" name="PCIE_2_1.TRNRD[41]_to_BLK-TL-PCIE_2_1.TRNRD41" output="BLK-TL-PCIE_2_1.TRNRD41"/>
        <direct input="PCIE_2_1.TRNRD[42]" name="PCIE_2_1.TRNRD[42]_to_BLK-TL-PCIE_2_1.TRNRD42" output="BLK-TL-PCIE_2_1.TRNRD42"/>
        <direct input="PCIE_2_1.TRNRD[43]" name="PCIE_2_1.TRNRD[43]_to_BLK-TL-PCIE_2_1.TRNRD43" output="BLK-TL-PCIE_2_1.TRNRD43"/>
        <direct input="PCIE_2_1.TRNRD[44]" name="PCIE_2_1.TRNRD[44]_to_BLK-TL-PCIE_2_1.TRNRD44" output="BLK-TL-PCIE_2_1.TRNRD44"/>
        <direct input="PCIE_2_1.TRNRD[45]" name="PCIE_2_1.TRNRD[45]_to_BLK-TL-PCIE_2_1.TRNRD45" output="BLK-TL-PCIE_2_1.TRNRD45"/>
        <direct input="PCIE_2_1.TRNRD[46]" name="PCIE_2_1.TRNRD[46]_to_BLK-TL-PCIE_2_1.TRNRD46" output="BLK-TL-PCIE_2_1.TRNRD46"/>
        <direct input="PCIE_2_1.TRNRD[47]" name="PCIE_2_1.TRNRD[47]_to_BLK-TL-PCIE_2_1.TRNRD47" output="BLK-TL-PCIE_2_1.TRNRD47"/>
        <direct input="PCIE_2_1.TRNRD[48]" name="PCIE_2_1.TRNRD[48]_to_BLK-TL-PCIE_2_1.TRNRD48" output="BLK-TL-PCIE_2_1.TRNRD48"/>
        <direct input="PCIE_2_1.TRNRD[49]" name="PCIE_2_1.TRNRD[49]_to_BLK-TL-PCIE_2_1.TRNRD49" output="BLK-TL-PCIE_2_1.TRNRD49"/>
        <direct input="PCIE_2_1.TRNRD[4]" name="PCIE_2_1.TRNRD[4]_to_BLK-TL-PCIE_2_1.TRNRD4" output="BLK-TL-PCIE_2_1.TRNRD4"/>
        <direct input="PCIE_2_1.TRNRD[50]" name="PCIE_2_1.TRNRD[50]_to_BLK-TL-PCIE_2_1.TRNRD50" output="BLK-TL-PCIE_2_1.TRNRD50"/>
        <direct input="PCIE_2_1.TRNRD[51]" name="PCIE_2_1.TRNRD[51]_to_BLK-TL-PCIE_2_1.TRNRD51" output="BLK-TL-PCIE_2_1.TRNRD51"/>
        <direct input="PCIE_2_1.TRNRD[52]" name="PCIE_2_1.TRNRD[52]_to_BLK-TL-PCIE_2_1.TRNRD52" output="BLK-TL-PCIE_2_1.TRNRD52"/>
        <direct input="PCIE_2_1.TRNRD[53]" name="PCIE_2_1.TRNRD[53]_to_BLK-TL-PCIE_2_1.TRNRD53" output="BLK-TL-PCIE_2_1.TRNRD53"/>
        <direct input="PCIE_2_1.TRNRD[54]" name="PCIE_2_1.TRNRD[54]_to_BLK-TL-PCIE_2_1.TRNRD54" output="BLK-TL-PCIE_2_1.TRNRD54"/>
        <direct input="PCIE_2_1.TRNRD[55]" name="PCIE_2_1.TRNRD[55]_to_BLK-TL-PCIE_2_1.TRNRD55" output="BLK-TL-PCIE_2_1.TRNRD55"/>
        <direct input="PCIE_2_1.TRNRD[56]" name="PCIE_2_1.TRNRD[56]_to_BLK-TL-PCIE_2_1.TRNRD56" output="BLK-TL-PCIE_2_1.TRNRD56"/>
        <direct input="PCIE_2_1.TRNRD[57]" name="PCIE_2_1.TRNRD[57]_to_BLK-TL-PCIE_2_1.TRNRD57" output="BLK-TL-PCIE_2_1.TRNRD57"/>
        <direct input="PCIE_2_1.TRNRD[58]" name="PCIE_2_1.TRNRD[58]_to_BLK-TL-PCIE_2_1.TRNRD58" output="BLK-TL-PCIE_2_1.TRNRD58"/>
        <direct input="PCIE_2_1.TRNRD[59]" name="PCIE_2_1.TRNRD[59]_to_BLK-TL-PCIE_2_1.TRNRD59" output="BLK-TL-PCIE_2_1.TRNRD59"/>
        <direct input="PCIE_2_1.TRNRD[5]" name="PCIE_2_1.TRNRD[5]_to_BLK-TL-PCIE_2_1.TRNRD5" output="BLK-TL-PCIE_2_1.TRNRD5"/>
        <direct input="PCIE_2_1.TRNRD[60]" name="PCIE_2_1.TRNRD[60]_to_BLK-TL-PCIE_2_1.TRNRD60" output="BLK-TL-PCIE_2_1.TRNRD60"/>
        <direct input="PCIE_2_1.TRNRD[61]" name="PCIE_2_1.TRNRD[61]_to_BLK-TL-PCIE_2_1.TRNRD61" output="BLK-TL-PCIE_2_1.TRNRD61"/>
        <direct input="PCIE_2_1.TRNRD[62]" name="PCIE_2_1.TRNRD[62]_to_BLK-TL-PCIE_2_1.TRNRD62" output="BLK-TL-PCIE_2_1.TRNRD62"/>
        <direct input="PCIE_2_1.TRNRD[63]" name="PCIE_2_1.TRNRD[63]_to_BLK-TL-PCIE_2_1.TRNRD63" output="BLK-TL-PCIE_2_1.TRNRD63"/>
        <direct input="PCIE_2_1.TRNRD[64]" name="PCIE_2_1.TRNRD[64]_to_BLK-TL-PCIE_2_1.TRNRD64" output="BLK-TL-PCIE_2_1.TRNRD64"/>
        <direct input="PCIE_2_1.TRNRD[65]" name="PCIE_2_1.TRNRD[65]_to_BLK-TL-PCIE_2_1.TRNRD65" output="BLK-TL-PCIE_2_1.TRNRD65"/>
        <direct input="PCIE_2_1.TRNRD[66]" name="PCIE_2_1.TRNRD[66]_to_BLK-TL-PCIE_2_1.TRNRD66" output="BLK-TL-PCIE_2_1.TRNRD66"/>
        <direct input="PCIE_2_1.TRNRD[67]" name="PCIE_2_1.TRNRD[67]_to_BLK-TL-PCIE_2_1.TRNRD67" output="BLK-TL-PCIE_2_1.TRNRD67"/>
        <direct input="PCIE_2_1.TRNRD[68]" name="PCIE_2_1.TRNRD[68]_to_BLK-TL-PCIE_2_1.TRNRD68" output="BLK-TL-PCIE_2_1.TRNRD68"/>
        <direct input="PCIE_2_1.TRNRD[69]" name="PCIE_2_1.TRNRD[69]_to_BLK-TL-PCIE_2_1.TRNRD69" output="BLK-TL-PCIE_2_1.TRNRD69"/>
        <direct input="PCIE_2_1.TRNRD[6]" name="PCIE_2_1.TRNRD[6]_to_BLK-TL-PCIE_2_1.TRNRD6" output="BLK-TL-PCIE_2_1.TRNRD6"/>
        <direct input="PCIE_2_1.TRNRD[70]" name="PCIE_2_1.TRNRD[70]_to_BLK-TL-PCIE_2_1.TRNRD70" output="BLK-TL-PCIE_2_1.TRNRD70"/>
        <direct input="PCIE_2_1.TRNRD[71]" name="PCIE_2_1.TRNRD[71]_to_BLK-TL-PCIE_2_1.TRNRD71" output="BLK-TL-PCIE_2_1.TRNRD71"/>
        <direct input="PCIE_2_1.TRNRD[72]" name="PCIE_2_1.TRNRD[72]_to_BLK-TL-PCIE_2_1.TRNRD72" output="BLK-TL-PCIE_2_1.TRNRD72"/>
        <direct input="PCIE_2_1.TRNRD[73]" name="PCIE_2_1.TRNRD[73]_to_BLK-TL-PCIE_2_1.TRNRD73" output="BLK-TL-PCIE_2_1.TRNRD73"/>
        <direct input="PCIE_2_1.TRNRD[74]" name="PCIE_2_1.TRNRD[74]_to_BLK-TL-PCIE_2_1.TRNRD74" output="BLK-TL-PCIE_2_1.TRNRD74"/>
        <direct input="PCIE_2_1.TRNRD[75]" name="PCIE_2_1.TRNRD[75]_to_BLK-TL-PCIE_2_1.TRNRD75" output="BLK-TL-PCIE_2_1.TRNRD75"/>
        <direct input="PCIE_2_1.TRNRD[76]" name="PCIE_2_1.TRNRD[76]_to_BLK-TL-PCIE_2_1.TRNRD76" output="BLK-TL-PCIE_2_1.TRNRD76"/>
        <direct input="PCIE_2_1.TRNRD[77]" name="PCIE_2_1.TRNRD[77]_to_BLK-TL-PCIE_2_1.TRNRD77" output="BLK-TL-PCIE_2_1.TRNRD77"/>
        <direct input="PCIE_2_1.TRNRD[78]" name="PCIE_2_1.TRNRD[78]_to_BLK-TL-PCIE_2_1.TRNRD78" output="BLK-TL-PCIE_2_1.TRNRD78"/>
        <direct input="PCIE_2_1.TRNRD[79]" name="PCIE_2_1.TRNRD[79]_to_BLK-TL-PCIE_2_1.TRNRD79" output="BLK-TL-PCIE_2_1.TRNRD79"/>
        <direct input="PCIE_2_1.TRNRD[7]" name="PCIE_2_1.TRNRD[7]_to_BLK-TL-PCIE_2_1.TRNRD7" output="BLK-TL-PCIE_2_1.TRNRD7"/>
        <direct input="PCIE_2_1.TRNRD[80]" name="PCIE_2_1.TRNRD[80]_to_BLK-TL-PCIE_2_1.TRNRD80" output="BLK-TL-PCIE_2_1.TRNRD80"/>
        <direct input="PCIE_2_1.TRNRD[81]" name="PCIE_2_1.TRNRD[81]_to_BLK-TL-PCIE_2_1.TRNRD81" output="BLK-TL-PCIE_2_1.TRNRD81"/>
        <direct input="PCIE_2_1.TRNRD[82]" name="PCIE_2_1.TRNRD[82]_to_BLK-TL-PCIE_2_1.TRNRD82" output="BLK-TL-PCIE_2_1.TRNRD82"/>
        <direct input="PCIE_2_1.TRNRD[83]" name="PCIE_2_1.TRNRD[83]_to_BLK-TL-PCIE_2_1.TRNRD83" output="BLK-TL-PCIE_2_1.TRNRD83"/>
        <direct input="PCIE_2_1.TRNRD[84]" name="PCIE_2_1.TRNRD[84]_to_BLK-TL-PCIE_2_1.TRNRD84" output="BLK-TL-PCIE_2_1.TRNRD84"/>
        <direct input="PCIE_2_1.TRNRD[85]" name="PCIE_2_1.TRNRD[85]_to_BLK-TL-PCIE_2_1.TRNRD85" output="BLK-TL-PCIE_2_1.TRNRD85"/>
        <direct input="PCIE_2_1.TRNRD[86]" name="PCIE_2_1.TRNRD[86]_to_BLK-TL-PCIE_2_1.TRNRD86" output="BLK-TL-PCIE_2_1.TRNRD86"/>
        <direct input="PCIE_2_1.TRNRD[87]" name="PCIE_2_1.TRNRD[87]_to_BLK-TL-PCIE_2_1.TRNRD87" output="BLK-TL-PCIE_2_1.TRNRD87"/>
        <direct input="PCIE_2_1.TRNRD[88]" name="PCIE_2_1.TRNRD[88]_to_BLK-TL-PCIE_2_1.TRNRD88" output="BLK-TL-PCIE_2_1.TRNRD88"/>
        <direct input="PCIE_2_1.TRNRD[89]" name="PCIE_2_1.TRNRD[89]_to_BLK-TL-PCIE_2_1.TRNRD89" output="BLK-TL-PCIE_2_1.TRNRD89"/>
        <direct input="PCIE_2_1.TRNRD[8]" name="PCIE_2_1.TRNRD[8]_to_BLK-TL-PCIE_2_1.TRNRD8" output="BLK-TL-PCIE_2_1.TRNRD8"/>
        <direct input="PCIE_2_1.TRNRD[90]" name="PCIE_2_1.TRNRD[90]_to_BLK-TL-PCIE_2_1.TRNRD90" output="BLK-TL-PCIE_2_1.TRNRD90"/>
        <direct input="PCIE_2_1.TRNRD[91]" name="PCIE_2_1.TRNRD[91]_to_BLK-TL-PCIE_2_1.TRNRD91" output="BLK-TL-PCIE_2_1.TRNRD91"/>
        <direct input="PCIE_2_1.TRNRD[92]" name="PCIE_2_1.TRNRD[92]_to_BLK-TL-PCIE_2_1.TRNRD92" output="BLK-TL-PCIE_2_1.TRNRD92"/>
        <direct input="PCIE_2_1.TRNRD[93]" name="PCIE_2_1.TRNRD[93]_to_BLK-TL-PCIE_2_1.TRNRD93" output="BLK-TL-PCIE_2_1.TRNRD93"/>
        <direct input="PCIE_2_1.TRNRD[94]" name="PCIE_2_1.TRNRD[94]_to_BLK-TL-PCIE_2_1.TRNRD94" output="BLK-TL-PCIE_2_1.TRNRD94"/>
        <direct input="PCIE_2_1.TRNRD[95]" name="PCIE_2_1.TRNRD[95]_to_BLK-TL-PCIE_2_1.TRNRD95" output="BLK-TL-PCIE_2_1.TRNRD95"/>
        <direct input="PCIE_2_1.TRNRD[96]" name="PCIE_2_1.TRNRD[96]_to_BLK-TL-PCIE_2_1.TRNRD96" output="BLK-TL-PCIE_2_1.TRNRD96"/>
        <direct input="PCIE_2_1.TRNRD[97]" name="PCIE_2_1.TRNRD[97]_to_BLK-TL-PCIE_2_1.TRNRD97" output="BLK-TL-PCIE_2_1.TRNRD97"/>
        <direct input="PCIE_2_1.TRNRD[98]" name="PCIE_2_1.TRNRD[98]_to_BLK-TL-PCIE_2_1.TRNRD98" output="BLK-TL-PCIE_2_1.TRNRD98"/>
        <direct input="PCIE_2_1.TRNRD[99]" name="PCIE_2_1.TRNRD[99]_to_BLK-TL-PCIE_2_1.TRNRD99" output="BLK-TL-PCIE_2_1.TRNRD99"/>
        <direct input="PCIE_2_1.TRNRD[9]" name="PCIE_2_1.TRNRD[9]_to_BLK-TL-PCIE_2_1.TRNRD9" output="BLK-TL-PCIE_2_1.TRNRD9"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[0]" name="PCIE_2_1.TRNRDLLPDATA[0]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA0" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA0"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[10]" name="PCIE_2_1.TRNRDLLPDATA[10]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA10" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA10"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[11]" name="PCIE_2_1.TRNRDLLPDATA[11]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA11" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA11"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[12]" name="PCIE_2_1.TRNRDLLPDATA[12]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA12" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA12"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[13]" name="PCIE_2_1.TRNRDLLPDATA[13]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA13" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA13"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[14]" name="PCIE_2_1.TRNRDLLPDATA[14]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA14" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA14"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[15]" name="PCIE_2_1.TRNRDLLPDATA[15]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA15" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA15"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[16]" name="PCIE_2_1.TRNRDLLPDATA[16]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA16" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA16"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[17]" name="PCIE_2_1.TRNRDLLPDATA[17]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA17" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA17"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[18]" name="PCIE_2_1.TRNRDLLPDATA[18]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA18" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA18"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[19]" name="PCIE_2_1.TRNRDLLPDATA[19]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA19" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA19"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[1]" name="PCIE_2_1.TRNRDLLPDATA[1]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA1" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA1"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[20]" name="PCIE_2_1.TRNRDLLPDATA[20]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA20" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA20"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[21]" name="PCIE_2_1.TRNRDLLPDATA[21]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA21" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA21"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[22]" name="PCIE_2_1.TRNRDLLPDATA[22]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA22" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA22"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[23]" name="PCIE_2_1.TRNRDLLPDATA[23]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA23" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA23"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[24]" name="PCIE_2_1.TRNRDLLPDATA[24]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA24" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA24"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[25]" name="PCIE_2_1.TRNRDLLPDATA[25]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA25" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA25"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[26]" name="PCIE_2_1.TRNRDLLPDATA[26]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA26" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA26"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[27]" name="PCIE_2_1.TRNRDLLPDATA[27]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA27" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA27"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[28]" name="PCIE_2_1.TRNRDLLPDATA[28]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA28" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA28"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[29]" name="PCIE_2_1.TRNRDLLPDATA[29]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA29" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA29"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[2]" name="PCIE_2_1.TRNRDLLPDATA[2]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA2" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA2"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[30]" name="PCIE_2_1.TRNRDLLPDATA[30]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA30" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA30"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[31]" name="PCIE_2_1.TRNRDLLPDATA[31]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA31" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA31"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[32]" name="PCIE_2_1.TRNRDLLPDATA[32]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA32" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA32"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[33]" name="PCIE_2_1.TRNRDLLPDATA[33]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA33" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA33"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[34]" name="PCIE_2_1.TRNRDLLPDATA[34]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA34" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA34"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[35]" name="PCIE_2_1.TRNRDLLPDATA[35]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA35" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA35"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[36]" name="PCIE_2_1.TRNRDLLPDATA[36]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA36" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA36"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[37]" name="PCIE_2_1.TRNRDLLPDATA[37]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA37" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA37"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[38]" name="PCIE_2_1.TRNRDLLPDATA[38]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA38" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA38"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[39]" name="PCIE_2_1.TRNRDLLPDATA[39]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA39" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA39"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[3]" name="PCIE_2_1.TRNRDLLPDATA[3]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA3" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA3"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[40]" name="PCIE_2_1.TRNRDLLPDATA[40]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA40" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA40"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[41]" name="PCIE_2_1.TRNRDLLPDATA[41]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA41" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA41"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[42]" name="PCIE_2_1.TRNRDLLPDATA[42]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA42" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA42"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[43]" name="PCIE_2_1.TRNRDLLPDATA[43]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA43" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA43"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[44]" name="PCIE_2_1.TRNRDLLPDATA[44]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA44" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA44"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[45]" name="PCIE_2_1.TRNRDLLPDATA[45]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA45" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA45"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[46]" name="PCIE_2_1.TRNRDLLPDATA[46]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA46" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA46"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[47]" name="PCIE_2_1.TRNRDLLPDATA[47]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA47" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA47"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[48]" name="PCIE_2_1.TRNRDLLPDATA[48]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA48" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA48"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[49]" name="PCIE_2_1.TRNRDLLPDATA[49]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA49" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA49"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[4]" name="PCIE_2_1.TRNRDLLPDATA[4]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA4" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA4"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[50]" name="PCIE_2_1.TRNRDLLPDATA[50]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA50" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA50"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[51]" name="PCIE_2_1.TRNRDLLPDATA[51]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA51" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA51"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[52]" name="PCIE_2_1.TRNRDLLPDATA[52]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA52" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA52"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[53]" name="PCIE_2_1.TRNRDLLPDATA[53]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA53" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA53"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[54]" name="PCIE_2_1.TRNRDLLPDATA[54]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA54" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA54"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[55]" name="PCIE_2_1.TRNRDLLPDATA[55]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA55" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA55"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[56]" name="PCIE_2_1.TRNRDLLPDATA[56]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA56" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA56"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[57]" name="PCIE_2_1.TRNRDLLPDATA[57]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA57" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA57"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[58]" name="PCIE_2_1.TRNRDLLPDATA[58]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA58" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA58"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[59]" name="PCIE_2_1.TRNRDLLPDATA[59]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA59" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA59"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[5]" name="PCIE_2_1.TRNRDLLPDATA[5]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA5" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA5"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[60]" name="PCIE_2_1.TRNRDLLPDATA[60]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA60" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA60"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[61]" name="PCIE_2_1.TRNRDLLPDATA[61]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA61" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA61"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[62]" name="PCIE_2_1.TRNRDLLPDATA[62]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA62" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA62"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[63]" name="PCIE_2_1.TRNRDLLPDATA[63]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA63" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA63"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[6]" name="PCIE_2_1.TRNRDLLPDATA[6]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA6" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA6"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[7]" name="PCIE_2_1.TRNRDLLPDATA[7]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA7" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA7"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[8]" name="PCIE_2_1.TRNRDLLPDATA[8]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA8" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA8"/>
        <direct input="PCIE_2_1.TRNRDLLPDATA[9]" name="PCIE_2_1.TRNRDLLPDATA[9]_to_BLK-TL-PCIE_2_1.TRNRDLLPDATA9" output="BLK-TL-PCIE_2_1.TRNRDLLPDATA9"/>
        <direct input="PCIE_2_1.TRNRDLLPSRCRDY[0]" name="PCIE_2_1.TRNRDLLPSRCRDY[0]_to_BLK-TL-PCIE_2_1.TRNRDLLPSRCRDY0" output="BLK-TL-PCIE_2_1.TRNRDLLPSRCRDY0"/>
        <direct input="PCIE_2_1.TRNRDLLPSRCRDY[1]" name="PCIE_2_1.TRNRDLLPSRCRDY[1]_to_BLK-TL-PCIE_2_1.TRNRDLLPSRCRDY1" output="BLK-TL-PCIE_2_1.TRNRDLLPSRCRDY1"/>
        <direct input="PCIE_2_1.TRNRECRCERR" name="PCIE_2_1.TRNRECRCERR_to_BLK-TL-PCIE_2_1.TRNRECRCERR" output="BLK-TL-PCIE_2_1.TRNRECRCERR"/>
        <direct input="PCIE_2_1.TRNREOF" name="PCIE_2_1.TRNREOF_to_BLK-TL-PCIE_2_1.TRNREOF" output="BLK-TL-PCIE_2_1.TRNREOF"/>
        <direct input="PCIE_2_1.TRNRERRFWD" name="PCIE_2_1.TRNRERRFWD_to_BLK-TL-PCIE_2_1.TRNRERRFWD" output="BLK-TL-PCIE_2_1.TRNRERRFWD"/>
        <direct input="PCIE_2_1.TRNRREM[0]" name="PCIE_2_1.TRNRREM[0]_to_BLK-TL-PCIE_2_1.TRNRREM0" output="BLK-TL-PCIE_2_1.TRNRREM0"/>
        <direct input="PCIE_2_1.TRNRREM[1]" name="PCIE_2_1.TRNRREM[1]_to_BLK-TL-PCIE_2_1.TRNRREM1" output="BLK-TL-PCIE_2_1.TRNRREM1"/>
        <direct input="PCIE_2_1.TRNRSOF" name="PCIE_2_1.TRNRSOF_to_BLK-TL-PCIE_2_1.TRNRSOF" output="BLK-TL-PCIE_2_1.TRNRSOF"/>
        <direct input="PCIE_2_1.TRNRSRCDSC" name="PCIE_2_1.TRNRSRCDSC_to_BLK-TL-PCIE_2_1.TRNRSRCDSC" output="BLK-TL-PCIE_2_1.TRNRSRCDSC"/>
        <direct input="PCIE_2_1.TRNRSRCRDY" name="PCIE_2_1.TRNRSRCRDY_to_BLK-TL-PCIE_2_1.TRNRSRCRDY" output="BLK-TL-PCIE_2_1.TRNRSRCRDY"/>
        <direct input="PCIE_2_1.TRNTBUFAV[0]" name="PCIE_2_1.TRNTBUFAV[0]_to_BLK-TL-PCIE_2_1.TRNTBUFAV0" output="BLK-TL-PCIE_2_1.TRNTBUFAV0"/>
        <direct input="PCIE_2_1.TRNTBUFAV[1]" name="PCIE_2_1.TRNTBUFAV[1]_to_BLK-TL-PCIE_2_1.TRNTBUFAV1" output="BLK-TL-PCIE_2_1.TRNTBUFAV1"/>
        <direct input="PCIE_2_1.TRNTBUFAV[2]" name="PCIE_2_1.TRNTBUFAV[2]_to_BLK-TL-PCIE_2_1.TRNTBUFAV2" output="BLK-TL-PCIE_2_1.TRNTBUFAV2"/>
        <direct input="PCIE_2_1.TRNTBUFAV[3]" name="PCIE_2_1.TRNTBUFAV[3]_to_BLK-TL-PCIE_2_1.TRNTBUFAV3" output="BLK-TL-PCIE_2_1.TRNTBUFAV3"/>
        <direct input="PCIE_2_1.TRNTBUFAV[4]" name="PCIE_2_1.TRNTBUFAV[4]_to_BLK-TL-PCIE_2_1.TRNTBUFAV4" output="BLK-TL-PCIE_2_1.TRNTBUFAV4"/>
        <direct input="PCIE_2_1.TRNTBUFAV[5]" name="PCIE_2_1.TRNTBUFAV[5]_to_BLK-TL-PCIE_2_1.TRNTBUFAV5" output="BLK-TL-PCIE_2_1.TRNTBUFAV5"/>
        <direct input="PCIE_2_1.TRNTCFGREQ" name="PCIE_2_1.TRNTCFGREQ_to_BLK-TL-PCIE_2_1.TRNTCFGREQ" output="BLK-TL-PCIE_2_1.TRNTCFGREQ"/>
        <direct input="PCIE_2_1.TRNTDLLPDSTRDY" name="PCIE_2_1.TRNTDLLPDSTRDY_to_BLK-TL-PCIE_2_1.TRNTDLLPDSTRDY" output="BLK-TL-PCIE_2_1.TRNTDLLPDSTRDY"/>
        <direct input="PCIE_2_1.TRNTDSTRDY[0]" name="PCIE_2_1.TRNTDSTRDY[0]_to_BLK-TL-PCIE_2_1.TRNTDSTRDY0" output="BLK-TL-PCIE_2_1.TRNTDSTRDY0"/>
        <direct input="PCIE_2_1.TRNTDSTRDY[1]" name="PCIE_2_1.TRNTDSTRDY[1]_to_BLK-TL-PCIE_2_1.TRNTDSTRDY1" output="BLK-TL-PCIE_2_1.TRNTDSTRDY1"/>
        <direct input="PCIE_2_1.TRNTDSTRDY[2]" name="PCIE_2_1.TRNTDSTRDY[2]_to_BLK-TL-PCIE_2_1.TRNTDSTRDY2" output="BLK-TL-PCIE_2_1.TRNTDSTRDY2"/>
        <direct input="PCIE_2_1.TRNTDSTRDY[3]" name="PCIE_2_1.TRNTDSTRDY[3]_to_BLK-TL-PCIE_2_1.TRNTDSTRDY3" output="BLK-TL-PCIE_2_1.TRNTDSTRDY3"/>
        <direct input="PCIE_2_1.TRNTERRDROP" name="PCIE_2_1.TRNTERRDROP_to_BLK-TL-PCIE_2_1.TRNTERRDROP" output="BLK-TL-PCIE_2_1.TRNTERRDROP"/>
        <direct input="PCIE_2_1.USERRSTN" name="PCIE_2_1.USERRSTN_to_BLK-TL-PCIE_2_1.USERRSTN" output="BLK-TL-PCIE_2_1.USERRSTN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM0" name="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM0_to_PCIE_2_1.CFGAERINTERRUPTMSGNUM[0]" output="PCIE_2_1.CFGAERINTERRUPTMSGNUM[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM1" name="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM1_to_PCIE_2_1.CFGAERINTERRUPTMSGNUM[1]" output="PCIE_2_1.CFGAERINTERRUPTMSGNUM[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM2" name="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM2_to_PCIE_2_1.CFGAERINTERRUPTMSGNUM[2]" output="PCIE_2_1.CFGAERINTERRUPTMSGNUM[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM3" name="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM3_to_PCIE_2_1.CFGAERINTERRUPTMSGNUM[3]" output="PCIE_2_1.CFGAERINTERRUPTMSGNUM[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM4" name="BLK-TL-PCIE_2_1.CFGAERINTERRUPTMSGNUM4_to_PCIE_2_1.CFGAERINTERRUPTMSGNUM[4]" output="PCIE_2_1.CFGAERINTERRUPTMSGNUM[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID0" name="BLK-TL-PCIE_2_1.CFGDEVID0_to_PCIE_2_1.CFGDEVID[0]" output="PCIE_2_1.CFGDEVID[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID10" name="BLK-TL-PCIE_2_1.CFGDEVID10_to_PCIE_2_1.CFGDEVID[10]" output="PCIE_2_1.CFGDEVID[10]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID11" name="BLK-TL-PCIE_2_1.CFGDEVID11_to_PCIE_2_1.CFGDEVID[11]" output="PCIE_2_1.CFGDEVID[11]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID12" name="BLK-TL-PCIE_2_1.CFGDEVID12_to_PCIE_2_1.CFGDEVID[12]" output="PCIE_2_1.CFGDEVID[12]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID13" name="BLK-TL-PCIE_2_1.CFGDEVID13_to_PCIE_2_1.CFGDEVID[13]" output="PCIE_2_1.CFGDEVID[13]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID14" name="BLK-TL-PCIE_2_1.CFGDEVID14_to_PCIE_2_1.CFGDEVID[14]" output="PCIE_2_1.CFGDEVID[14]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID15" name="BLK-TL-PCIE_2_1.CFGDEVID15_to_PCIE_2_1.CFGDEVID[15]" output="PCIE_2_1.CFGDEVID[15]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID1" name="BLK-TL-PCIE_2_1.CFGDEVID1_to_PCIE_2_1.CFGDEVID[1]" output="PCIE_2_1.CFGDEVID[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID2" name="BLK-TL-PCIE_2_1.CFGDEVID2_to_PCIE_2_1.CFGDEVID[2]" output="PCIE_2_1.CFGDEVID[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID3" name="BLK-TL-PCIE_2_1.CFGDEVID3_to_PCIE_2_1.CFGDEVID[3]" output="PCIE_2_1.CFGDEVID[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID4" name="BLK-TL-PCIE_2_1.CFGDEVID4_to_PCIE_2_1.CFGDEVID[4]" output="PCIE_2_1.CFGDEVID[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID5" name="BLK-TL-PCIE_2_1.CFGDEVID5_to_PCIE_2_1.CFGDEVID[5]" output="PCIE_2_1.CFGDEVID[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID6" name="BLK-TL-PCIE_2_1.CFGDEVID6_to_PCIE_2_1.CFGDEVID[6]" output="PCIE_2_1.CFGDEVID[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID7" name="BLK-TL-PCIE_2_1.CFGDEVID7_to_PCIE_2_1.CFGDEVID[7]" output="PCIE_2_1.CFGDEVID[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID8" name="BLK-TL-PCIE_2_1.CFGDEVID8_to_PCIE_2_1.CFGDEVID[8]" output="PCIE_2_1.CFGDEVID[8]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDEVID9" name="BLK-TL-PCIE_2_1.CFGDEVID9_to_PCIE_2_1.CFGDEVID[9]" output="PCIE_2_1.CFGDEVID[9]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER0" name="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER0_to_PCIE_2_1.CFGDSBUSNUMBER[0]" output="PCIE_2_1.CFGDSBUSNUMBER[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER1" name="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER1_to_PCIE_2_1.CFGDSBUSNUMBER[1]" output="PCIE_2_1.CFGDSBUSNUMBER[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER2" name="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER2_to_PCIE_2_1.CFGDSBUSNUMBER[2]" output="PCIE_2_1.CFGDSBUSNUMBER[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER3" name="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER3_to_PCIE_2_1.CFGDSBUSNUMBER[3]" output="PCIE_2_1.CFGDSBUSNUMBER[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER4" name="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER4_to_PCIE_2_1.CFGDSBUSNUMBER[4]" output="PCIE_2_1.CFGDSBUSNUMBER[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER5" name="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER5_to_PCIE_2_1.CFGDSBUSNUMBER[5]" output="PCIE_2_1.CFGDSBUSNUMBER[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER6" name="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER6_to_PCIE_2_1.CFGDSBUSNUMBER[6]" output="PCIE_2_1.CFGDSBUSNUMBER[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER7" name="BLK-TL-PCIE_2_1.CFGDSBUSNUMBER7_to_PCIE_2_1.CFGDSBUSNUMBER[7]" output="PCIE_2_1.CFGDSBUSNUMBER[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER0" name="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER0_to_PCIE_2_1.CFGDSDEVICENUMBER[0]" output="PCIE_2_1.CFGDSDEVICENUMBER[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER1" name="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER1_to_PCIE_2_1.CFGDSDEVICENUMBER[1]" output="PCIE_2_1.CFGDSDEVICENUMBER[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER2" name="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER2_to_PCIE_2_1.CFGDSDEVICENUMBER[2]" output="PCIE_2_1.CFGDSDEVICENUMBER[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER3" name="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER3_to_PCIE_2_1.CFGDSDEVICENUMBER[3]" output="PCIE_2_1.CFGDSDEVICENUMBER[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER4" name="BLK-TL-PCIE_2_1.CFGDSDEVICENUMBER4_to_PCIE_2_1.CFGDSDEVICENUMBER[4]" output="PCIE_2_1.CFGDSDEVICENUMBER[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSFUNCTIONNUMBER0" name="BLK-TL-PCIE_2_1.CFGDSFUNCTIONNUMBER0_to_PCIE_2_1.CFGDSFUNCTIONNUMBER[0]" output="PCIE_2_1.CFGDSFUNCTIONNUMBER[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSFUNCTIONNUMBER1" name="BLK-TL-PCIE_2_1.CFGDSFUNCTIONNUMBER1_to_PCIE_2_1.CFGDSFUNCTIONNUMBER[1]" output="PCIE_2_1.CFGDSFUNCTIONNUMBER[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSFUNCTIONNUMBER2" name="BLK-TL-PCIE_2_1.CFGDSFUNCTIONNUMBER2_to_PCIE_2_1.CFGDSFUNCTIONNUMBER[2]" output="PCIE_2_1.CFGDSFUNCTIONNUMBER[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN0" name="BLK-TL-PCIE_2_1.CFGDSN0_to_PCIE_2_1.CFGDSN[0]" output="PCIE_2_1.CFGDSN[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN10" name="BLK-TL-PCIE_2_1.CFGDSN10_to_PCIE_2_1.CFGDSN[10]" output="PCIE_2_1.CFGDSN[10]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN11" name="BLK-TL-PCIE_2_1.CFGDSN11_to_PCIE_2_1.CFGDSN[11]" output="PCIE_2_1.CFGDSN[11]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN12" name="BLK-TL-PCIE_2_1.CFGDSN12_to_PCIE_2_1.CFGDSN[12]" output="PCIE_2_1.CFGDSN[12]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN13" name="BLK-TL-PCIE_2_1.CFGDSN13_to_PCIE_2_1.CFGDSN[13]" output="PCIE_2_1.CFGDSN[13]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN14" name="BLK-TL-PCIE_2_1.CFGDSN14_to_PCIE_2_1.CFGDSN[14]" output="PCIE_2_1.CFGDSN[14]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN15" name="BLK-TL-PCIE_2_1.CFGDSN15_to_PCIE_2_1.CFGDSN[15]" output="PCIE_2_1.CFGDSN[15]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN16" name="BLK-TL-PCIE_2_1.CFGDSN16_to_PCIE_2_1.CFGDSN[16]" output="PCIE_2_1.CFGDSN[16]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN17" name="BLK-TL-PCIE_2_1.CFGDSN17_to_PCIE_2_1.CFGDSN[17]" output="PCIE_2_1.CFGDSN[17]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN18" name="BLK-TL-PCIE_2_1.CFGDSN18_to_PCIE_2_1.CFGDSN[18]" output="PCIE_2_1.CFGDSN[18]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN19" name="BLK-TL-PCIE_2_1.CFGDSN19_to_PCIE_2_1.CFGDSN[19]" output="PCIE_2_1.CFGDSN[19]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN1" name="BLK-TL-PCIE_2_1.CFGDSN1_to_PCIE_2_1.CFGDSN[1]" output="PCIE_2_1.CFGDSN[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN20" name="BLK-TL-PCIE_2_1.CFGDSN20_to_PCIE_2_1.CFGDSN[20]" output="PCIE_2_1.CFGDSN[20]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN21" name="BLK-TL-PCIE_2_1.CFGDSN21_to_PCIE_2_1.CFGDSN[21]" output="PCIE_2_1.CFGDSN[21]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN22" name="BLK-TL-PCIE_2_1.CFGDSN22_to_PCIE_2_1.CFGDSN[22]" output="PCIE_2_1.CFGDSN[22]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN23" name="BLK-TL-PCIE_2_1.CFGDSN23_to_PCIE_2_1.CFGDSN[23]" output="PCIE_2_1.CFGDSN[23]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN24" name="BLK-TL-PCIE_2_1.CFGDSN24_to_PCIE_2_1.CFGDSN[24]" output="PCIE_2_1.CFGDSN[24]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN25" name="BLK-TL-PCIE_2_1.CFGDSN25_to_PCIE_2_1.CFGDSN[25]" output="PCIE_2_1.CFGDSN[25]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN26" name="BLK-TL-PCIE_2_1.CFGDSN26_to_PCIE_2_1.CFGDSN[26]" output="PCIE_2_1.CFGDSN[26]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN27" name="BLK-TL-PCIE_2_1.CFGDSN27_to_PCIE_2_1.CFGDSN[27]" output="PCIE_2_1.CFGDSN[27]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN28" name="BLK-TL-PCIE_2_1.CFGDSN28_to_PCIE_2_1.CFGDSN[28]" output="PCIE_2_1.CFGDSN[28]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN29" name="BLK-TL-PCIE_2_1.CFGDSN29_to_PCIE_2_1.CFGDSN[29]" output="PCIE_2_1.CFGDSN[29]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN2" name="BLK-TL-PCIE_2_1.CFGDSN2_to_PCIE_2_1.CFGDSN[2]" output="PCIE_2_1.CFGDSN[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN30" name="BLK-TL-PCIE_2_1.CFGDSN30_to_PCIE_2_1.CFGDSN[30]" output="PCIE_2_1.CFGDSN[30]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN31" name="BLK-TL-PCIE_2_1.CFGDSN31_to_PCIE_2_1.CFGDSN[31]" output="PCIE_2_1.CFGDSN[31]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN32" name="BLK-TL-PCIE_2_1.CFGDSN32_to_PCIE_2_1.CFGDSN[32]" output="PCIE_2_1.CFGDSN[32]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN33" name="BLK-TL-PCIE_2_1.CFGDSN33_to_PCIE_2_1.CFGDSN[33]" output="PCIE_2_1.CFGDSN[33]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN34" name="BLK-TL-PCIE_2_1.CFGDSN34_to_PCIE_2_1.CFGDSN[34]" output="PCIE_2_1.CFGDSN[34]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN35" name="BLK-TL-PCIE_2_1.CFGDSN35_to_PCIE_2_1.CFGDSN[35]" output="PCIE_2_1.CFGDSN[35]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN36" name="BLK-TL-PCIE_2_1.CFGDSN36_to_PCIE_2_1.CFGDSN[36]" output="PCIE_2_1.CFGDSN[36]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN37" name="BLK-TL-PCIE_2_1.CFGDSN37_to_PCIE_2_1.CFGDSN[37]" output="PCIE_2_1.CFGDSN[37]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN38" name="BLK-TL-PCIE_2_1.CFGDSN38_to_PCIE_2_1.CFGDSN[38]" output="PCIE_2_1.CFGDSN[38]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN39" name="BLK-TL-PCIE_2_1.CFGDSN39_to_PCIE_2_1.CFGDSN[39]" output="PCIE_2_1.CFGDSN[39]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN3" name="BLK-TL-PCIE_2_1.CFGDSN3_to_PCIE_2_1.CFGDSN[3]" output="PCIE_2_1.CFGDSN[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN40" name="BLK-TL-PCIE_2_1.CFGDSN40_to_PCIE_2_1.CFGDSN[40]" output="PCIE_2_1.CFGDSN[40]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN41" name="BLK-TL-PCIE_2_1.CFGDSN41_to_PCIE_2_1.CFGDSN[41]" output="PCIE_2_1.CFGDSN[41]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN42" name="BLK-TL-PCIE_2_1.CFGDSN42_to_PCIE_2_1.CFGDSN[42]" output="PCIE_2_1.CFGDSN[42]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN43" name="BLK-TL-PCIE_2_1.CFGDSN43_to_PCIE_2_1.CFGDSN[43]" output="PCIE_2_1.CFGDSN[43]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN44" name="BLK-TL-PCIE_2_1.CFGDSN44_to_PCIE_2_1.CFGDSN[44]" output="PCIE_2_1.CFGDSN[44]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN45" name="BLK-TL-PCIE_2_1.CFGDSN45_to_PCIE_2_1.CFGDSN[45]" output="PCIE_2_1.CFGDSN[45]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN46" name="BLK-TL-PCIE_2_1.CFGDSN46_to_PCIE_2_1.CFGDSN[46]" output="PCIE_2_1.CFGDSN[46]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN47" name="BLK-TL-PCIE_2_1.CFGDSN47_to_PCIE_2_1.CFGDSN[47]" output="PCIE_2_1.CFGDSN[47]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN48" name="BLK-TL-PCIE_2_1.CFGDSN48_to_PCIE_2_1.CFGDSN[48]" output="PCIE_2_1.CFGDSN[48]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN49" name="BLK-TL-PCIE_2_1.CFGDSN49_to_PCIE_2_1.CFGDSN[49]" output="PCIE_2_1.CFGDSN[49]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN4" name="BLK-TL-PCIE_2_1.CFGDSN4_to_PCIE_2_1.CFGDSN[4]" output="PCIE_2_1.CFGDSN[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN50" name="BLK-TL-PCIE_2_1.CFGDSN50_to_PCIE_2_1.CFGDSN[50]" output="PCIE_2_1.CFGDSN[50]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN51" name="BLK-TL-PCIE_2_1.CFGDSN51_to_PCIE_2_1.CFGDSN[51]" output="PCIE_2_1.CFGDSN[51]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN52" name="BLK-TL-PCIE_2_1.CFGDSN52_to_PCIE_2_1.CFGDSN[52]" output="PCIE_2_1.CFGDSN[52]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN53" name="BLK-TL-PCIE_2_1.CFGDSN53_to_PCIE_2_1.CFGDSN[53]" output="PCIE_2_1.CFGDSN[53]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN54" name="BLK-TL-PCIE_2_1.CFGDSN54_to_PCIE_2_1.CFGDSN[54]" output="PCIE_2_1.CFGDSN[54]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN55" name="BLK-TL-PCIE_2_1.CFGDSN55_to_PCIE_2_1.CFGDSN[55]" output="PCIE_2_1.CFGDSN[55]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN56" name="BLK-TL-PCIE_2_1.CFGDSN56_to_PCIE_2_1.CFGDSN[56]" output="PCIE_2_1.CFGDSN[56]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN57" name="BLK-TL-PCIE_2_1.CFGDSN57_to_PCIE_2_1.CFGDSN[57]" output="PCIE_2_1.CFGDSN[57]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN58" name="BLK-TL-PCIE_2_1.CFGDSN58_to_PCIE_2_1.CFGDSN[58]" output="PCIE_2_1.CFGDSN[58]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN59" name="BLK-TL-PCIE_2_1.CFGDSN59_to_PCIE_2_1.CFGDSN[59]" output="PCIE_2_1.CFGDSN[59]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN5" name="BLK-TL-PCIE_2_1.CFGDSN5_to_PCIE_2_1.CFGDSN[5]" output="PCIE_2_1.CFGDSN[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN60" name="BLK-TL-PCIE_2_1.CFGDSN60_to_PCIE_2_1.CFGDSN[60]" output="PCIE_2_1.CFGDSN[60]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN61" name="BLK-TL-PCIE_2_1.CFGDSN61_to_PCIE_2_1.CFGDSN[61]" output="PCIE_2_1.CFGDSN[61]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN62" name="BLK-TL-PCIE_2_1.CFGDSN62_to_PCIE_2_1.CFGDSN[62]" output="PCIE_2_1.CFGDSN[62]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN63" name="BLK-TL-PCIE_2_1.CFGDSN63_to_PCIE_2_1.CFGDSN[63]" output="PCIE_2_1.CFGDSN[63]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN6" name="BLK-TL-PCIE_2_1.CFGDSN6_to_PCIE_2_1.CFGDSN[6]" output="PCIE_2_1.CFGDSN[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN7" name="BLK-TL-PCIE_2_1.CFGDSN7_to_PCIE_2_1.CFGDSN[7]" output="PCIE_2_1.CFGDSN[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN8" name="BLK-TL-PCIE_2_1.CFGDSN8_to_PCIE_2_1.CFGDSN[8]" output="PCIE_2_1.CFGDSN[8]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGDSN9" name="BLK-TL-PCIE_2_1.CFGDSN9_to_PCIE_2_1.CFGDSN[9]" output="PCIE_2_1.CFGDSN[9]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRACSN" name="BLK-TL-PCIE_2_1.CFGERRACSN_to_PCIE_2_1.CFGERRACSN" output="PCIE_2_1.CFGERRACSN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG0" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG0_to_PCIE_2_1.CFGERRAERHEADERLOG[0]" output="PCIE_2_1.CFGERRAERHEADERLOG[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG100" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG100_to_PCIE_2_1.CFGERRAERHEADERLOG[100]" output="PCIE_2_1.CFGERRAERHEADERLOG[100]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG101" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG101_to_PCIE_2_1.CFGERRAERHEADERLOG[101]" output="PCIE_2_1.CFGERRAERHEADERLOG[101]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG102" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG102_to_PCIE_2_1.CFGERRAERHEADERLOG[102]" output="PCIE_2_1.CFGERRAERHEADERLOG[102]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG103" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG103_to_PCIE_2_1.CFGERRAERHEADERLOG[103]" output="PCIE_2_1.CFGERRAERHEADERLOG[103]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG104" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG104_to_PCIE_2_1.CFGERRAERHEADERLOG[104]" output="PCIE_2_1.CFGERRAERHEADERLOG[104]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG105" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG105_to_PCIE_2_1.CFGERRAERHEADERLOG[105]" output="PCIE_2_1.CFGERRAERHEADERLOG[105]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG106" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG106_to_PCIE_2_1.CFGERRAERHEADERLOG[106]" output="PCIE_2_1.CFGERRAERHEADERLOG[106]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG107" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG107_to_PCIE_2_1.CFGERRAERHEADERLOG[107]" output="PCIE_2_1.CFGERRAERHEADERLOG[107]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG108" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG108_to_PCIE_2_1.CFGERRAERHEADERLOG[108]" output="PCIE_2_1.CFGERRAERHEADERLOG[108]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG109" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG109_to_PCIE_2_1.CFGERRAERHEADERLOG[109]" output="PCIE_2_1.CFGERRAERHEADERLOG[109]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG10" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG10_to_PCIE_2_1.CFGERRAERHEADERLOG[10]" output="PCIE_2_1.CFGERRAERHEADERLOG[10]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG110" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG110_to_PCIE_2_1.CFGERRAERHEADERLOG[110]" output="PCIE_2_1.CFGERRAERHEADERLOG[110]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG111" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG111_to_PCIE_2_1.CFGERRAERHEADERLOG[111]" output="PCIE_2_1.CFGERRAERHEADERLOG[111]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG112" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG112_to_PCIE_2_1.CFGERRAERHEADERLOG[112]" output="PCIE_2_1.CFGERRAERHEADERLOG[112]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG113" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG113_to_PCIE_2_1.CFGERRAERHEADERLOG[113]" output="PCIE_2_1.CFGERRAERHEADERLOG[113]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG114" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG114_to_PCIE_2_1.CFGERRAERHEADERLOG[114]" output="PCIE_2_1.CFGERRAERHEADERLOG[114]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG115" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG115_to_PCIE_2_1.CFGERRAERHEADERLOG[115]" output="PCIE_2_1.CFGERRAERHEADERLOG[115]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG116" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG116_to_PCIE_2_1.CFGERRAERHEADERLOG[116]" output="PCIE_2_1.CFGERRAERHEADERLOG[116]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG117" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG117_to_PCIE_2_1.CFGERRAERHEADERLOG[117]" output="PCIE_2_1.CFGERRAERHEADERLOG[117]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG118" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG118_to_PCIE_2_1.CFGERRAERHEADERLOG[118]" output="PCIE_2_1.CFGERRAERHEADERLOG[118]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG119" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG119_to_PCIE_2_1.CFGERRAERHEADERLOG[119]" output="PCIE_2_1.CFGERRAERHEADERLOG[119]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG11" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG11_to_PCIE_2_1.CFGERRAERHEADERLOG[11]" output="PCIE_2_1.CFGERRAERHEADERLOG[11]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG120" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG120_to_PCIE_2_1.CFGERRAERHEADERLOG[120]" output="PCIE_2_1.CFGERRAERHEADERLOG[120]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG121" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG121_to_PCIE_2_1.CFGERRAERHEADERLOG[121]" output="PCIE_2_1.CFGERRAERHEADERLOG[121]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG122" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG122_to_PCIE_2_1.CFGERRAERHEADERLOG[122]" output="PCIE_2_1.CFGERRAERHEADERLOG[122]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG123" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG123_to_PCIE_2_1.CFGERRAERHEADERLOG[123]" output="PCIE_2_1.CFGERRAERHEADERLOG[123]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG124" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG124_to_PCIE_2_1.CFGERRAERHEADERLOG[124]" output="PCIE_2_1.CFGERRAERHEADERLOG[124]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG125" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG125_to_PCIE_2_1.CFGERRAERHEADERLOG[125]" output="PCIE_2_1.CFGERRAERHEADERLOG[125]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG126" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG126_to_PCIE_2_1.CFGERRAERHEADERLOG[126]" output="PCIE_2_1.CFGERRAERHEADERLOG[126]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG127" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG127_to_PCIE_2_1.CFGERRAERHEADERLOG[127]" output="PCIE_2_1.CFGERRAERHEADERLOG[127]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG12" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG12_to_PCIE_2_1.CFGERRAERHEADERLOG[12]" output="PCIE_2_1.CFGERRAERHEADERLOG[12]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG13" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG13_to_PCIE_2_1.CFGERRAERHEADERLOG[13]" output="PCIE_2_1.CFGERRAERHEADERLOG[13]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG14" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG14_to_PCIE_2_1.CFGERRAERHEADERLOG[14]" output="PCIE_2_1.CFGERRAERHEADERLOG[14]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG15" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG15_to_PCIE_2_1.CFGERRAERHEADERLOG[15]" output="PCIE_2_1.CFGERRAERHEADERLOG[15]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG16" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG16_to_PCIE_2_1.CFGERRAERHEADERLOG[16]" output="PCIE_2_1.CFGERRAERHEADERLOG[16]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG17" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG17_to_PCIE_2_1.CFGERRAERHEADERLOG[17]" output="PCIE_2_1.CFGERRAERHEADERLOG[17]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG18" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG18_to_PCIE_2_1.CFGERRAERHEADERLOG[18]" output="PCIE_2_1.CFGERRAERHEADERLOG[18]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG19" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG19_to_PCIE_2_1.CFGERRAERHEADERLOG[19]" output="PCIE_2_1.CFGERRAERHEADERLOG[19]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG1" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG1_to_PCIE_2_1.CFGERRAERHEADERLOG[1]" output="PCIE_2_1.CFGERRAERHEADERLOG[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG20" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG20_to_PCIE_2_1.CFGERRAERHEADERLOG[20]" output="PCIE_2_1.CFGERRAERHEADERLOG[20]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG21" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG21_to_PCIE_2_1.CFGERRAERHEADERLOG[21]" output="PCIE_2_1.CFGERRAERHEADERLOG[21]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG22" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG22_to_PCIE_2_1.CFGERRAERHEADERLOG[22]" output="PCIE_2_1.CFGERRAERHEADERLOG[22]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG23" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG23_to_PCIE_2_1.CFGERRAERHEADERLOG[23]" output="PCIE_2_1.CFGERRAERHEADERLOG[23]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG24" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG24_to_PCIE_2_1.CFGERRAERHEADERLOG[24]" output="PCIE_2_1.CFGERRAERHEADERLOG[24]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG25" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG25_to_PCIE_2_1.CFGERRAERHEADERLOG[25]" output="PCIE_2_1.CFGERRAERHEADERLOG[25]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG26" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG26_to_PCIE_2_1.CFGERRAERHEADERLOG[26]" output="PCIE_2_1.CFGERRAERHEADERLOG[26]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG27" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG27_to_PCIE_2_1.CFGERRAERHEADERLOG[27]" output="PCIE_2_1.CFGERRAERHEADERLOG[27]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG28" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG28_to_PCIE_2_1.CFGERRAERHEADERLOG[28]" output="PCIE_2_1.CFGERRAERHEADERLOG[28]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG29" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG29_to_PCIE_2_1.CFGERRAERHEADERLOG[29]" output="PCIE_2_1.CFGERRAERHEADERLOG[29]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG2" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG2_to_PCIE_2_1.CFGERRAERHEADERLOG[2]" output="PCIE_2_1.CFGERRAERHEADERLOG[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG30" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG30_to_PCIE_2_1.CFGERRAERHEADERLOG[30]" output="PCIE_2_1.CFGERRAERHEADERLOG[30]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG31" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG31_to_PCIE_2_1.CFGERRAERHEADERLOG[31]" output="PCIE_2_1.CFGERRAERHEADERLOG[31]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG32" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG32_to_PCIE_2_1.CFGERRAERHEADERLOG[32]" output="PCIE_2_1.CFGERRAERHEADERLOG[32]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG33" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG33_to_PCIE_2_1.CFGERRAERHEADERLOG[33]" output="PCIE_2_1.CFGERRAERHEADERLOG[33]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG34" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG34_to_PCIE_2_1.CFGERRAERHEADERLOG[34]" output="PCIE_2_1.CFGERRAERHEADERLOG[34]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG35" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG35_to_PCIE_2_1.CFGERRAERHEADERLOG[35]" output="PCIE_2_1.CFGERRAERHEADERLOG[35]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG36" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG36_to_PCIE_2_1.CFGERRAERHEADERLOG[36]" output="PCIE_2_1.CFGERRAERHEADERLOG[36]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG37" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG37_to_PCIE_2_1.CFGERRAERHEADERLOG[37]" output="PCIE_2_1.CFGERRAERHEADERLOG[37]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG38" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG38_to_PCIE_2_1.CFGERRAERHEADERLOG[38]" output="PCIE_2_1.CFGERRAERHEADERLOG[38]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG39" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG39_to_PCIE_2_1.CFGERRAERHEADERLOG[39]" output="PCIE_2_1.CFGERRAERHEADERLOG[39]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG3" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG3_to_PCIE_2_1.CFGERRAERHEADERLOG[3]" output="PCIE_2_1.CFGERRAERHEADERLOG[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG40" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG40_to_PCIE_2_1.CFGERRAERHEADERLOG[40]" output="PCIE_2_1.CFGERRAERHEADERLOG[40]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG41" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG41_to_PCIE_2_1.CFGERRAERHEADERLOG[41]" output="PCIE_2_1.CFGERRAERHEADERLOG[41]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG42" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG42_to_PCIE_2_1.CFGERRAERHEADERLOG[42]" output="PCIE_2_1.CFGERRAERHEADERLOG[42]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG43" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG43_to_PCIE_2_1.CFGERRAERHEADERLOG[43]" output="PCIE_2_1.CFGERRAERHEADERLOG[43]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG44" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG44_to_PCIE_2_1.CFGERRAERHEADERLOG[44]" output="PCIE_2_1.CFGERRAERHEADERLOG[44]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG45" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG45_to_PCIE_2_1.CFGERRAERHEADERLOG[45]" output="PCIE_2_1.CFGERRAERHEADERLOG[45]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG46" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG46_to_PCIE_2_1.CFGERRAERHEADERLOG[46]" output="PCIE_2_1.CFGERRAERHEADERLOG[46]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG47" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG47_to_PCIE_2_1.CFGERRAERHEADERLOG[47]" output="PCIE_2_1.CFGERRAERHEADERLOG[47]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG48" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG48_to_PCIE_2_1.CFGERRAERHEADERLOG[48]" output="PCIE_2_1.CFGERRAERHEADERLOG[48]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG49" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG49_to_PCIE_2_1.CFGERRAERHEADERLOG[49]" output="PCIE_2_1.CFGERRAERHEADERLOG[49]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG4" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG4_to_PCIE_2_1.CFGERRAERHEADERLOG[4]" output="PCIE_2_1.CFGERRAERHEADERLOG[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG50" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG50_to_PCIE_2_1.CFGERRAERHEADERLOG[50]" output="PCIE_2_1.CFGERRAERHEADERLOG[50]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG51" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG51_to_PCIE_2_1.CFGERRAERHEADERLOG[51]" output="PCIE_2_1.CFGERRAERHEADERLOG[51]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG52" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG52_to_PCIE_2_1.CFGERRAERHEADERLOG[52]" output="PCIE_2_1.CFGERRAERHEADERLOG[52]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG53" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG53_to_PCIE_2_1.CFGERRAERHEADERLOG[53]" output="PCIE_2_1.CFGERRAERHEADERLOG[53]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG54" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG54_to_PCIE_2_1.CFGERRAERHEADERLOG[54]" output="PCIE_2_1.CFGERRAERHEADERLOG[54]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG55" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG55_to_PCIE_2_1.CFGERRAERHEADERLOG[55]" output="PCIE_2_1.CFGERRAERHEADERLOG[55]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG56" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG56_to_PCIE_2_1.CFGERRAERHEADERLOG[56]" output="PCIE_2_1.CFGERRAERHEADERLOG[56]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG57" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG57_to_PCIE_2_1.CFGERRAERHEADERLOG[57]" output="PCIE_2_1.CFGERRAERHEADERLOG[57]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG58" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG58_to_PCIE_2_1.CFGERRAERHEADERLOG[58]" output="PCIE_2_1.CFGERRAERHEADERLOG[58]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG59" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG59_to_PCIE_2_1.CFGERRAERHEADERLOG[59]" output="PCIE_2_1.CFGERRAERHEADERLOG[59]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG5" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG5_to_PCIE_2_1.CFGERRAERHEADERLOG[5]" output="PCIE_2_1.CFGERRAERHEADERLOG[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG60" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG60_to_PCIE_2_1.CFGERRAERHEADERLOG[60]" output="PCIE_2_1.CFGERRAERHEADERLOG[60]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG61" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG61_to_PCIE_2_1.CFGERRAERHEADERLOG[61]" output="PCIE_2_1.CFGERRAERHEADERLOG[61]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG62" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG62_to_PCIE_2_1.CFGERRAERHEADERLOG[62]" output="PCIE_2_1.CFGERRAERHEADERLOG[62]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG63" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG63_to_PCIE_2_1.CFGERRAERHEADERLOG[63]" output="PCIE_2_1.CFGERRAERHEADERLOG[63]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG64" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG64_to_PCIE_2_1.CFGERRAERHEADERLOG[64]" output="PCIE_2_1.CFGERRAERHEADERLOG[64]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG65" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG65_to_PCIE_2_1.CFGERRAERHEADERLOG[65]" output="PCIE_2_1.CFGERRAERHEADERLOG[65]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG66" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG66_to_PCIE_2_1.CFGERRAERHEADERLOG[66]" output="PCIE_2_1.CFGERRAERHEADERLOG[66]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG67" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG67_to_PCIE_2_1.CFGERRAERHEADERLOG[67]" output="PCIE_2_1.CFGERRAERHEADERLOG[67]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG68" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG68_to_PCIE_2_1.CFGERRAERHEADERLOG[68]" output="PCIE_2_1.CFGERRAERHEADERLOG[68]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG69" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG69_to_PCIE_2_1.CFGERRAERHEADERLOG[69]" output="PCIE_2_1.CFGERRAERHEADERLOG[69]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG6" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG6_to_PCIE_2_1.CFGERRAERHEADERLOG[6]" output="PCIE_2_1.CFGERRAERHEADERLOG[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG70" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG70_to_PCIE_2_1.CFGERRAERHEADERLOG[70]" output="PCIE_2_1.CFGERRAERHEADERLOG[70]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG71" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG71_to_PCIE_2_1.CFGERRAERHEADERLOG[71]" output="PCIE_2_1.CFGERRAERHEADERLOG[71]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG72" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG72_to_PCIE_2_1.CFGERRAERHEADERLOG[72]" output="PCIE_2_1.CFGERRAERHEADERLOG[72]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG73" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG73_to_PCIE_2_1.CFGERRAERHEADERLOG[73]" output="PCIE_2_1.CFGERRAERHEADERLOG[73]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG74" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG74_to_PCIE_2_1.CFGERRAERHEADERLOG[74]" output="PCIE_2_1.CFGERRAERHEADERLOG[74]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG75" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG75_to_PCIE_2_1.CFGERRAERHEADERLOG[75]" output="PCIE_2_1.CFGERRAERHEADERLOG[75]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG76" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG76_to_PCIE_2_1.CFGERRAERHEADERLOG[76]" output="PCIE_2_1.CFGERRAERHEADERLOG[76]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG77" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG77_to_PCIE_2_1.CFGERRAERHEADERLOG[77]" output="PCIE_2_1.CFGERRAERHEADERLOG[77]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG78" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG78_to_PCIE_2_1.CFGERRAERHEADERLOG[78]" output="PCIE_2_1.CFGERRAERHEADERLOG[78]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG79" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG79_to_PCIE_2_1.CFGERRAERHEADERLOG[79]" output="PCIE_2_1.CFGERRAERHEADERLOG[79]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG7" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG7_to_PCIE_2_1.CFGERRAERHEADERLOG[7]" output="PCIE_2_1.CFGERRAERHEADERLOG[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG80" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG80_to_PCIE_2_1.CFGERRAERHEADERLOG[80]" output="PCIE_2_1.CFGERRAERHEADERLOG[80]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG81" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG81_to_PCIE_2_1.CFGERRAERHEADERLOG[81]" output="PCIE_2_1.CFGERRAERHEADERLOG[81]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG82" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG82_to_PCIE_2_1.CFGERRAERHEADERLOG[82]" output="PCIE_2_1.CFGERRAERHEADERLOG[82]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG83" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG83_to_PCIE_2_1.CFGERRAERHEADERLOG[83]" output="PCIE_2_1.CFGERRAERHEADERLOG[83]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG84" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG84_to_PCIE_2_1.CFGERRAERHEADERLOG[84]" output="PCIE_2_1.CFGERRAERHEADERLOG[84]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG85" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG85_to_PCIE_2_1.CFGERRAERHEADERLOG[85]" output="PCIE_2_1.CFGERRAERHEADERLOG[85]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG86" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG86_to_PCIE_2_1.CFGERRAERHEADERLOG[86]" output="PCIE_2_1.CFGERRAERHEADERLOG[86]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG87" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG87_to_PCIE_2_1.CFGERRAERHEADERLOG[87]" output="PCIE_2_1.CFGERRAERHEADERLOG[87]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG88" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG88_to_PCIE_2_1.CFGERRAERHEADERLOG[88]" output="PCIE_2_1.CFGERRAERHEADERLOG[88]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG89" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG89_to_PCIE_2_1.CFGERRAERHEADERLOG[89]" output="PCIE_2_1.CFGERRAERHEADERLOG[89]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG8" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG8_to_PCIE_2_1.CFGERRAERHEADERLOG[8]" output="PCIE_2_1.CFGERRAERHEADERLOG[8]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG90" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG90_to_PCIE_2_1.CFGERRAERHEADERLOG[90]" output="PCIE_2_1.CFGERRAERHEADERLOG[90]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG91" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG91_to_PCIE_2_1.CFGERRAERHEADERLOG[91]" output="PCIE_2_1.CFGERRAERHEADERLOG[91]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG92" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG92_to_PCIE_2_1.CFGERRAERHEADERLOG[92]" output="PCIE_2_1.CFGERRAERHEADERLOG[92]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG93" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG93_to_PCIE_2_1.CFGERRAERHEADERLOG[93]" output="PCIE_2_1.CFGERRAERHEADERLOG[93]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG94" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG94_to_PCIE_2_1.CFGERRAERHEADERLOG[94]" output="PCIE_2_1.CFGERRAERHEADERLOG[94]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG95" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG95_to_PCIE_2_1.CFGERRAERHEADERLOG[95]" output="PCIE_2_1.CFGERRAERHEADERLOG[95]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG96" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG96_to_PCIE_2_1.CFGERRAERHEADERLOG[96]" output="PCIE_2_1.CFGERRAERHEADERLOG[96]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG97" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG97_to_PCIE_2_1.CFGERRAERHEADERLOG[97]" output="PCIE_2_1.CFGERRAERHEADERLOG[97]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG98" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG98_to_PCIE_2_1.CFGERRAERHEADERLOG[98]" output="PCIE_2_1.CFGERRAERHEADERLOG[98]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG99" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG99_to_PCIE_2_1.CFGERRAERHEADERLOG[99]" output="PCIE_2_1.CFGERRAERHEADERLOG[99]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG9" name="BLK-TL-PCIE_2_1.CFGERRAERHEADERLOG9_to_PCIE_2_1.CFGERRAERHEADERLOG[9]" output="PCIE_2_1.CFGERRAERHEADERLOG[9]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRATOMICEGRESSBLOCKEDN" name="BLK-TL-PCIE_2_1.CFGERRATOMICEGRESSBLOCKEDN_to_PCIE_2_1.CFGERRATOMICEGRESSBLOCKEDN" output="PCIE_2_1.CFGERRATOMICEGRESSBLOCKEDN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRCORN" name="BLK-TL-PCIE_2_1.CFGERRCORN_to_PCIE_2_1.CFGERRCORN" output="PCIE_2_1.CFGERRCORN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRCPLABORTN" name="BLK-TL-PCIE_2_1.CFGERRCPLABORTN_to_PCIE_2_1.CFGERRCPLABORTN" output="PCIE_2_1.CFGERRCPLABORTN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRCPLTIMEOUTN" name="BLK-TL-PCIE_2_1.CFGERRCPLTIMEOUTN_to_PCIE_2_1.CFGERRCPLTIMEOUTN" output="PCIE_2_1.CFGERRCPLTIMEOUTN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRCPLUNEXPECTN" name="BLK-TL-PCIE_2_1.CFGERRCPLUNEXPECTN_to_PCIE_2_1.CFGERRCPLUNEXPECTN" output="PCIE_2_1.CFGERRCPLUNEXPECTN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRECRCN" name="BLK-TL-PCIE_2_1.CFGERRECRCN_to_PCIE_2_1.CFGERRECRCN" output="PCIE_2_1.CFGERRECRCN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRINTERNALCORN" name="BLK-TL-PCIE_2_1.CFGERRINTERNALCORN_to_PCIE_2_1.CFGERRINTERNALCORN" output="PCIE_2_1.CFGERRINTERNALCORN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRINTERNALUNCORN" name="BLK-TL-PCIE_2_1.CFGERRINTERNALUNCORN_to_PCIE_2_1.CFGERRINTERNALUNCORN" output="PCIE_2_1.CFGERRINTERNALUNCORN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRLOCKEDN" name="BLK-TL-PCIE_2_1.CFGERRLOCKEDN_to_PCIE_2_1.CFGERRLOCKEDN" output="PCIE_2_1.CFGERRLOCKEDN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRMALFORMEDN" name="BLK-TL-PCIE_2_1.CFGERRMALFORMEDN_to_PCIE_2_1.CFGERRMALFORMEDN" output="PCIE_2_1.CFGERRMALFORMEDN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRMCBLOCKEDN" name="BLK-TL-PCIE_2_1.CFGERRMCBLOCKEDN_to_PCIE_2_1.CFGERRMCBLOCKEDN" output="PCIE_2_1.CFGERRMCBLOCKEDN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRNORECOVERYN" name="BLK-TL-PCIE_2_1.CFGERRNORECOVERYN_to_PCIE_2_1.CFGERRNORECOVERYN" output="PCIE_2_1.CFGERRNORECOVERYN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRPOISONEDN" name="BLK-TL-PCIE_2_1.CFGERRPOISONEDN_to_PCIE_2_1.CFGERRPOISONEDN" output="PCIE_2_1.CFGERRPOISONEDN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRPOSTEDN" name="BLK-TL-PCIE_2_1.CFGERRPOSTEDN_to_PCIE_2_1.CFGERRPOSTEDN" output="PCIE_2_1.CFGERRPOSTEDN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER0" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER0_to_PCIE_2_1.CFGERRTLPCPLHEADER[0]" output="PCIE_2_1.CFGERRTLPCPLHEADER[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER10" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER10_to_PCIE_2_1.CFGERRTLPCPLHEADER[10]" output="PCIE_2_1.CFGERRTLPCPLHEADER[10]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER11" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER11_to_PCIE_2_1.CFGERRTLPCPLHEADER[11]" output="PCIE_2_1.CFGERRTLPCPLHEADER[11]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER12" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER12_to_PCIE_2_1.CFGERRTLPCPLHEADER[12]" output="PCIE_2_1.CFGERRTLPCPLHEADER[12]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER13" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER13_to_PCIE_2_1.CFGERRTLPCPLHEADER[13]" output="PCIE_2_1.CFGERRTLPCPLHEADER[13]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER14" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER14_to_PCIE_2_1.CFGERRTLPCPLHEADER[14]" output="PCIE_2_1.CFGERRTLPCPLHEADER[14]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER15" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER15_to_PCIE_2_1.CFGERRTLPCPLHEADER[15]" output="PCIE_2_1.CFGERRTLPCPLHEADER[15]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER16" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER16_to_PCIE_2_1.CFGERRTLPCPLHEADER[16]" output="PCIE_2_1.CFGERRTLPCPLHEADER[16]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER17" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER17_to_PCIE_2_1.CFGERRTLPCPLHEADER[17]" output="PCIE_2_1.CFGERRTLPCPLHEADER[17]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER18" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER18_to_PCIE_2_1.CFGERRTLPCPLHEADER[18]" output="PCIE_2_1.CFGERRTLPCPLHEADER[18]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER19" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER19_to_PCIE_2_1.CFGERRTLPCPLHEADER[19]" output="PCIE_2_1.CFGERRTLPCPLHEADER[19]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER1" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER1_to_PCIE_2_1.CFGERRTLPCPLHEADER[1]" output="PCIE_2_1.CFGERRTLPCPLHEADER[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER20" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER20_to_PCIE_2_1.CFGERRTLPCPLHEADER[20]" output="PCIE_2_1.CFGERRTLPCPLHEADER[20]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER21" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER21_to_PCIE_2_1.CFGERRTLPCPLHEADER[21]" output="PCIE_2_1.CFGERRTLPCPLHEADER[21]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER22" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER22_to_PCIE_2_1.CFGERRTLPCPLHEADER[22]" output="PCIE_2_1.CFGERRTLPCPLHEADER[22]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER23" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER23_to_PCIE_2_1.CFGERRTLPCPLHEADER[23]" output="PCIE_2_1.CFGERRTLPCPLHEADER[23]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER24" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER24_to_PCIE_2_1.CFGERRTLPCPLHEADER[24]" output="PCIE_2_1.CFGERRTLPCPLHEADER[24]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER25" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER25_to_PCIE_2_1.CFGERRTLPCPLHEADER[25]" output="PCIE_2_1.CFGERRTLPCPLHEADER[25]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER26" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER26_to_PCIE_2_1.CFGERRTLPCPLHEADER[26]" output="PCIE_2_1.CFGERRTLPCPLHEADER[26]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER27" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER27_to_PCIE_2_1.CFGERRTLPCPLHEADER[27]" output="PCIE_2_1.CFGERRTLPCPLHEADER[27]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER28" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER28_to_PCIE_2_1.CFGERRTLPCPLHEADER[28]" output="PCIE_2_1.CFGERRTLPCPLHEADER[28]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER29" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER29_to_PCIE_2_1.CFGERRTLPCPLHEADER[29]" output="PCIE_2_1.CFGERRTLPCPLHEADER[29]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER2" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER2_to_PCIE_2_1.CFGERRTLPCPLHEADER[2]" output="PCIE_2_1.CFGERRTLPCPLHEADER[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER30" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER30_to_PCIE_2_1.CFGERRTLPCPLHEADER[30]" output="PCIE_2_1.CFGERRTLPCPLHEADER[30]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER31" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER31_to_PCIE_2_1.CFGERRTLPCPLHEADER[31]" output="PCIE_2_1.CFGERRTLPCPLHEADER[31]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER32" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER32_to_PCIE_2_1.CFGERRTLPCPLHEADER[32]" output="PCIE_2_1.CFGERRTLPCPLHEADER[32]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER33" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER33_to_PCIE_2_1.CFGERRTLPCPLHEADER[33]" output="PCIE_2_1.CFGERRTLPCPLHEADER[33]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER34" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER34_to_PCIE_2_1.CFGERRTLPCPLHEADER[34]" output="PCIE_2_1.CFGERRTLPCPLHEADER[34]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER35" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER35_to_PCIE_2_1.CFGERRTLPCPLHEADER[35]" output="PCIE_2_1.CFGERRTLPCPLHEADER[35]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER36" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER36_to_PCIE_2_1.CFGERRTLPCPLHEADER[36]" output="PCIE_2_1.CFGERRTLPCPLHEADER[36]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER37" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER37_to_PCIE_2_1.CFGERRTLPCPLHEADER[37]" output="PCIE_2_1.CFGERRTLPCPLHEADER[37]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER38" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER38_to_PCIE_2_1.CFGERRTLPCPLHEADER[38]" output="PCIE_2_1.CFGERRTLPCPLHEADER[38]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER39" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER39_to_PCIE_2_1.CFGERRTLPCPLHEADER[39]" output="PCIE_2_1.CFGERRTLPCPLHEADER[39]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER3" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER3_to_PCIE_2_1.CFGERRTLPCPLHEADER[3]" output="PCIE_2_1.CFGERRTLPCPLHEADER[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER40" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER40_to_PCIE_2_1.CFGERRTLPCPLHEADER[40]" output="PCIE_2_1.CFGERRTLPCPLHEADER[40]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER41" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER41_to_PCIE_2_1.CFGERRTLPCPLHEADER[41]" output="PCIE_2_1.CFGERRTLPCPLHEADER[41]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER42" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER42_to_PCIE_2_1.CFGERRTLPCPLHEADER[42]" output="PCIE_2_1.CFGERRTLPCPLHEADER[42]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER43" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER43_to_PCIE_2_1.CFGERRTLPCPLHEADER[43]" output="PCIE_2_1.CFGERRTLPCPLHEADER[43]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER44" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER44_to_PCIE_2_1.CFGERRTLPCPLHEADER[44]" output="PCIE_2_1.CFGERRTLPCPLHEADER[44]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER45" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER45_to_PCIE_2_1.CFGERRTLPCPLHEADER[45]" output="PCIE_2_1.CFGERRTLPCPLHEADER[45]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER46" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER46_to_PCIE_2_1.CFGERRTLPCPLHEADER[46]" output="PCIE_2_1.CFGERRTLPCPLHEADER[46]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER47" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER47_to_PCIE_2_1.CFGERRTLPCPLHEADER[47]" output="PCIE_2_1.CFGERRTLPCPLHEADER[47]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER4" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER4_to_PCIE_2_1.CFGERRTLPCPLHEADER[4]" output="PCIE_2_1.CFGERRTLPCPLHEADER[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER5" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER5_to_PCIE_2_1.CFGERRTLPCPLHEADER[5]" output="PCIE_2_1.CFGERRTLPCPLHEADER[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER6" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER6_to_PCIE_2_1.CFGERRTLPCPLHEADER[6]" output="PCIE_2_1.CFGERRTLPCPLHEADER[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER7" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER7_to_PCIE_2_1.CFGERRTLPCPLHEADER[7]" output="PCIE_2_1.CFGERRTLPCPLHEADER[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER8" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER8_to_PCIE_2_1.CFGERRTLPCPLHEADER[8]" output="PCIE_2_1.CFGERRTLPCPLHEADER[8]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER9" name="BLK-TL-PCIE_2_1.CFGERRTLPCPLHEADER9_to_PCIE_2_1.CFGERRTLPCPLHEADER[9]" output="PCIE_2_1.CFGERRTLPCPLHEADER[9]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGERRURN" name="BLK-TL-PCIE_2_1.CFGERRURN_to_PCIE_2_1.CFGERRURN" output="PCIE_2_1.CFGERRURN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGFORCECOMMONCLOCKOFF" name="BLK-TL-PCIE_2_1.CFGFORCECOMMONCLOCKOFF_to_PCIE_2_1.CFGFORCECOMMONCLOCKOFF" output="PCIE_2_1.CFGFORCECOMMONCLOCKOFF"/>
        <direct input="BLK-TL-PCIE_2_1.CFGFORCEEXTENDEDSYNCON" name="BLK-TL-PCIE_2_1.CFGFORCEEXTENDEDSYNCON_to_PCIE_2_1.CFGFORCEEXTENDEDSYNCON" output="PCIE_2_1.CFGFORCEEXTENDEDSYNCON"/>
        <direct input="BLK-TL-PCIE_2_1.CFGFORCEMPS0" name="BLK-TL-PCIE_2_1.CFGFORCEMPS0_to_PCIE_2_1.CFGFORCEMPS[0]" output="PCIE_2_1.CFGFORCEMPS[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGFORCEMPS1" name="BLK-TL-PCIE_2_1.CFGFORCEMPS1_to_PCIE_2_1.CFGFORCEMPS[1]" output="PCIE_2_1.CFGFORCEMPS[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGFORCEMPS2" name="BLK-TL-PCIE_2_1.CFGFORCEMPS2_to_PCIE_2_1.CFGFORCEMPS[2]" output="PCIE_2_1.CFGFORCEMPS[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGINTERRUPTASSERTN" name="BLK-TL-PCIE_2_1.CFGINTERRUPTASSERTN_to_PCIE_2_1.CFGINTERRUPTASSERTN" output="PCIE_2_1.CFGINTERRUPTASSERTN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGINTERRUPTDI0" name="BLK-TL-PCIE_2_1.CFGINTERRUPTDI0_to_PCIE_2_1.CFGINTERRUPTDI[0]" output="PCIE_2_1.CFGINTERRUPTDI[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGINTERRUPTDI1" name="BLK-TL-PCIE_2_1.CFGINTERRUPTDI1_to_PCIE_2_1.CFGINTERRUPTDI[1]" output="PCIE_2_1.CFGINTERRUPTDI[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGINTERRUPTDI2" name="BLK-TL-PCIE_2_1.CFGINTERRUPTDI2_to_PCIE_2_1.CFGINTERRUPTDI[2]" output="PCIE_2_1.CFGINTERRUPTDI[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGINTERRUPTDI3" name="BLK-TL-PCIE_2_1.CFGINTERRUPTDI3_to_PCIE_2_1.CFGINTERRUPTDI[3]" output="PCIE_2_1.CFGINTERRUPTDI[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGINTERRUPTDI4" name="BLK-TL-PCIE_2_1.CFGINTERRUPTDI4_to_PCIE_2_1.CFGINTERRUPTDI[4]" output="PCIE_2_1.CFGINTERRUPTDI[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGINTERRUPTDI5" name="BLK-TL-PCIE_2_1.CFGINTERRUPTDI5_to_PCIE_2_1.CFGINTERRUPTDI[5]" output="PCIE_2_1.CFGINTERRUPTDI[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGINTERRUPTDI6" name="BLK-TL-PCIE_2_1.CFGINTERRUPTDI6_to_PCIE_2_1.CFGINTERRUPTDI[6]" output="PCIE_2_1.CFGINTERRUPTDI[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGINTERRUPTDI7" name="BLK-TL-PCIE_2_1.CFGINTERRUPTDI7_to_PCIE_2_1.CFGINTERRUPTDI[7]" output="PCIE_2_1.CFGINTERRUPTDI[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGINTERRUPTN" name="BLK-TL-PCIE_2_1.CFGINTERRUPTN_to_PCIE_2_1.CFGINTERRUPTN" output="PCIE_2_1.CFGINTERRUPTN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGINTERRUPTSTATN" name="BLK-TL-PCIE_2_1.CFGINTERRUPTSTATN_to_PCIE_2_1.CFGINTERRUPTSTATN" output="PCIE_2_1.CFGINTERRUPTSTATN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN0" name="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN0_to_PCIE_2_1.CFGMGMTBYTEENN[0]" output="PCIE_2_1.CFGMGMTBYTEENN[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN1" name="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN1_to_PCIE_2_1.CFGMGMTBYTEENN[1]" output="PCIE_2_1.CFGMGMTBYTEENN[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN2" name="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN2_to_PCIE_2_1.CFGMGMTBYTEENN[2]" output="PCIE_2_1.CFGMGMTBYTEENN[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN3" name="BLK-TL-PCIE_2_1.CFGMGMTBYTEENN3_to_PCIE_2_1.CFGMGMTBYTEENN[3]" output="PCIE_2_1.CFGMGMTBYTEENN[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI0" name="BLK-TL-PCIE_2_1.CFGMGMTDI0_to_PCIE_2_1.CFGMGMTDI[0]" output="PCIE_2_1.CFGMGMTDI[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI10" name="BLK-TL-PCIE_2_1.CFGMGMTDI10_to_PCIE_2_1.CFGMGMTDI[10]" output="PCIE_2_1.CFGMGMTDI[10]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI11" name="BLK-TL-PCIE_2_1.CFGMGMTDI11_to_PCIE_2_1.CFGMGMTDI[11]" output="PCIE_2_1.CFGMGMTDI[11]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI12" name="BLK-TL-PCIE_2_1.CFGMGMTDI12_to_PCIE_2_1.CFGMGMTDI[12]" output="PCIE_2_1.CFGMGMTDI[12]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI13" name="BLK-TL-PCIE_2_1.CFGMGMTDI13_to_PCIE_2_1.CFGMGMTDI[13]" output="PCIE_2_1.CFGMGMTDI[13]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI14" name="BLK-TL-PCIE_2_1.CFGMGMTDI14_to_PCIE_2_1.CFGMGMTDI[14]" output="PCIE_2_1.CFGMGMTDI[14]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI15" name="BLK-TL-PCIE_2_1.CFGMGMTDI15_to_PCIE_2_1.CFGMGMTDI[15]" output="PCIE_2_1.CFGMGMTDI[15]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI16" name="BLK-TL-PCIE_2_1.CFGMGMTDI16_to_PCIE_2_1.CFGMGMTDI[16]" output="PCIE_2_1.CFGMGMTDI[16]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI17" name="BLK-TL-PCIE_2_1.CFGMGMTDI17_to_PCIE_2_1.CFGMGMTDI[17]" output="PCIE_2_1.CFGMGMTDI[17]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI18" name="BLK-TL-PCIE_2_1.CFGMGMTDI18_to_PCIE_2_1.CFGMGMTDI[18]" output="PCIE_2_1.CFGMGMTDI[18]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI19" name="BLK-TL-PCIE_2_1.CFGMGMTDI19_to_PCIE_2_1.CFGMGMTDI[19]" output="PCIE_2_1.CFGMGMTDI[19]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI1" name="BLK-TL-PCIE_2_1.CFGMGMTDI1_to_PCIE_2_1.CFGMGMTDI[1]" output="PCIE_2_1.CFGMGMTDI[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI20" name="BLK-TL-PCIE_2_1.CFGMGMTDI20_to_PCIE_2_1.CFGMGMTDI[20]" output="PCIE_2_1.CFGMGMTDI[20]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI21" name="BLK-TL-PCIE_2_1.CFGMGMTDI21_to_PCIE_2_1.CFGMGMTDI[21]" output="PCIE_2_1.CFGMGMTDI[21]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI22" name="BLK-TL-PCIE_2_1.CFGMGMTDI22_to_PCIE_2_1.CFGMGMTDI[22]" output="PCIE_2_1.CFGMGMTDI[22]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI23" name="BLK-TL-PCIE_2_1.CFGMGMTDI23_to_PCIE_2_1.CFGMGMTDI[23]" output="PCIE_2_1.CFGMGMTDI[23]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI24" name="BLK-TL-PCIE_2_1.CFGMGMTDI24_to_PCIE_2_1.CFGMGMTDI[24]" output="PCIE_2_1.CFGMGMTDI[24]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI25" name="BLK-TL-PCIE_2_1.CFGMGMTDI25_to_PCIE_2_1.CFGMGMTDI[25]" output="PCIE_2_1.CFGMGMTDI[25]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI26" name="BLK-TL-PCIE_2_1.CFGMGMTDI26_to_PCIE_2_1.CFGMGMTDI[26]" output="PCIE_2_1.CFGMGMTDI[26]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI27" name="BLK-TL-PCIE_2_1.CFGMGMTDI27_to_PCIE_2_1.CFGMGMTDI[27]" output="PCIE_2_1.CFGMGMTDI[27]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI28" name="BLK-TL-PCIE_2_1.CFGMGMTDI28_to_PCIE_2_1.CFGMGMTDI[28]" output="PCIE_2_1.CFGMGMTDI[28]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI29" name="BLK-TL-PCIE_2_1.CFGMGMTDI29_to_PCIE_2_1.CFGMGMTDI[29]" output="PCIE_2_1.CFGMGMTDI[29]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI2" name="BLK-TL-PCIE_2_1.CFGMGMTDI2_to_PCIE_2_1.CFGMGMTDI[2]" output="PCIE_2_1.CFGMGMTDI[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI30" name="BLK-TL-PCIE_2_1.CFGMGMTDI30_to_PCIE_2_1.CFGMGMTDI[30]" output="PCIE_2_1.CFGMGMTDI[30]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI31" name="BLK-TL-PCIE_2_1.CFGMGMTDI31_to_PCIE_2_1.CFGMGMTDI[31]" output="PCIE_2_1.CFGMGMTDI[31]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI3" name="BLK-TL-PCIE_2_1.CFGMGMTDI3_to_PCIE_2_1.CFGMGMTDI[3]" output="PCIE_2_1.CFGMGMTDI[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI4" name="BLK-TL-PCIE_2_1.CFGMGMTDI4_to_PCIE_2_1.CFGMGMTDI[4]" output="PCIE_2_1.CFGMGMTDI[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI5" name="BLK-TL-PCIE_2_1.CFGMGMTDI5_to_PCIE_2_1.CFGMGMTDI[5]" output="PCIE_2_1.CFGMGMTDI[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI6" name="BLK-TL-PCIE_2_1.CFGMGMTDI6_to_PCIE_2_1.CFGMGMTDI[6]" output="PCIE_2_1.CFGMGMTDI[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI7" name="BLK-TL-PCIE_2_1.CFGMGMTDI7_to_PCIE_2_1.CFGMGMTDI[7]" output="PCIE_2_1.CFGMGMTDI[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI8" name="BLK-TL-PCIE_2_1.CFGMGMTDI8_to_PCIE_2_1.CFGMGMTDI[8]" output="PCIE_2_1.CFGMGMTDI[8]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDI9" name="BLK-TL-PCIE_2_1.CFGMGMTDI9_to_PCIE_2_1.CFGMGMTDI[9]" output="PCIE_2_1.CFGMGMTDI[9]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDWADDR0" name="BLK-TL-PCIE_2_1.CFGMGMTDWADDR0_to_PCIE_2_1.CFGMGMTDWADDR[0]" output="PCIE_2_1.CFGMGMTDWADDR[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDWADDR1" name="BLK-TL-PCIE_2_1.CFGMGMTDWADDR1_to_PCIE_2_1.CFGMGMTDWADDR[1]" output="PCIE_2_1.CFGMGMTDWADDR[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDWADDR2" name="BLK-TL-PCIE_2_1.CFGMGMTDWADDR2_to_PCIE_2_1.CFGMGMTDWADDR[2]" output="PCIE_2_1.CFGMGMTDWADDR[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDWADDR3" name="BLK-TL-PCIE_2_1.CFGMGMTDWADDR3_to_PCIE_2_1.CFGMGMTDWADDR[3]" output="PCIE_2_1.CFGMGMTDWADDR[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDWADDR4" name="BLK-TL-PCIE_2_1.CFGMGMTDWADDR4_to_PCIE_2_1.CFGMGMTDWADDR[4]" output="PCIE_2_1.CFGMGMTDWADDR[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDWADDR5" name="BLK-TL-PCIE_2_1.CFGMGMTDWADDR5_to_PCIE_2_1.CFGMGMTDWADDR[5]" output="PCIE_2_1.CFGMGMTDWADDR[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDWADDR6" name="BLK-TL-PCIE_2_1.CFGMGMTDWADDR6_to_PCIE_2_1.CFGMGMTDWADDR[6]" output="PCIE_2_1.CFGMGMTDWADDR[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDWADDR7" name="BLK-TL-PCIE_2_1.CFGMGMTDWADDR7_to_PCIE_2_1.CFGMGMTDWADDR[7]" output="PCIE_2_1.CFGMGMTDWADDR[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDWADDR8" name="BLK-TL-PCIE_2_1.CFGMGMTDWADDR8_to_PCIE_2_1.CFGMGMTDWADDR[8]" output="PCIE_2_1.CFGMGMTDWADDR[8]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTDWADDR9" name="BLK-TL-PCIE_2_1.CFGMGMTDWADDR9_to_PCIE_2_1.CFGMGMTDWADDR[9]" output="PCIE_2_1.CFGMGMTDWADDR[9]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTRDENN" name="BLK-TL-PCIE_2_1.CFGMGMTRDENN_to_PCIE_2_1.CFGMGMTRDENN" output="PCIE_2_1.CFGMGMTRDENN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTWRENN" name="BLK-TL-PCIE_2_1.CFGMGMTWRENN_to_PCIE_2_1.CFGMGMTWRENN" output="PCIE_2_1.CFGMGMTWRENN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTWRREADONLYN" name="BLK-TL-PCIE_2_1.CFGMGMTWRREADONLYN_to_PCIE_2_1.CFGMGMTWRREADONLYN" output="PCIE_2_1.CFGMGMTWRREADONLYN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGMGMTWRRW1CASRWN" name="BLK-TL-PCIE_2_1.CFGMGMTWRRW1CASRWN_to_PCIE_2_1.CFGMGMTWRRW1CASRWN" output="PCIE_2_1.CFGMGMTWRRW1CASRWN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM0" name="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM0_to_PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM[0]" output="PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM1" name="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM1_to_PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM[1]" output="PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM2" name="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM2_to_PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM[2]" output="PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM3" name="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM3_to_PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM[3]" output="PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM4" name="BLK-TL-PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM4_to_PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM[4]" output="PCIE_2_1.CFGPCIECAPINTERRUPTMSGNUM[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPMFORCESTATEENN" name="BLK-TL-PCIE_2_1.CFGPMFORCESTATEENN_to_PCIE_2_1.CFGPMFORCESTATEENN" output="PCIE_2_1.CFGPMFORCESTATEENN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPMFORCESTATE0" name="BLK-TL-PCIE_2_1.CFGPMFORCESTATE0_to_PCIE_2_1.CFGPMFORCESTATE[0]" output="PCIE_2_1.CFGPMFORCESTATE[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPMFORCESTATE1" name="BLK-TL-PCIE_2_1.CFGPMFORCESTATE1_to_PCIE_2_1.CFGPMFORCESTATE[1]" output="PCIE_2_1.CFGPMFORCESTATE[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPMHALTASPML0SN" name="BLK-TL-PCIE_2_1.CFGPMHALTASPML0SN_to_PCIE_2_1.CFGPMHALTASPML0SN" output="PCIE_2_1.CFGPMHALTASPML0SN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPMHALTASPML1N" name="BLK-TL-PCIE_2_1.CFGPMHALTASPML1N_to_PCIE_2_1.CFGPMHALTASPML1N" output="PCIE_2_1.CFGPMHALTASPML1N"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPMSENDPMETON" name="BLK-TL-PCIE_2_1.CFGPMSENDPMETON_to_PCIE_2_1.CFGPMSENDPMETON" output="PCIE_2_1.CFGPMSENDPMETON"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPMTURNOFFOKN" name="BLK-TL-PCIE_2_1.CFGPMTURNOFFOKN_to_PCIE_2_1.CFGPMTURNOFFOKN" output="PCIE_2_1.CFGPMTURNOFFOKN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPMWAKEN" name="BLK-TL-PCIE_2_1.CFGPMWAKEN_to_PCIE_2_1.CFGPMWAKEN" output="PCIE_2_1.CFGPMWAKEN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPORTNUMBER0" name="BLK-TL-PCIE_2_1.CFGPORTNUMBER0_to_PCIE_2_1.CFGPORTNUMBER[0]" output="PCIE_2_1.CFGPORTNUMBER[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPORTNUMBER1" name="BLK-TL-PCIE_2_1.CFGPORTNUMBER1_to_PCIE_2_1.CFGPORTNUMBER[1]" output="PCIE_2_1.CFGPORTNUMBER[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPORTNUMBER2" name="BLK-TL-PCIE_2_1.CFGPORTNUMBER2_to_PCIE_2_1.CFGPORTNUMBER[2]" output="PCIE_2_1.CFGPORTNUMBER[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPORTNUMBER3" name="BLK-TL-PCIE_2_1.CFGPORTNUMBER3_to_PCIE_2_1.CFGPORTNUMBER[3]" output="PCIE_2_1.CFGPORTNUMBER[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPORTNUMBER4" name="BLK-TL-PCIE_2_1.CFGPORTNUMBER4_to_PCIE_2_1.CFGPORTNUMBER[4]" output="PCIE_2_1.CFGPORTNUMBER[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPORTNUMBER5" name="BLK-TL-PCIE_2_1.CFGPORTNUMBER5_to_PCIE_2_1.CFGPORTNUMBER[5]" output="PCIE_2_1.CFGPORTNUMBER[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPORTNUMBER6" name="BLK-TL-PCIE_2_1.CFGPORTNUMBER6_to_PCIE_2_1.CFGPORTNUMBER[6]" output="PCIE_2_1.CFGPORTNUMBER[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGPORTNUMBER7" name="BLK-TL-PCIE_2_1.CFGPORTNUMBER7_to_PCIE_2_1.CFGPORTNUMBER[7]" output="PCIE_2_1.CFGPORTNUMBER[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGREVID0" name="BLK-TL-PCIE_2_1.CFGREVID0_to_PCIE_2_1.CFGREVID[0]" output="PCIE_2_1.CFGREVID[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGREVID1" name="BLK-TL-PCIE_2_1.CFGREVID1_to_PCIE_2_1.CFGREVID[1]" output="PCIE_2_1.CFGREVID[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGREVID2" name="BLK-TL-PCIE_2_1.CFGREVID2_to_PCIE_2_1.CFGREVID[2]" output="PCIE_2_1.CFGREVID[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGREVID3" name="BLK-TL-PCIE_2_1.CFGREVID3_to_PCIE_2_1.CFGREVID[3]" output="PCIE_2_1.CFGREVID[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGREVID4" name="BLK-TL-PCIE_2_1.CFGREVID4_to_PCIE_2_1.CFGREVID[4]" output="PCIE_2_1.CFGREVID[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGREVID5" name="BLK-TL-PCIE_2_1.CFGREVID5_to_PCIE_2_1.CFGREVID[5]" output="PCIE_2_1.CFGREVID[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGREVID6" name="BLK-TL-PCIE_2_1.CFGREVID6_to_PCIE_2_1.CFGREVID[6]" output="PCIE_2_1.CFGREVID[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGREVID7" name="BLK-TL-PCIE_2_1.CFGREVID7_to_PCIE_2_1.CFGREVID[7]" output="PCIE_2_1.CFGREVID[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID0" name="BLK-TL-PCIE_2_1.CFGSUBSYSID0_to_PCIE_2_1.CFGSUBSYSID[0]" output="PCIE_2_1.CFGSUBSYSID[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID10" name="BLK-TL-PCIE_2_1.CFGSUBSYSID10_to_PCIE_2_1.CFGSUBSYSID[10]" output="PCIE_2_1.CFGSUBSYSID[10]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID11" name="BLK-TL-PCIE_2_1.CFGSUBSYSID11_to_PCIE_2_1.CFGSUBSYSID[11]" output="PCIE_2_1.CFGSUBSYSID[11]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID12" name="BLK-TL-PCIE_2_1.CFGSUBSYSID12_to_PCIE_2_1.CFGSUBSYSID[12]" output="PCIE_2_1.CFGSUBSYSID[12]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID13" name="BLK-TL-PCIE_2_1.CFGSUBSYSID13_to_PCIE_2_1.CFGSUBSYSID[13]" output="PCIE_2_1.CFGSUBSYSID[13]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID14" name="BLK-TL-PCIE_2_1.CFGSUBSYSID14_to_PCIE_2_1.CFGSUBSYSID[14]" output="PCIE_2_1.CFGSUBSYSID[14]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID15" name="BLK-TL-PCIE_2_1.CFGSUBSYSID15_to_PCIE_2_1.CFGSUBSYSID[15]" output="PCIE_2_1.CFGSUBSYSID[15]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID1" name="BLK-TL-PCIE_2_1.CFGSUBSYSID1_to_PCIE_2_1.CFGSUBSYSID[1]" output="PCIE_2_1.CFGSUBSYSID[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID2" name="BLK-TL-PCIE_2_1.CFGSUBSYSID2_to_PCIE_2_1.CFGSUBSYSID[2]" output="PCIE_2_1.CFGSUBSYSID[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID3" name="BLK-TL-PCIE_2_1.CFGSUBSYSID3_to_PCIE_2_1.CFGSUBSYSID[3]" output="PCIE_2_1.CFGSUBSYSID[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID4" name="BLK-TL-PCIE_2_1.CFGSUBSYSID4_to_PCIE_2_1.CFGSUBSYSID[4]" output="PCIE_2_1.CFGSUBSYSID[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID5" name="BLK-TL-PCIE_2_1.CFGSUBSYSID5_to_PCIE_2_1.CFGSUBSYSID[5]" output="PCIE_2_1.CFGSUBSYSID[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID6" name="BLK-TL-PCIE_2_1.CFGSUBSYSID6_to_PCIE_2_1.CFGSUBSYSID[6]" output="PCIE_2_1.CFGSUBSYSID[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID7" name="BLK-TL-PCIE_2_1.CFGSUBSYSID7_to_PCIE_2_1.CFGSUBSYSID[7]" output="PCIE_2_1.CFGSUBSYSID[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID8" name="BLK-TL-PCIE_2_1.CFGSUBSYSID8_to_PCIE_2_1.CFGSUBSYSID[8]" output="PCIE_2_1.CFGSUBSYSID[8]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSID9" name="BLK-TL-PCIE_2_1.CFGSUBSYSID9_to_PCIE_2_1.CFGSUBSYSID[9]" output="PCIE_2_1.CFGSUBSYSID[9]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID0" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID0_to_PCIE_2_1.CFGSUBSYSVENDID[0]" output="PCIE_2_1.CFGSUBSYSVENDID[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID10" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID10_to_PCIE_2_1.CFGSUBSYSVENDID[10]" output="PCIE_2_1.CFGSUBSYSVENDID[10]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID11" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID11_to_PCIE_2_1.CFGSUBSYSVENDID[11]" output="PCIE_2_1.CFGSUBSYSVENDID[11]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID12" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID12_to_PCIE_2_1.CFGSUBSYSVENDID[12]" output="PCIE_2_1.CFGSUBSYSVENDID[12]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID13" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID13_to_PCIE_2_1.CFGSUBSYSVENDID[13]" output="PCIE_2_1.CFGSUBSYSVENDID[13]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID14" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID14_to_PCIE_2_1.CFGSUBSYSVENDID[14]" output="PCIE_2_1.CFGSUBSYSVENDID[14]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID15" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID15_to_PCIE_2_1.CFGSUBSYSVENDID[15]" output="PCIE_2_1.CFGSUBSYSVENDID[15]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID1" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID1_to_PCIE_2_1.CFGSUBSYSVENDID[1]" output="PCIE_2_1.CFGSUBSYSVENDID[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID2" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID2_to_PCIE_2_1.CFGSUBSYSVENDID[2]" output="PCIE_2_1.CFGSUBSYSVENDID[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID3" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID3_to_PCIE_2_1.CFGSUBSYSVENDID[3]" output="PCIE_2_1.CFGSUBSYSVENDID[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID4" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID4_to_PCIE_2_1.CFGSUBSYSVENDID[4]" output="PCIE_2_1.CFGSUBSYSVENDID[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID5" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID5_to_PCIE_2_1.CFGSUBSYSVENDID[5]" output="PCIE_2_1.CFGSUBSYSVENDID[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID6" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID6_to_PCIE_2_1.CFGSUBSYSVENDID[6]" output="PCIE_2_1.CFGSUBSYSVENDID[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID7" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID7_to_PCIE_2_1.CFGSUBSYSVENDID[7]" output="PCIE_2_1.CFGSUBSYSVENDID[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID8" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID8_to_PCIE_2_1.CFGSUBSYSVENDID[8]" output="PCIE_2_1.CFGSUBSYSVENDID[8]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID9" name="BLK-TL-PCIE_2_1.CFGSUBSYSVENDID9_to_PCIE_2_1.CFGSUBSYSVENDID[9]" output="PCIE_2_1.CFGSUBSYSVENDID[9]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGTRNPENDINGN" name="BLK-TL-PCIE_2_1.CFGTRNPENDINGN_to_PCIE_2_1.CFGTRNPENDINGN" output="PCIE_2_1.CFGTRNPENDINGN"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID0" name="BLK-TL-PCIE_2_1.CFGVENDID0_to_PCIE_2_1.CFGVENDID[0]" output="PCIE_2_1.CFGVENDID[0]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID10" name="BLK-TL-PCIE_2_1.CFGVENDID10_to_PCIE_2_1.CFGVENDID[10]" output="PCIE_2_1.CFGVENDID[10]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID11" name="BLK-TL-PCIE_2_1.CFGVENDID11_to_PCIE_2_1.CFGVENDID[11]" output="PCIE_2_1.CFGVENDID[11]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID12" name="BLK-TL-PCIE_2_1.CFGVENDID12_to_PCIE_2_1.CFGVENDID[12]" output="PCIE_2_1.CFGVENDID[12]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID13" name="BLK-TL-PCIE_2_1.CFGVENDID13_to_PCIE_2_1.CFGVENDID[13]" output="PCIE_2_1.CFGVENDID[13]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID14" name="BLK-TL-PCIE_2_1.CFGVENDID14_to_PCIE_2_1.CFGVENDID[14]" output="PCIE_2_1.CFGVENDID[14]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID15" name="BLK-TL-PCIE_2_1.CFGVENDID15_to_PCIE_2_1.CFGVENDID[15]" output="PCIE_2_1.CFGVENDID[15]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID1" name="BLK-TL-PCIE_2_1.CFGVENDID1_to_PCIE_2_1.CFGVENDID[1]" output="PCIE_2_1.CFGVENDID[1]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID2" name="BLK-TL-PCIE_2_1.CFGVENDID2_to_PCIE_2_1.CFGVENDID[2]" output="PCIE_2_1.CFGVENDID[2]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID3" name="BLK-TL-PCIE_2_1.CFGVENDID3_to_PCIE_2_1.CFGVENDID[3]" output="PCIE_2_1.CFGVENDID[3]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID4" name="BLK-TL-PCIE_2_1.CFGVENDID4_to_PCIE_2_1.CFGVENDID[4]" output="PCIE_2_1.CFGVENDID[4]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID5" name="BLK-TL-PCIE_2_1.CFGVENDID5_to_PCIE_2_1.CFGVENDID[5]" output="PCIE_2_1.CFGVENDID[5]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID6" name="BLK-TL-PCIE_2_1.CFGVENDID6_to_PCIE_2_1.CFGVENDID[6]" output="PCIE_2_1.CFGVENDID[6]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID7" name="BLK-TL-PCIE_2_1.CFGVENDID7_to_PCIE_2_1.CFGVENDID[7]" output="PCIE_2_1.CFGVENDID[7]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID8" name="BLK-TL-PCIE_2_1.CFGVENDID8_to_PCIE_2_1.CFGVENDID[8]" output="PCIE_2_1.CFGVENDID[8]"/>
        <direct input="BLK-TL-PCIE_2_1.CFGVENDID9" name="BLK-TL-PCIE_2_1.CFGVENDID9_to_PCIE_2_1.CFGVENDID[9]" output="PCIE_2_1.CFGVENDID[9]"/>
        <direct input="BLK-TL-PCIE_2_1.CMRSTN" name="BLK-TL-PCIE_2_1.CMRSTN_to_PCIE_2_1.CMRSTN" output="PCIE_2_1.CMRSTN"/>
        <direct input="BLK-TL-PCIE_2_1.CMSTICKYRSTN" name="BLK-TL-PCIE_2_1.CMSTICKYRSTN_to_PCIE_2_1.CMSTICKYRSTN" output="PCIE_2_1.CMSTICKYRSTN"/>
        <direct input="BLK-TL-PCIE_2_1.DBGMODE0" name="BLK-TL-PCIE_2_1.DBGMODE0_to_PCIE_2_1.DBGMODE[0]" output="PCIE_2_1.DBGMODE[0]"/>
        <direct input="BLK-TL-PCIE_2_1.DBGMODE1" name="BLK-TL-PCIE_2_1.DBGMODE1_to_PCIE_2_1.DBGMODE[1]" output="PCIE_2_1.DBGMODE[1]"/>
        <direct input="BLK-TL-PCIE_2_1.DBGSUBMODE" name="BLK-TL-PCIE_2_1.DBGSUBMODE_to_PCIE_2_1.DBGSUBMODE" output="PCIE_2_1.DBGSUBMODE"/>
        <direct input="BLK-TL-PCIE_2_1.DLRSTN" name="BLK-TL-PCIE_2_1.DLRSTN_to_PCIE_2_1.DLRSTN" output="PCIE_2_1.DLRSTN"/>
        <direct input="BLK-TL-PCIE_2_1.DRPADDR0" name="BLK-TL-PCIE_2_1.DRPADDR0_to_PCIE_2_1.DRPADDR[0]" output="PCIE_2_1.DRPADDR[0]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPADDR1" name="BLK-TL-PCIE_2_1.DRPADDR1_to_PCIE_2_1.DRPADDR[1]" output="PCIE_2_1.DRPADDR[1]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPADDR2" name="BLK-TL-PCIE_2_1.DRPADDR2_to_PCIE_2_1.DRPADDR[2]" output="PCIE_2_1.DRPADDR[2]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPADDR3" name="BLK-TL-PCIE_2_1.DRPADDR3_to_PCIE_2_1.DRPADDR[3]" output="PCIE_2_1.DRPADDR[3]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPADDR4" name="BLK-TL-PCIE_2_1.DRPADDR4_to_PCIE_2_1.DRPADDR[4]" output="PCIE_2_1.DRPADDR[4]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPADDR5" name="BLK-TL-PCIE_2_1.DRPADDR5_to_PCIE_2_1.DRPADDR[5]" output="PCIE_2_1.DRPADDR[5]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPADDR6" name="BLK-TL-PCIE_2_1.DRPADDR6_to_PCIE_2_1.DRPADDR[6]" output="PCIE_2_1.DRPADDR[6]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPADDR7" name="BLK-TL-PCIE_2_1.DRPADDR7_to_PCIE_2_1.DRPADDR[7]" output="PCIE_2_1.DRPADDR[7]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPADDR8" name="BLK-TL-PCIE_2_1.DRPADDR8_to_PCIE_2_1.DRPADDR[8]" output="PCIE_2_1.DRPADDR[8]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPCLK" name="BLK-TL-PCIE_2_1.DRPCLK_to_PCIE_2_1.DRPCLK" output="PCIE_2_1.DRPCLK"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI0" name="BLK-TL-PCIE_2_1.DRPDI0_to_PCIE_2_1.DRPDI[0]" output="PCIE_2_1.DRPDI[0]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI10" name="BLK-TL-PCIE_2_1.DRPDI10_to_PCIE_2_1.DRPDI[10]" output="PCIE_2_1.DRPDI[10]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI11" name="BLK-TL-PCIE_2_1.DRPDI11_to_PCIE_2_1.DRPDI[11]" output="PCIE_2_1.DRPDI[11]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI12" name="BLK-TL-PCIE_2_1.DRPDI12_to_PCIE_2_1.DRPDI[12]" output="PCIE_2_1.DRPDI[12]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI13" name="BLK-TL-PCIE_2_1.DRPDI13_to_PCIE_2_1.DRPDI[13]" output="PCIE_2_1.DRPDI[13]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI14" name="BLK-TL-PCIE_2_1.DRPDI14_to_PCIE_2_1.DRPDI[14]" output="PCIE_2_1.DRPDI[14]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI15" name="BLK-TL-PCIE_2_1.DRPDI15_to_PCIE_2_1.DRPDI[15]" output="PCIE_2_1.DRPDI[15]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI1" name="BLK-TL-PCIE_2_1.DRPDI1_to_PCIE_2_1.DRPDI[1]" output="PCIE_2_1.DRPDI[1]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI2" name="BLK-TL-PCIE_2_1.DRPDI2_to_PCIE_2_1.DRPDI[2]" output="PCIE_2_1.DRPDI[2]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI3" name="BLK-TL-PCIE_2_1.DRPDI3_to_PCIE_2_1.DRPDI[3]" output="PCIE_2_1.DRPDI[3]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI4" name="BLK-TL-PCIE_2_1.DRPDI4_to_PCIE_2_1.DRPDI[4]" output="PCIE_2_1.DRPDI[4]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI5" name="BLK-TL-PCIE_2_1.DRPDI5_to_PCIE_2_1.DRPDI[5]" output="PCIE_2_1.DRPDI[5]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI6" name="BLK-TL-PCIE_2_1.DRPDI6_to_PCIE_2_1.DRPDI[6]" output="PCIE_2_1.DRPDI[6]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI7" name="BLK-TL-PCIE_2_1.DRPDI7_to_PCIE_2_1.DRPDI[7]" output="PCIE_2_1.DRPDI[7]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI8" name="BLK-TL-PCIE_2_1.DRPDI8_to_PCIE_2_1.DRPDI[8]" output="PCIE_2_1.DRPDI[8]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPDI9" name="BLK-TL-PCIE_2_1.DRPDI9_to_PCIE_2_1.DRPDI[9]" output="PCIE_2_1.DRPDI[9]"/>
        <direct input="BLK-TL-PCIE_2_1.DRPEN" name="BLK-TL-PCIE_2_1.DRPEN_to_PCIE_2_1.DRPEN" output="PCIE_2_1.DRPEN"/>
        <direct input="BLK-TL-PCIE_2_1.DRPWE" name="BLK-TL-PCIE_2_1.DRPWE_to_PCIE_2_1.DRPWE" output="PCIE_2_1.DRPWE"/>
        <direct input="BLK-TL-PCIE_2_1.FUNCLVLRSTN" name="BLK-TL-PCIE_2_1.FUNCLVLRSTN_to_PCIE_2_1.FUNCLVLRSTN" output="PCIE_2_1.FUNCLVLRSTN"/>
        <direct input="BLK-TL-PCIE_2_1.LL2SENDASREQL1" name="BLK-TL-PCIE_2_1.LL2SENDASREQL1_to_PCIE_2_1.LL2SENDASREQL1" output="PCIE_2_1.LL2SENDASREQL1"/>
        <direct input="BLK-TL-PCIE_2_1.LL2SENDENTERL1" name="BLK-TL-PCIE_2_1.LL2SENDENTERL1_to_PCIE_2_1.LL2SENDENTERL1" output="PCIE_2_1.LL2SENDENTERL1"/>
        <direct input="BLK-TL-PCIE_2_1.LL2SENDENTERL23" name="BLK-TL-PCIE_2_1.LL2SENDENTERL23_to_PCIE_2_1.LL2SENDENTERL23" output="PCIE_2_1.LL2SENDENTERL23"/>
        <direct input="BLK-TL-PCIE_2_1.LL2SENDPMACK" name="BLK-TL-PCIE_2_1.LL2SENDPMACK_to_PCIE_2_1.LL2SENDPMACK" output="PCIE_2_1.LL2SENDPMACK"/>
        <direct input="BLK-TL-PCIE_2_1.LL2SUSPENDNOW" name="BLK-TL-PCIE_2_1.LL2SUSPENDNOW_to_PCIE_2_1.LL2SUSPENDNOW" output="PCIE_2_1.LL2SUSPENDNOW"/>
        <direct input="BLK-TL-PCIE_2_1.LL2TLPRCV" name="BLK-TL-PCIE_2_1.LL2TLPRCV_to_PCIE_2_1.LL2TLPRCV" output="PCIE_2_1.LL2TLPRCV"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA0" name="BLK-TL-PCIE_2_1.MIMRXRDATA0_to_PCIE_2_1.MIMRXRDATA[0]" output="PCIE_2_1.MIMRXRDATA[0]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA10" name="BLK-TL-PCIE_2_1.MIMRXRDATA10_to_PCIE_2_1.MIMRXRDATA[10]" output="PCIE_2_1.MIMRXRDATA[10]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA11" name="BLK-TL-PCIE_2_1.MIMRXRDATA11_to_PCIE_2_1.MIMRXRDATA[11]" output="PCIE_2_1.MIMRXRDATA[11]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA12" name="BLK-TL-PCIE_2_1.MIMRXRDATA12_to_PCIE_2_1.MIMRXRDATA[12]" output="PCIE_2_1.MIMRXRDATA[12]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA13" name="BLK-TL-PCIE_2_1.MIMRXRDATA13_to_PCIE_2_1.MIMRXRDATA[13]" output="PCIE_2_1.MIMRXRDATA[13]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA14" name="BLK-TL-PCIE_2_1.MIMRXRDATA14_to_PCIE_2_1.MIMRXRDATA[14]" output="PCIE_2_1.MIMRXRDATA[14]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA15" name="BLK-TL-PCIE_2_1.MIMRXRDATA15_to_PCIE_2_1.MIMRXRDATA[15]" output="PCIE_2_1.MIMRXRDATA[15]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA16" name="BLK-TL-PCIE_2_1.MIMRXRDATA16_to_PCIE_2_1.MIMRXRDATA[16]" output="PCIE_2_1.MIMRXRDATA[16]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA17" name="BLK-TL-PCIE_2_1.MIMRXRDATA17_to_PCIE_2_1.MIMRXRDATA[17]" output="PCIE_2_1.MIMRXRDATA[17]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA18" name="BLK-TL-PCIE_2_1.MIMRXRDATA18_to_PCIE_2_1.MIMRXRDATA[18]" output="PCIE_2_1.MIMRXRDATA[18]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA19" name="BLK-TL-PCIE_2_1.MIMRXRDATA19_to_PCIE_2_1.MIMRXRDATA[19]" output="PCIE_2_1.MIMRXRDATA[19]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA1" name="BLK-TL-PCIE_2_1.MIMRXRDATA1_to_PCIE_2_1.MIMRXRDATA[1]" output="PCIE_2_1.MIMRXRDATA[1]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA20" name="BLK-TL-PCIE_2_1.MIMRXRDATA20_to_PCIE_2_1.MIMRXRDATA[20]" output="PCIE_2_1.MIMRXRDATA[20]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA21" name="BLK-TL-PCIE_2_1.MIMRXRDATA21_to_PCIE_2_1.MIMRXRDATA[21]" output="PCIE_2_1.MIMRXRDATA[21]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA22" name="BLK-TL-PCIE_2_1.MIMRXRDATA22_to_PCIE_2_1.MIMRXRDATA[22]" output="PCIE_2_1.MIMRXRDATA[22]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA23" name="BLK-TL-PCIE_2_1.MIMRXRDATA23_to_PCIE_2_1.MIMRXRDATA[23]" output="PCIE_2_1.MIMRXRDATA[23]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA24" name="BLK-TL-PCIE_2_1.MIMRXRDATA24_to_PCIE_2_1.MIMRXRDATA[24]" output="PCIE_2_1.MIMRXRDATA[24]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA25" name="BLK-TL-PCIE_2_1.MIMRXRDATA25_to_PCIE_2_1.MIMRXRDATA[25]" output="PCIE_2_1.MIMRXRDATA[25]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA26" name="BLK-TL-PCIE_2_1.MIMRXRDATA26_to_PCIE_2_1.MIMRXRDATA[26]" output="PCIE_2_1.MIMRXRDATA[26]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA27" name="BLK-TL-PCIE_2_1.MIMRXRDATA27_to_PCIE_2_1.MIMRXRDATA[27]" output="PCIE_2_1.MIMRXRDATA[27]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA28" name="BLK-TL-PCIE_2_1.MIMRXRDATA28_to_PCIE_2_1.MIMRXRDATA[28]" output="PCIE_2_1.MIMRXRDATA[28]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA29" name="BLK-TL-PCIE_2_1.MIMRXRDATA29_to_PCIE_2_1.MIMRXRDATA[29]" output="PCIE_2_1.MIMRXRDATA[29]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA2" name="BLK-TL-PCIE_2_1.MIMRXRDATA2_to_PCIE_2_1.MIMRXRDATA[2]" output="PCIE_2_1.MIMRXRDATA[2]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA30" name="BLK-TL-PCIE_2_1.MIMRXRDATA30_to_PCIE_2_1.MIMRXRDATA[30]" output="PCIE_2_1.MIMRXRDATA[30]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA31" name="BLK-TL-PCIE_2_1.MIMRXRDATA31_to_PCIE_2_1.MIMRXRDATA[31]" output="PCIE_2_1.MIMRXRDATA[31]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA32" name="BLK-TL-PCIE_2_1.MIMRXRDATA32_to_PCIE_2_1.MIMRXRDATA[32]" output="PCIE_2_1.MIMRXRDATA[32]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA33" name="BLK-TL-PCIE_2_1.MIMRXRDATA33_to_PCIE_2_1.MIMRXRDATA[33]" output="PCIE_2_1.MIMRXRDATA[33]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA34" name="BLK-TL-PCIE_2_1.MIMRXRDATA34_to_PCIE_2_1.MIMRXRDATA[34]" output="PCIE_2_1.MIMRXRDATA[34]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA35" name="BLK-TL-PCIE_2_1.MIMRXRDATA35_to_PCIE_2_1.MIMRXRDATA[35]" output="PCIE_2_1.MIMRXRDATA[35]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA36" name="BLK-TL-PCIE_2_1.MIMRXRDATA36_to_PCIE_2_1.MIMRXRDATA[36]" output="PCIE_2_1.MIMRXRDATA[36]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA37" name="BLK-TL-PCIE_2_1.MIMRXRDATA37_to_PCIE_2_1.MIMRXRDATA[37]" output="PCIE_2_1.MIMRXRDATA[37]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA38" name="BLK-TL-PCIE_2_1.MIMRXRDATA38_to_PCIE_2_1.MIMRXRDATA[38]" output="PCIE_2_1.MIMRXRDATA[38]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA39" name="BLK-TL-PCIE_2_1.MIMRXRDATA39_to_PCIE_2_1.MIMRXRDATA[39]" output="PCIE_2_1.MIMRXRDATA[39]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA3" name="BLK-TL-PCIE_2_1.MIMRXRDATA3_to_PCIE_2_1.MIMRXRDATA[3]" output="PCIE_2_1.MIMRXRDATA[3]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA40" name="BLK-TL-PCIE_2_1.MIMRXRDATA40_to_PCIE_2_1.MIMRXRDATA[40]" output="PCIE_2_1.MIMRXRDATA[40]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA41" name="BLK-TL-PCIE_2_1.MIMRXRDATA41_to_PCIE_2_1.MIMRXRDATA[41]" output="PCIE_2_1.MIMRXRDATA[41]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA42" name="BLK-TL-PCIE_2_1.MIMRXRDATA42_to_PCIE_2_1.MIMRXRDATA[42]" output="PCIE_2_1.MIMRXRDATA[42]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA43" name="BLK-TL-PCIE_2_1.MIMRXRDATA43_to_PCIE_2_1.MIMRXRDATA[43]" output="PCIE_2_1.MIMRXRDATA[43]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA44" name="BLK-TL-PCIE_2_1.MIMRXRDATA44_to_PCIE_2_1.MIMRXRDATA[44]" output="PCIE_2_1.MIMRXRDATA[44]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA45" name="BLK-TL-PCIE_2_1.MIMRXRDATA45_to_PCIE_2_1.MIMRXRDATA[45]" output="PCIE_2_1.MIMRXRDATA[45]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA46" name="BLK-TL-PCIE_2_1.MIMRXRDATA46_to_PCIE_2_1.MIMRXRDATA[46]" output="PCIE_2_1.MIMRXRDATA[46]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA47" name="BLK-TL-PCIE_2_1.MIMRXRDATA47_to_PCIE_2_1.MIMRXRDATA[47]" output="PCIE_2_1.MIMRXRDATA[47]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA48" name="BLK-TL-PCIE_2_1.MIMRXRDATA48_to_PCIE_2_1.MIMRXRDATA[48]" output="PCIE_2_1.MIMRXRDATA[48]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA49" name="BLK-TL-PCIE_2_1.MIMRXRDATA49_to_PCIE_2_1.MIMRXRDATA[49]" output="PCIE_2_1.MIMRXRDATA[49]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA4" name="BLK-TL-PCIE_2_1.MIMRXRDATA4_to_PCIE_2_1.MIMRXRDATA[4]" output="PCIE_2_1.MIMRXRDATA[4]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA50" name="BLK-TL-PCIE_2_1.MIMRXRDATA50_to_PCIE_2_1.MIMRXRDATA[50]" output="PCIE_2_1.MIMRXRDATA[50]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA51" name="BLK-TL-PCIE_2_1.MIMRXRDATA51_to_PCIE_2_1.MIMRXRDATA[51]" output="PCIE_2_1.MIMRXRDATA[51]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA52" name="BLK-TL-PCIE_2_1.MIMRXRDATA52_to_PCIE_2_1.MIMRXRDATA[52]" output="PCIE_2_1.MIMRXRDATA[52]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA53" name="BLK-TL-PCIE_2_1.MIMRXRDATA53_to_PCIE_2_1.MIMRXRDATA[53]" output="PCIE_2_1.MIMRXRDATA[53]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA54" name="BLK-TL-PCIE_2_1.MIMRXRDATA54_to_PCIE_2_1.MIMRXRDATA[54]" output="PCIE_2_1.MIMRXRDATA[54]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA55" name="BLK-TL-PCIE_2_1.MIMRXRDATA55_to_PCIE_2_1.MIMRXRDATA[55]" output="PCIE_2_1.MIMRXRDATA[55]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA56" name="BLK-TL-PCIE_2_1.MIMRXRDATA56_to_PCIE_2_1.MIMRXRDATA[56]" output="PCIE_2_1.MIMRXRDATA[56]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA57" name="BLK-TL-PCIE_2_1.MIMRXRDATA57_to_PCIE_2_1.MIMRXRDATA[57]" output="PCIE_2_1.MIMRXRDATA[57]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA58" name="BLK-TL-PCIE_2_1.MIMRXRDATA58_to_PCIE_2_1.MIMRXRDATA[58]" output="PCIE_2_1.MIMRXRDATA[58]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA59" name="BLK-TL-PCIE_2_1.MIMRXRDATA59_to_PCIE_2_1.MIMRXRDATA[59]" output="PCIE_2_1.MIMRXRDATA[59]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA5" name="BLK-TL-PCIE_2_1.MIMRXRDATA5_to_PCIE_2_1.MIMRXRDATA[5]" output="PCIE_2_1.MIMRXRDATA[5]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA60" name="BLK-TL-PCIE_2_1.MIMRXRDATA60_to_PCIE_2_1.MIMRXRDATA[60]" output="PCIE_2_1.MIMRXRDATA[60]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA61" name="BLK-TL-PCIE_2_1.MIMRXRDATA61_to_PCIE_2_1.MIMRXRDATA[61]" output="PCIE_2_1.MIMRXRDATA[61]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA62" name="BLK-TL-PCIE_2_1.MIMRXRDATA62_to_PCIE_2_1.MIMRXRDATA[62]" output="PCIE_2_1.MIMRXRDATA[62]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA63" name="BLK-TL-PCIE_2_1.MIMRXRDATA63_to_PCIE_2_1.MIMRXRDATA[63]" output="PCIE_2_1.MIMRXRDATA[63]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA64" name="BLK-TL-PCIE_2_1.MIMRXRDATA64_to_PCIE_2_1.MIMRXRDATA[64]" output="PCIE_2_1.MIMRXRDATA[64]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA65" name="BLK-TL-PCIE_2_1.MIMRXRDATA65_to_PCIE_2_1.MIMRXRDATA[65]" output="PCIE_2_1.MIMRXRDATA[65]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA66" name="BLK-TL-PCIE_2_1.MIMRXRDATA66_to_PCIE_2_1.MIMRXRDATA[66]" output="PCIE_2_1.MIMRXRDATA[66]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA67" name="BLK-TL-PCIE_2_1.MIMRXRDATA67_to_PCIE_2_1.MIMRXRDATA[67]" output="PCIE_2_1.MIMRXRDATA[67]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA6" name="BLK-TL-PCIE_2_1.MIMRXRDATA6_to_PCIE_2_1.MIMRXRDATA[6]" output="PCIE_2_1.MIMRXRDATA[6]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA7" name="BLK-TL-PCIE_2_1.MIMRXRDATA7_to_PCIE_2_1.MIMRXRDATA[7]" output="PCIE_2_1.MIMRXRDATA[7]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA8" name="BLK-TL-PCIE_2_1.MIMRXRDATA8_to_PCIE_2_1.MIMRXRDATA[8]" output="PCIE_2_1.MIMRXRDATA[8]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMRXRDATA9" name="BLK-TL-PCIE_2_1.MIMRXRDATA9_to_PCIE_2_1.MIMRXRDATA[9]" output="PCIE_2_1.MIMRXRDATA[9]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA0" name="BLK-TL-PCIE_2_1.MIMTXRDATA0_to_PCIE_2_1.MIMTXRDATA[0]" output="PCIE_2_1.MIMTXRDATA[0]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA10" name="BLK-TL-PCIE_2_1.MIMTXRDATA10_to_PCIE_2_1.MIMTXRDATA[10]" output="PCIE_2_1.MIMTXRDATA[10]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA11" name="BLK-TL-PCIE_2_1.MIMTXRDATA11_to_PCIE_2_1.MIMTXRDATA[11]" output="PCIE_2_1.MIMTXRDATA[11]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA12" name="BLK-TL-PCIE_2_1.MIMTXRDATA12_to_PCIE_2_1.MIMTXRDATA[12]" output="PCIE_2_1.MIMTXRDATA[12]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA13" name="BLK-TL-PCIE_2_1.MIMTXRDATA13_to_PCIE_2_1.MIMTXRDATA[13]" output="PCIE_2_1.MIMTXRDATA[13]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA14" name="BLK-TL-PCIE_2_1.MIMTXRDATA14_to_PCIE_2_1.MIMTXRDATA[14]" output="PCIE_2_1.MIMTXRDATA[14]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA15" name="BLK-TL-PCIE_2_1.MIMTXRDATA15_to_PCIE_2_1.MIMTXRDATA[15]" output="PCIE_2_1.MIMTXRDATA[15]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA16" name="BLK-TL-PCIE_2_1.MIMTXRDATA16_to_PCIE_2_1.MIMTXRDATA[16]" output="PCIE_2_1.MIMTXRDATA[16]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA17" name="BLK-TL-PCIE_2_1.MIMTXRDATA17_to_PCIE_2_1.MIMTXRDATA[17]" output="PCIE_2_1.MIMTXRDATA[17]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA18" name="BLK-TL-PCIE_2_1.MIMTXRDATA18_to_PCIE_2_1.MIMTXRDATA[18]" output="PCIE_2_1.MIMTXRDATA[18]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA19" name="BLK-TL-PCIE_2_1.MIMTXRDATA19_to_PCIE_2_1.MIMTXRDATA[19]" output="PCIE_2_1.MIMTXRDATA[19]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA1" name="BLK-TL-PCIE_2_1.MIMTXRDATA1_to_PCIE_2_1.MIMTXRDATA[1]" output="PCIE_2_1.MIMTXRDATA[1]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA20" name="BLK-TL-PCIE_2_1.MIMTXRDATA20_to_PCIE_2_1.MIMTXRDATA[20]" output="PCIE_2_1.MIMTXRDATA[20]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA21" name="BLK-TL-PCIE_2_1.MIMTXRDATA21_to_PCIE_2_1.MIMTXRDATA[21]" output="PCIE_2_1.MIMTXRDATA[21]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA22" name="BLK-TL-PCIE_2_1.MIMTXRDATA22_to_PCIE_2_1.MIMTXRDATA[22]" output="PCIE_2_1.MIMTXRDATA[22]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA23" name="BLK-TL-PCIE_2_1.MIMTXRDATA23_to_PCIE_2_1.MIMTXRDATA[23]" output="PCIE_2_1.MIMTXRDATA[23]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA24" name="BLK-TL-PCIE_2_1.MIMTXRDATA24_to_PCIE_2_1.MIMTXRDATA[24]" output="PCIE_2_1.MIMTXRDATA[24]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA25" name="BLK-TL-PCIE_2_1.MIMTXRDATA25_to_PCIE_2_1.MIMTXRDATA[25]" output="PCIE_2_1.MIMTXRDATA[25]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA26" name="BLK-TL-PCIE_2_1.MIMTXRDATA26_to_PCIE_2_1.MIMTXRDATA[26]" output="PCIE_2_1.MIMTXRDATA[26]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA27" name="BLK-TL-PCIE_2_1.MIMTXRDATA27_to_PCIE_2_1.MIMTXRDATA[27]" output="PCIE_2_1.MIMTXRDATA[27]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA28" name="BLK-TL-PCIE_2_1.MIMTXRDATA28_to_PCIE_2_1.MIMTXRDATA[28]" output="PCIE_2_1.MIMTXRDATA[28]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA29" name="BLK-TL-PCIE_2_1.MIMTXRDATA29_to_PCIE_2_1.MIMTXRDATA[29]" output="PCIE_2_1.MIMTXRDATA[29]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA2" name="BLK-TL-PCIE_2_1.MIMTXRDATA2_to_PCIE_2_1.MIMTXRDATA[2]" output="PCIE_2_1.MIMTXRDATA[2]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA30" name="BLK-TL-PCIE_2_1.MIMTXRDATA30_to_PCIE_2_1.MIMTXRDATA[30]" output="PCIE_2_1.MIMTXRDATA[30]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA31" name="BLK-TL-PCIE_2_1.MIMTXRDATA31_to_PCIE_2_1.MIMTXRDATA[31]" output="PCIE_2_1.MIMTXRDATA[31]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA32" name="BLK-TL-PCIE_2_1.MIMTXRDATA32_to_PCIE_2_1.MIMTXRDATA[32]" output="PCIE_2_1.MIMTXRDATA[32]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA33" name="BLK-TL-PCIE_2_1.MIMTXRDATA33_to_PCIE_2_1.MIMTXRDATA[33]" output="PCIE_2_1.MIMTXRDATA[33]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA34" name="BLK-TL-PCIE_2_1.MIMTXRDATA34_to_PCIE_2_1.MIMTXRDATA[34]" output="PCIE_2_1.MIMTXRDATA[34]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA35" name="BLK-TL-PCIE_2_1.MIMTXRDATA35_to_PCIE_2_1.MIMTXRDATA[35]" output="PCIE_2_1.MIMTXRDATA[35]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA36" name="BLK-TL-PCIE_2_1.MIMTXRDATA36_to_PCIE_2_1.MIMTXRDATA[36]" output="PCIE_2_1.MIMTXRDATA[36]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA37" name="BLK-TL-PCIE_2_1.MIMTXRDATA37_to_PCIE_2_1.MIMTXRDATA[37]" output="PCIE_2_1.MIMTXRDATA[37]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA38" name="BLK-TL-PCIE_2_1.MIMTXRDATA38_to_PCIE_2_1.MIMTXRDATA[38]" output="PCIE_2_1.MIMTXRDATA[38]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA39" name="BLK-TL-PCIE_2_1.MIMTXRDATA39_to_PCIE_2_1.MIMTXRDATA[39]" output="PCIE_2_1.MIMTXRDATA[39]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA3" name="BLK-TL-PCIE_2_1.MIMTXRDATA3_to_PCIE_2_1.MIMTXRDATA[3]" output="PCIE_2_1.MIMTXRDATA[3]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA40" name="BLK-TL-PCIE_2_1.MIMTXRDATA40_to_PCIE_2_1.MIMTXRDATA[40]" output="PCIE_2_1.MIMTXRDATA[40]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA41" name="BLK-TL-PCIE_2_1.MIMTXRDATA41_to_PCIE_2_1.MIMTXRDATA[41]" output="PCIE_2_1.MIMTXRDATA[41]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA42" name="BLK-TL-PCIE_2_1.MIMTXRDATA42_to_PCIE_2_1.MIMTXRDATA[42]" output="PCIE_2_1.MIMTXRDATA[42]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA43" name="BLK-TL-PCIE_2_1.MIMTXRDATA43_to_PCIE_2_1.MIMTXRDATA[43]" output="PCIE_2_1.MIMTXRDATA[43]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA44" name="BLK-TL-PCIE_2_1.MIMTXRDATA44_to_PCIE_2_1.MIMTXRDATA[44]" output="PCIE_2_1.MIMTXRDATA[44]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA45" name="BLK-TL-PCIE_2_1.MIMTXRDATA45_to_PCIE_2_1.MIMTXRDATA[45]" output="PCIE_2_1.MIMTXRDATA[45]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA46" name="BLK-TL-PCIE_2_1.MIMTXRDATA46_to_PCIE_2_1.MIMTXRDATA[46]" output="PCIE_2_1.MIMTXRDATA[46]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA47" name="BLK-TL-PCIE_2_1.MIMTXRDATA47_to_PCIE_2_1.MIMTXRDATA[47]" output="PCIE_2_1.MIMTXRDATA[47]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA48" name="BLK-TL-PCIE_2_1.MIMTXRDATA48_to_PCIE_2_1.MIMTXRDATA[48]" output="PCIE_2_1.MIMTXRDATA[48]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA49" name="BLK-TL-PCIE_2_1.MIMTXRDATA49_to_PCIE_2_1.MIMTXRDATA[49]" output="PCIE_2_1.MIMTXRDATA[49]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA4" name="BLK-TL-PCIE_2_1.MIMTXRDATA4_to_PCIE_2_1.MIMTXRDATA[4]" output="PCIE_2_1.MIMTXRDATA[4]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA50" name="BLK-TL-PCIE_2_1.MIMTXRDATA50_to_PCIE_2_1.MIMTXRDATA[50]" output="PCIE_2_1.MIMTXRDATA[50]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA51" name="BLK-TL-PCIE_2_1.MIMTXRDATA51_to_PCIE_2_1.MIMTXRDATA[51]" output="PCIE_2_1.MIMTXRDATA[51]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA52" name="BLK-TL-PCIE_2_1.MIMTXRDATA52_to_PCIE_2_1.MIMTXRDATA[52]" output="PCIE_2_1.MIMTXRDATA[52]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA53" name="BLK-TL-PCIE_2_1.MIMTXRDATA53_to_PCIE_2_1.MIMTXRDATA[53]" output="PCIE_2_1.MIMTXRDATA[53]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA54" name="BLK-TL-PCIE_2_1.MIMTXRDATA54_to_PCIE_2_1.MIMTXRDATA[54]" output="PCIE_2_1.MIMTXRDATA[54]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA55" name="BLK-TL-PCIE_2_1.MIMTXRDATA55_to_PCIE_2_1.MIMTXRDATA[55]" output="PCIE_2_1.MIMTXRDATA[55]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA56" name="BLK-TL-PCIE_2_1.MIMTXRDATA56_to_PCIE_2_1.MIMTXRDATA[56]" output="PCIE_2_1.MIMTXRDATA[56]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA57" name="BLK-TL-PCIE_2_1.MIMTXRDATA57_to_PCIE_2_1.MIMTXRDATA[57]" output="PCIE_2_1.MIMTXRDATA[57]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA58" name="BLK-TL-PCIE_2_1.MIMTXRDATA58_to_PCIE_2_1.MIMTXRDATA[58]" output="PCIE_2_1.MIMTXRDATA[58]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA59" name="BLK-TL-PCIE_2_1.MIMTXRDATA59_to_PCIE_2_1.MIMTXRDATA[59]" output="PCIE_2_1.MIMTXRDATA[59]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA5" name="BLK-TL-PCIE_2_1.MIMTXRDATA5_to_PCIE_2_1.MIMTXRDATA[5]" output="PCIE_2_1.MIMTXRDATA[5]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA60" name="BLK-TL-PCIE_2_1.MIMTXRDATA60_to_PCIE_2_1.MIMTXRDATA[60]" output="PCIE_2_1.MIMTXRDATA[60]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA61" name="BLK-TL-PCIE_2_1.MIMTXRDATA61_to_PCIE_2_1.MIMTXRDATA[61]" output="PCIE_2_1.MIMTXRDATA[61]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA62" name="BLK-TL-PCIE_2_1.MIMTXRDATA62_to_PCIE_2_1.MIMTXRDATA[62]" output="PCIE_2_1.MIMTXRDATA[62]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA63" name="BLK-TL-PCIE_2_1.MIMTXRDATA63_to_PCIE_2_1.MIMTXRDATA[63]" output="PCIE_2_1.MIMTXRDATA[63]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA64" name="BLK-TL-PCIE_2_1.MIMTXRDATA64_to_PCIE_2_1.MIMTXRDATA[64]" output="PCIE_2_1.MIMTXRDATA[64]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA65" name="BLK-TL-PCIE_2_1.MIMTXRDATA65_to_PCIE_2_1.MIMTXRDATA[65]" output="PCIE_2_1.MIMTXRDATA[65]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA66" name="BLK-TL-PCIE_2_1.MIMTXRDATA66_to_PCIE_2_1.MIMTXRDATA[66]" output="PCIE_2_1.MIMTXRDATA[66]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA67" name="BLK-TL-PCIE_2_1.MIMTXRDATA67_to_PCIE_2_1.MIMTXRDATA[67]" output="PCIE_2_1.MIMTXRDATA[67]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA68" name="BLK-TL-PCIE_2_1.MIMTXRDATA68_to_PCIE_2_1.MIMTXRDATA[68]" output="PCIE_2_1.MIMTXRDATA[68]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA6" name="BLK-TL-PCIE_2_1.MIMTXRDATA6_to_PCIE_2_1.MIMTXRDATA[6]" output="PCIE_2_1.MIMTXRDATA[6]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA7" name="BLK-TL-PCIE_2_1.MIMTXRDATA7_to_PCIE_2_1.MIMTXRDATA[7]" output="PCIE_2_1.MIMTXRDATA[7]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA8" name="BLK-TL-PCIE_2_1.MIMTXRDATA8_to_PCIE_2_1.MIMTXRDATA[8]" output="PCIE_2_1.MIMTXRDATA[8]"/>
        <direct input="BLK-TL-PCIE_2_1.MIMTXRDATA9" name="BLK-TL-PCIE_2_1.MIMTXRDATA9_to_PCIE_2_1.MIMTXRDATA[9]" output="PCIE_2_1.MIMTXRDATA[9]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPECLK" name="BLK-TL-PCIE_2_1.PIPECLK_to_PCIE_2_1.PIPECLK" output="PCIE_2_1.PIPECLK"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0CHANISALIGNED" name="BLK-TL-PCIE_2_1.PIPERX0CHANISALIGNED_to_PCIE_2_1.PIPERX0CHANISALIGNED" output="PCIE_2_1.PIPERX0CHANISALIGNED"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0CHARISK0" name="BLK-TL-PCIE_2_1.PIPERX0CHARISK0_to_PCIE_2_1.PIPERX0CHARISK[0]" output="PCIE_2_1.PIPERX0CHARISK[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0CHARISK1" name="BLK-TL-PCIE_2_1.PIPERX0CHARISK1_to_PCIE_2_1.PIPERX0CHARISK[1]" output="PCIE_2_1.PIPERX0CHARISK[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA0" name="BLK-TL-PCIE_2_1.PIPERX0DATA0_to_PCIE_2_1.PIPERX0DATA[0]" output="PCIE_2_1.PIPERX0DATA[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA10" name="BLK-TL-PCIE_2_1.PIPERX0DATA10_to_PCIE_2_1.PIPERX0DATA[10]" output="PCIE_2_1.PIPERX0DATA[10]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA11" name="BLK-TL-PCIE_2_1.PIPERX0DATA11_to_PCIE_2_1.PIPERX0DATA[11]" output="PCIE_2_1.PIPERX0DATA[11]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA12" name="BLK-TL-PCIE_2_1.PIPERX0DATA12_to_PCIE_2_1.PIPERX0DATA[12]" output="PCIE_2_1.PIPERX0DATA[12]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA13" name="BLK-TL-PCIE_2_1.PIPERX0DATA13_to_PCIE_2_1.PIPERX0DATA[13]" output="PCIE_2_1.PIPERX0DATA[13]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA14" name="BLK-TL-PCIE_2_1.PIPERX0DATA14_to_PCIE_2_1.PIPERX0DATA[14]" output="PCIE_2_1.PIPERX0DATA[14]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA15" name="BLK-TL-PCIE_2_1.PIPERX0DATA15_to_PCIE_2_1.PIPERX0DATA[15]" output="PCIE_2_1.PIPERX0DATA[15]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA1" name="BLK-TL-PCIE_2_1.PIPERX0DATA1_to_PCIE_2_1.PIPERX0DATA[1]" output="PCIE_2_1.PIPERX0DATA[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA2" name="BLK-TL-PCIE_2_1.PIPERX0DATA2_to_PCIE_2_1.PIPERX0DATA[2]" output="PCIE_2_1.PIPERX0DATA[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA3" name="BLK-TL-PCIE_2_1.PIPERX0DATA3_to_PCIE_2_1.PIPERX0DATA[3]" output="PCIE_2_1.PIPERX0DATA[3]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA4" name="BLK-TL-PCIE_2_1.PIPERX0DATA4_to_PCIE_2_1.PIPERX0DATA[4]" output="PCIE_2_1.PIPERX0DATA[4]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA5" name="BLK-TL-PCIE_2_1.PIPERX0DATA5_to_PCIE_2_1.PIPERX0DATA[5]" output="PCIE_2_1.PIPERX0DATA[5]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA6" name="BLK-TL-PCIE_2_1.PIPERX0DATA6_to_PCIE_2_1.PIPERX0DATA[6]" output="PCIE_2_1.PIPERX0DATA[6]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA7" name="BLK-TL-PCIE_2_1.PIPERX0DATA7_to_PCIE_2_1.PIPERX0DATA[7]" output="PCIE_2_1.PIPERX0DATA[7]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA8" name="BLK-TL-PCIE_2_1.PIPERX0DATA8_to_PCIE_2_1.PIPERX0DATA[8]" output="PCIE_2_1.PIPERX0DATA[8]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0DATA9" name="BLK-TL-PCIE_2_1.PIPERX0DATA9_to_PCIE_2_1.PIPERX0DATA[9]" output="PCIE_2_1.PIPERX0DATA[9]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0ELECIDLE" name="BLK-TL-PCIE_2_1.PIPERX0ELECIDLE_to_PCIE_2_1.PIPERX0ELECIDLE" output="PCIE_2_1.PIPERX0ELECIDLE"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0PHYSTATUS" name="BLK-TL-PCIE_2_1.PIPERX0PHYSTATUS_to_PCIE_2_1.PIPERX0PHYSTATUS" output="PCIE_2_1.PIPERX0PHYSTATUS"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0STATUS0" name="BLK-TL-PCIE_2_1.PIPERX0STATUS0_to_PCIE_2_1.PIPERX0STATUS[0]" output="PCIE_2_1.PIPERX0STATUS[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0STATUS1" name="BLK-TL-PCIE_2_1.PIPERX0STATUS1_to_PCIE_2_1.PIPERX0STATUS[1]" output="PCIE_2_1.PIPERX0STATUS[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0STATUS2" name="BLK-TL-PCIE_2_1.PIPERX0STATUS2_to_PCIE_2_1.PIPERX0STATUS[2]" output="PCIE_2_1.PIPERX0STATUS[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX0VALID" name="BLK-TL-PCIE_2_1.PIPERX0VALID_to_PCIE_2_1.PIPERX0VALID" output="PCIE_2_1.PIPERX0VALID"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1CHANISALIGNED" name="BLK-TL-PCIE_2_1.PIPERX1CHANISALIGNED_to_PCIE_2_1.PIPERX1CHANISALIGNED" output="PCIE_2_1.PIPERX1CHANISALIGNED"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1CHARISK0" name="BLK-TL-PCIE_2_1.PIPERX1CHARISK0_to_PCIE_2_1.PIPERX1CHARISK[0]" output="PCIE_2_1.PIPERX1CHARISK[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1CHARISK1" name="BLK-TL-PCIE_2_1.PIPERX1CHARISK1_to_PCIE_2_1.PIPERX1CHARISK[1]" output="PCIE_2_1.PIPERX1CHARISK[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA0" name="BLK-TL-PCIE_2_1.PIPERX1DATA0_to_PCIE_2_1.PIPERX1DATA[0]" output="PCIE_2_1.PIPERX1DATA[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA10" name="BLK-TL-PCIE_2_1.PIPERX1DATA10_to_PCIE_2_1.PIPERX1DATA[10]" output="PCIE_2_1.PIPERX1DATA[10]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA11" name="BLK-TL-PCIE_2_1.PIPERX1DATA11_to_PCIE_2_1.PIPERX1DATA[11]" output="PCIE_2_1.PIPERX1DATA[11]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA12" name="BLK-TL-PCIE_2_1.PIPERX1DATA12_to_PCIE_2_1.PIPERX1DATA[12]" output="PCIE_2_1.PIPERX1DATA[12]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA13" name="BLK-TL-PCIE_2_1.PIPERX1DATA13_to_PCIE_2_1.PIPERX1DATA[13]" output="PCIE_2_1.PIPERX1DATA[13]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA14" name="BLK-TL-PCIE_2_1.PIPERX1DATA14_to_PCIE_2_1.PIPERX1DATA[14]" output="PCIE_2_1.PIPERX1DATA[14]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA15" name="BLK-TL-PCIE_2_1.PIPERX1DATA15_to_PCIE_2_1.PIPERX1DATA[15]" output="PCIE_2_1.PIPERX1DATA[15]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA1" name="BLK-TL-PCIE_2_1.PIPERX1DATA1_to_PCIE_2_1.PIPERX1DATA[1]" output="PCIE_2_1.PIPERX1DATA[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA2" name="BLK-TL-PCIE_2_1.PIPERX1DATA2_to_PCIE_2_1.PIPERX1DATA[2]" output="PCIE_2_1.PIPERX1DATA[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA3" name="BLK-TL-PCIE_2_1.PIPERX1DATA3_to_PCIE_2_1.PIPERX1DATA[3]" output="PCIE_2_1.PIPERX1DATA[3]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA4" name="BLK-TL-PCIE_2_1.PIPERX1DATA4_to_PCIE_2_1.PIPERX1DATA[4]" output="PCIE_2_1.PIPERX1DATA[4]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA5" name="BLK-TL-PCIE_2_1.PIPERX1DATA5_to_PCIE_2_1.PIPERX1DATA[5]" output="PCIE_2_1.PIPERX1DATA[5]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA6" name="BLK-TL-PCIE_2_1.PIPERX1DATA6_to_PCIE_2_1.PIPERX1DATA[6]" output="PCIE_2_1.PIPERX1DATA[6]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA7" name="BLK-TL-PCIE_2_1.PIPERX1DATA7_to_PCIE_2_1.PIPERX1DATA[7]" output="PCIE_2_1.PIPERX1DATA[7]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA8" name="BLK-TL-PCIE_2_1.PIPERX1DATA8_to_PCIE_2_1.PIPERX1DATA[8]" output="PCIE_2_1.PIPERX1DATA[8]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1DATA9" name="BLK-TL-PCIE_2_1.PIPERX1DATA9_to_PCIE_2_1.PIPERX1DATA[9]" output="PCIE_2_1.PIPERX1DATA[9]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1ELECIDLE" name="BLK-TL-PCIE_2_1.PIPERX1ELECIDLE_to_PCIE_2_1.PIPERX1ELECIDLE" output="PCIE_2_1.PIPERX1ELECIDLE"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1PHYSTATUS" name="BLK-TL-PCIE_2_1.PIPERX1PHYSTATUS_to_PCIE_2_1.PIPERX1PHYSTATUS" output="PCIE_2_1.PIPERX1PHYSTATUS"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1STATUS0" name="BLK-TL-PCIE_2_1.PIPERX1STATUS0_to_PCIE_2_1.PIPERX1STATUS[0]" output="PCIE_2_1.PIPERX1STATUS[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1STATUS1" name="BLK-TL-PCIE_2_1.PIPERX1STATUS1_to_PCIE_2_1.PIPERX1STATUS[1]" output="PCIE_2_1.PIPERX1STATUS[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1STATUS2" name="BLK-TL-PCIE_2_1.PIPERX1STATUS2_to_PCIE_2_1.PIPERX1STATUS[2]" output="PCIE_2_1.PIPERX1STATUS[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX1VALID" name="BLK-TL-PCIE_2_1.PIPERX1VALID_to_PCIE_2_1.PIPERX1VALID" output="PCIE_2_1.PIPERX1VALID"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2CHANISALIGNED" name="BLK-TL-PCIE_2_1.PIPERX2CHANISALIGNED_to_PCIE_2_1.PIPERX2CHANISALIGNED" output="PCIE_2_1.PIPERX2CHANISALIGNED"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2CHARISK0" name="BLK-TL-PCIE_2_1.PIPERX2CHARISK0_to_PCIE_2_1.PIPERX2CHARISK[0]" output="PCIE_2_1.PIPERX2CHARISK[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2CHARISK1" name="BLK-TL-PCIE_2_1.PIPERX2CHARISK1_to_PCIE_2_1.PIPERX2CHARISK[1]" output="PCIE_2_1.PIPERX2CHARISK[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA0" name="BLK-TL-PCIE_2_1.PIPERX2DATA0_to_PCIE_2_1.PIPERX2DATA[0]" output="PCIE_2_1.PIPERX2DATA[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA10" name="BLK-TL-PCIE_2_1.PIPERX2DATA10_to_PCIE_2_1.PIPERX2DATA[10]" output="PCIE_2_1.PIPERX2DATA[10]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA11" name="BLK-TL-PCIE_2_1.PIPERX2DATA11_to_PCIE_2_1.PIPERX2DATA[11]" output="PCIE_2_1.PIPERX2DATA[11]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA12" name="BLK-TL-PCIE_2_1.PIPERX2DATA12_to_PCIE_2_1.PIPERX2DATA[12]" output="PCIE_2_1.PIPERX2DATA[12]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA13" name="BLK-TL-PCIE_2_1.PIPERX2DATA13_to_PCIE_2_1.PIPERX2DATA[13]" output="PCIE_2_1.PIPERX2DATA[13]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA14" name="BLK-TL-PCIE_2_1.PIPERX2DATA14_to_PCIE_2_1.PIPERX2DATA[14]" output="PCIE_2_1.PIPERX2DATA[14]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA15" name="BLK-TL-PCIE_2_1.PIPERX2DATA15_to_PCIE_2_1.PIPERX2DATA[15]" output="PCIE_2_1.PIPERX2DATA[15]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA1" name="BLK-TL-PCIE_2_1.PIPERX2DATA1_to_PCIE_2_1.PIPERX2DATA[1]" output="PCIE_2_1.PIPERX2DATA[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA2" name="BLK-TL-PCIE_2_1.PIPERX2DATA2_to_PCIE_2_1.PIPERX2DATA[2]" output="PCIE_2_1.PIPERX2DATA[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA3" name="BLK-TL-PCIE_2_1.PIPERX2DATA3_to_PCIE_2_1.PIPERX2DATA[3]" output="PCIE_2_1.PIPERX2DATA[3]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA4" name="BLK-TL-PCIE_2_1.PIPERX2DATA4_to_PCIE_2_1.PIPERX2DATA[4]" output="PCIE_2_1.PIPERX2DATA[4]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA5" name="BLK-TL-PCIE_2_1.PIPERX2DATA5_to_PCIE_2_1.PIPERX2DATA[5]" output="PCIE_2_1.PIPERX2DATA[5]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA6" name="BLK-TL-PCIE_2_1.PIPERX2DATA6_to_PCIE_2_1.PIPERX2DATA[6]" output="PCIE_2_1.PIPERX2DATA[6]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA7" name="BLK-TL-PCIE_2_1.PIPERX2DATA7_to_PCIE_2_1.PIPERX2DATA[7]" output="PCIE_2_1.PIPERX2DATA[7]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA8" name="BLK-TL-PCIE_2_1.PIPERX2DATA8_to_PCIE_2_1.PIPERX2DATA[8]" output="PCIE_2_1.PIPERX2DATA[8]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2DATA9" name="BLK-TL-PCIE_2_1.PIPERX2DATA9_to_PCIE_2_1.PIPERX2DATA[9]" output="PCIE_2_1.PIPERX2DATA[9]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2ELECIDLE" name="BLK-TL-PCIE_2_1.PIPERX2ELECIDLE_to_PCIE_2_1.PIPERX2ELECIDLE" output="PCIE_2_1.PIPERX2ELECIDLE"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2PHYSTATUS" name="BLK-TL-PCIE_2_1.PIPERX2PHYSTATUS_to_PCIE_2_1.PIPERX2PHYSTATUS" output="PCIE_2_1.PIPERX2PHYSTATUS"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2STATUS0" name="BLK-TL-PCIE_2_1.PIPERX2STATUS0_to_PCIE_2_1.PIPERX2STATUS[0]" output="PCIE_2_1.PIPERX2STATUS[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2STATUS1" name="BLK-TL-PCIE_2_1.PIPERX2STATUS1_to_PCIE_2_1.PIPERX2STATUS[1]" output="PCIE_2_1.PIPERX2STATUS[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2STATUS2" name="BLK-TL-PCIE_2_1.PIPERX2STATUS2_to_PCIE_2_1.PIPERX2STATUS[2]" output="PCIE_2_1.PIPERX2STATUS[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX2VALID" name="BLK-TL-PCIE_2_1.PIPERX2VALID_to_PCIE_2_1.PIPERX2VALID" output="PCIE_2_1.PIPERX2VALID"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3CHANISALIGNED" name="BLK-TL-PCIE_2_1.PIPERX3CHANISALIGNED_to_PCIE_2_1.PIPERX3CHANISALIGNED" output="PCIE_2_1.PIPERX3CHANISALIGNED"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3CHARISK0" name="BLK-TL-PCIE_2_1.PIPERX3CHARISK0_to_PCIE_2_1.PIPERX3CHARISK[0]" output="PCIE_2_1.PIPERX3CHARISK[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3CHARISK1" name="BLK-TL-PCIE_2_1.PIPERX3CHARISK1_to_PCIE_2_1.PIPERX3CHARISK[1]" output="PCIE_2_1.PIPERX3CHARISK[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA0" name="BLK-TL-PCIE_2_1.PIPERX3DATA0_to_PCIE_2_1.PIPERX3DATA[0]" output="PCIE_2_1.PIPERX3DATA[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA10" name="BLK-TL-PCIE_2_1.PIPERX3DATA10_to_PCIE_2_1.PIPERX3DATA[10]" output="PCIE_2_1.PIPERX3DATA[10]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA11" name="BLK-TL-PCIE_2_1.PIPERX3DATA11_to_PCIE_2_1.PIPERX3DATA[11]" output="PCIE_2_1.PIPERX3DATA[11]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA12" name="BLK-TL-PCIE_2_1.PIPERX3DATA12_to_PCIE_2_1.PIPERX3DATA[12]" output="PCIE_2_1.PIPERX3DATA[12]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA13" name="BLK-TL-PCIE_2_1.PIPERX3DATA13_to_PCIE_2_1.PIPERX3DATA[13]" output="PCIE_2_1.PIPERX3DATA[13]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA14" name="BLK-TL-PCIE_2_1.PIPERX3DATA14_to_PCIE_2_1.PIPERX3DATA[14]" output="PCIE_2_1.PIPERX3DATA[14]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA15" name="BLK-TL-PCIE_2_1.PIPERX3DATA15_to_PCIE_2_1.PIPERX3DATA[15]" output="PCIE_2_1.PIPERX3DATA[15]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA1" name="BLK-TL-PCIE_2_1.PIPERX3DATA1_to_PCIE_2_1.PIPERX3DATA[1]" output="PCIE_2_1.PIPERX3DATA[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA2" name="BLK-TL-PCIE_2_1.PIPERX3DATA2_to_PCIE_2_1.PIPERX3DATA[2]" output="PCIE_2_1.PIPERX3DATA[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA3" name="BLK-TL-PCIE_2_1.PIPERX3DATA3_to_PCIE_2_1.PIPERX3DATA[3]" output="PCIE_2_1.PIPERX3DATA[3]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA4" name="BLK-TL-PCIE_2_1.PIPERX3DATA4_to_PCIE_2_1.PIPERX3DATA[4]" output="PCIE_2_1.PIPERX3DATA[4]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA5" name="BLK-TL-PCIE_2_1.PIPERX3DATA5_to_PCIE_2_1.PIPERX3DATA[5]" output="PCIE_2_1.PIPERX3DATA[5]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA6" name="BLK-TL-PCIE_2_1.PIPERX3DATA6_to_PCIE_2_1.PIPERX3DATA[6]" output="PCIE_2_1.PIPERX3DATA[6]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA7" name="BLK-TL-PCIE_2_1.PIPERX3DATA7_to_PCIE_2_1.PIPERX3DATA[7]" output="PCIE_2_1.PIPERX3DATA[7]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA8" name="BLK-TL-PCIE_2_1.PIPERX3DATA8_to_PCIE_2_1.PIPERX3DATA[8]" output="PCIE_2_1.PIPERX3DATA[8]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3DATA9" name="BLK-TL-PCIE_2_1.PIPERX3DATA9_to_PCIE_2_1.PIPERX3DATA[9]" output="PCIE_2_1.PIPERX3DATA[9]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3ELECIDLE" name="BLK-TL-PCIE_2_1.PIPERX3ELECIDLE_to_PCIE_2_1.PIPERX3ELECIDLE" output="PCIE_2_1.PIPERX3ELECIDLE"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3PHYSTATUS" name="BLK-TL-PCIE_2_1.PIPERX3PHYSTATUS_to_PCIE_2_1.PIPERX3PHYSTATUS" output="PCIE_2_1.PIPERX3PHYSTATUS"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3STATUS0" name="BLK-TL-PCIE_2_1.PIPERX3STATUS0_to_PCIE_2_1.PIPERX3STATUS[0]" output="PCIE_2_1.PIPERX3STATUS[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3STATUS1" name="BLK-TL-PCIE_2_1.PIPERX3STATUS1_to_PCIE_2_1.PIPERX3STATUS[1]" output="PCIE_2_1.PIPERX3STATUS[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3STATUS2" name="BLK-TL-PCIE_2_1.PIPERX3STATUS2_to_PCIE_2_1.PIPERX3STATUS[2]" output="PCIE_2_1.PIPERX3STATUS[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX3VALID" name="BLK-TL-PCIE_2_1.PIPERX3VALID_to_PCIE_2_1.PIPERX3VALID" output="PCIE_2_1.PIPERX3VALID"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4CHANISALIGNED" name="BLK-TL-PCIE_2_1.PIPERX4CHANISALIGNED_to_PCIE_2_1.PIPERX4CHANISALIGNED" output="PCIE_2_1.PIPERX4CHANISALIGNED"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4CHARISK0" name="BLK-TL-PCIE_2_1.PIPERX4CHARISK0_to_PCIE_2_1.PIPERX4CHARISK[0]" output="PCIE_2_1.PIPERX4CHARISK[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4CHARISK1" name="BLK-TL-PCIE_2_1.PIPERX4CHARISK1_to_PCIE_2_1.PIPERX4CHARISK[1]" output="PCIE_2_1.PIPERX4CHARISK[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA0" name="BLK-TL-PCIE_2_1.PIPERX4DATA0_to_PCIE_2_1.PIPERX4DATA[0]" output="PCIE_2_1.PIPERX4DATA[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA10" name="BLK-TL-PCIE_2_1.PIPERX4DATA10_to_PCIE_2_1.PIPERX4DATA[10]" output="PCIE_2_1.PIPERX4DATA[10]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA11" name="BLK-TL-PCIE_2_1.PIPERX4DATA11_to_PCIE_2_1.PIPERX4DATA[11]" output="PCIE_2_1.PIPERX4DATA[11]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA12" name="BLK-TL-PCIE_2_1.PIPERX4DATA12_to_PCIE_2_1.PIPERX4DATA[12]" output="PCIE_2_1.PIPERX4DATA[12]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA13" name="BLK-TL-PCIE_2_1.PIPERX4DATA13_to_PCIE_2_1.PIPERX4DATA[13]" output="PCIE_2_1.PIPERX4DATA[13]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA14" name="BLK-TL-PCIE_2_1.PIPERX4DATA14_to_PCIE_2_1.PIPERX4DATA[14]" output="PCIE_2_1.PIPERX4DATA[14]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA15" name="BLK-TL-PCIE_2_1.PIPERX4DATA15_to_PCIE_2_1.PIPERX4DATA[15]" output="PCIE_2_1.PIPERX4DATA[15]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA1" name="BLK-TL-PCIE_2_1.PIPERX4DATA1_to_PCIE_2_1.PIPERX4DATA[1]" output="PCIE_2_1.PIPERX4DATA[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA2" name="BLK-TL-PCIE_2_1.PIPERX4DATA2_to_PCIE_2_1.PIPERX4DATA[2]" output="PCIE_2_1.PIPERX4DATA[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA3" name="BLK-TL-PCIE_2_1.PIPERX4DATA3_to_PCIE_2_1.PIPERX4DATA[3]" output="PCIE_2_1.PIPERX4DATA[3]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA4" name="BLK-TL-PCIE_2_1.PIPERX4DATA4_to_PCIE_2_1.PIPERX4DATA[4]" output="PCIE_2_1.PIPERX4DATA[4]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA5" name="BLK-TL-PCIE_2_1.PIPERX4DATA5_to_PCIE_2_1.PIPERX4DATA[5]" output="PCIE_2_1.PIPERX4DATA[5]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA6" name="BLK-TL-PCIE_2_1.PIPERX4DATA6_to_PCIE_2_1.PIPERX4DATA[6]" output="PCIE_2_1.PIPERX4DATA[6]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA7" name="BLK-TL-PCIE_2_1.PIPERX4DATA7_to_PCIE_2_1.PIPERX4DATA[7]" output="PCIE_2_1.PIPERX4DATA[7]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA8" name="BLK-TL-PCIE_2_1.PIPERX4DATA8_to_PCIE_2_1.PIPERX4DATA[8]" output="PCIE_2_1.PIPERX4DATA[8]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4DATA9" name="BLK-TL-PCIE_2_1.PIPERX4DATA9_to_PCIE_2_1.PIPERX4DATA[9]" output="PCIE_2_1.PIPERX4DATA[9]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4ELECIDLE" name="BLK-TL-PCIE_2_1.PIPERX4ELECIDLE_to_PCIE_2_1.PIPERX4ELECIDLE" output="PCIE_2_1.PIPERX4ELECIDLE"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4PHYSTATUS" name="BLK-TL-PCIE_2_1.PIPERX4PHYSTATUS_to_PCIE_2_1.PIPERX4PHYSTATUS" output="PCIE_2_1.PIPERX4PHYSTATUS"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4STATUS0" name="BLK-TL-PCIE_2_1.PIPERX4STATUS0_to_PCIE_2_1.PIPERX4STATUS[0]" output="PCIE_2_1.PIPERX4STATUS[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4STATUS1" name="BLK-TL-PCIE_2_1.PIPERX4STATUS1_to_PCIE_2_1.PIPERX4STATUS[1]" output="PCIE_2_1.PIPERX4STATUS[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4STATUS2" name="BLK-TL-PCIE_2_1.PIPERX4STATUS2_to_PCIE_2_1.PIPERX4STATUS[2]" output="PCIE_2_1.PIPERX4STATUS[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX4VALID" name="BLK-TL-PCIE_2_1.PIPERX4VALID_to_PCIE_2_1.PIPERX4VALID" output="PCIE_2_1.PIPERX4VALID"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5CHANISALIGNED" name="BLK-TL-PCIE_2_1.PIPERX5CHANISALIGNED_to_PCIE_2_1.PIPERX5CHANISALIGNED" output="PCIE_2_1.PIPERX5CHANISALIGNED"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5CHARISK0" name="BLK-TL-PCIE_2_1.PIPERX5CHARISK0_to_PCIE_2_1.PIPERX5CHARISK[0]" output="PCIE_2_1.PIPERX5CHARISK[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5CHARISK1" name="BLK-TL-PCIE_2_1.PIPERX5CHARISK1_to_PCIE_2_1.PIPERX5CHARISK[1]" output="PCIE_2_1.PIPERX5CHARISK[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA0" name="BLK-TL-PCIE_2_1.PIPERX5DATA0_to_PCIE_2_1.PIPERX5DATA[0]" output="PCIE_2_1.PIPERX5DATA[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA10" name="BLK-TL-PCIE_2_1.PIPERX5DATA10_to_PCIE_2_1.PIPERX5DATA[10]" output="PCIE_2_1.PIPERX5DATA[10]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA11" name="BLK-TL-PCIE_2_1.PIPERX5DATA11_to_PCIE_2_1.PIPERX5DATA[11]" output="PCIE_2_1.PIPERX5DATA[11]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA12" name="BLK-TL-PCIE_2_1.PIPERX5DATA12_to_PCIE_2_1.PIPERX5DATA[12]" output="PCIE_2_1.PIPERX5DATA[12]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA13" name="BLK-TL-PCIE_2_1.PIPERX5DATA13_to_PCIE_2_1.PIPERX5DATA[13]" output="PCIE_2_1.PIPERX5DATA[13]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA14" name="BLK-TL-PCIE_2_1.PIPERX5DATA14_to_PCIE_2_1.PIPERX5DATA[14]" output="PCIE_2_1.PIPERX5DATA[14]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA15" name="BLK-TL-PCIE_2_1.PIPERX5DATA15_to_PCIE_2_1.PIPERX5DATA[15]" output="PCIE_2_1.PIPERX5DATA[15]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA1" name="BLK-TL-PCIE_2_1.PIPERX5DATA1_to_PCIE_2_1.PIPERX5DATA[1]" output="PCIE_2_1.PIPERX5DATA[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA2" name="BLK-TL-PCIE_2_1.PIPERX5DATA2_to_PCIE_2_1.PIPERX5DATA[2]" output="PCIE_2_1.PIPERX5DATA[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA3" name="BLK-TL-PCIE_2_1.PIPERX5DATA3_to_PCIE_2_1.PIPERX5DATA[3]" output="PCIE_2_1.PIPERX5DATA[3]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA4" name="BLK-TL-PCIE_2_1.PIPERX5DATA4_to_PCIE_2_1.PIPERX5DATA[4]" output="PCIE_2_1.PIPERX5DATA[4]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA5" name="BLK-TL-PCIE_2_1.PIPERX5DATA5_to_PCIE_2_1.PIPERX5DATA[5]" output="PCIE_2_1.PIPERX5DATA[5]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA6" name="BLK-TL-PCIE_2_1.PIPERX5DATA6_to_PCIE_2_1.PIPERX5DATA[6]" output="PCIE_2_1.PIPERX5DATA[6]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA7" name="BLK-TL-PCIE_2_1.PIPERX5DATA7_to_PCIE_2_1.PIPERX5DATA[7]" output="PCIE_2_1.PIPERX5DATA[7]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA8" name="BLK-TL-PCIE_2_1.PIPERX5DATA8_to_PCIE_2_1.PIPERX5DATA[8]" output="PCIE_2_1.PIPERX5DATA[8]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5DATA9" name="BLK-TL-PCIE_2_1.PIPERX5DATA9_to_PCIE_2_1.PIPERX5DATA[9]" output="PCIE_2_1.PIPERX5DATA[9]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5ELECIDLE" name="BLK-TL-PCIE_2_1.PIPERX5ELECIDLE_to_PCIE_2_1.PIPERX5ELECIDLE" output="PCIE_2_1.PIPERX5ELECIDLE"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5PHYSTATUS" name="BLK-TL-PCIE_2_1.PIPERX5PHYSTATUS_to_PCIE_2_1.PIPERX5PHYSTATUS" output="PCIE_2_1.PIPERX5PHYSTATUS"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5STATUS0" name="BLK-TL-PCIE_2_1.PIPERX5STATUS0_to_PCIE_2_1.PIPERX5STATUS[0]" output="PCIE_2_1.PIPERX5STATUS[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5STATUS1" name="BLK-TL-PCIE_2_1.PIPERX5STATUS1_to_PCIE_2_1.PIPERX5STATUS[1]" output="PCIE_2_1.PIPERX5STATUS[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5STATUS2" name="BLK-TL-PCIE_2_1.PIPERX5STATUS2_to_PCIE_2_1.PIPERX5STATUS[2]" output="PCIE_2_1.PIPERX5STATUS[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX5VALID" name="BLK-TL-PCIE_2_1.PIPERX5VALID_to_PCIE_2_1.PIPERX5VALID" output="PCIE_2_1.PIPERX5VALID"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6CHANISALIGNED" name="BLK-TL-PCIE_2_1.PIPERX6CHANISALIGNED_to_PCIE_2_1.PIPERX6CHANISALIGNED" output="PCIE_2_1.PIPERX6CHANISALIGNED"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6CHARISK0" name="BLK-TL-PCIE_2_1.PIPERX6CHARISK0_to_PCIE_2_1.PIPERX6CHARISK[0]" output="PCIE_2_1.PIPERX6CHARISK[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6CHARISK1" name="BLK-TL-PCIE_2_1.PIPERX6CHARISK1_to_PCIE_2_1.PIPERX6CHARISK[1]" output="PCIE_2_1.PIPERX6CHARISK[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA0" name="BLK-TL-PCIE_2_1.PIPERX6DATA0_to_PCIE_2_1.PIPERX6DATA[0]" output="PCIE_2_1.PIPERX6DATA[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA10" name="BLK-TL-PCIE_2_1.PIPERX6DATA10_to_PCIE_2_1.PIPERX6DATA[10]" output="PCIE_2_1.PIPERX6DATA[10]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA11" name="BLK-TL-PCIE_2_1.PIPERX6DATA11_to_PCIE_2_1.PIPERX6DATA[11]" output="PCIE_2_1.PIPERX6DATA[11]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA12" name="BLK-TL-PCIE_2_1.PIPERX6DATA12_to_PCIE_2_1.PIPERX6DATA[12]" output="PCIE_2_1.PIPERX6DATA[12]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA13" name="BLK-TL-PCIE_2_1.PIPERX6DATA13_to_PCIE_2_1.PIPERX6DATA[13]" output="PCIE_2_1.PIPERX6DATA[13]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA14" name="BLK-TL-PCIE_2_1.PIPERX6DATA14_to_PCIE_2_1.PIPERX6DATA[14]" output="PCIE_2_1.PIPERX6DATA[14]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA15" name="BLK-TL-PCIE_2_1.PIPERX6DATA15_to_PCIE_2_1.PIPERX6DATA[15]" output="PCIE_2_1.PIPERX6DATA[15]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA1" name="BLK-TL-PCIE_2_1.PIPERX6DATA1_to_PCIE_2_1.PIPERX6DATA[1]" output="PCIE_2_1.PIPERX6DATA[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA2" name="BLK-TL-PCIE_2_1.PIPERX6DATA2_to_PCIE_2_1.PIPERX6DATA[2]" output="PCIE_2_1.PIPERX6DATA[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA3" name="BLK-TL-PCIE_2_1.PIPERX6DATA3_to_PCIE_2_1.PIPERX6DATA[3]" output="PCIE_2_1.PIPERX6DATA[3]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA4" name="BLK-TL-PCIE_2_1.PIPERX6DATA4_to_PCIE_2_1.PIPERX6DATA[4]" output="PCIE_2_1.PIPERX6DATA[4]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA5" name="BLK-TL-PCIE_2_1.PIPERX6DATA5_to_PCIE_2_1.PIPERX6DATA[5]" output="PCIE_2_1.PIPERX6DATA[5]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA6" name="BLK-TL-PCIE_2_1.PIPERX6DATA6_to_PCIE_2_1.PIPERX6DATA[6]" output="PCIE_2_1.PIPERX6DATA[6]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA7" name="BLK-TL-PCIE_2_1.PIPERX6DATA7_to_PCIE_2_1.PIPERX6DATA[7]" output="PCIE_2_1.PIPERX6DATA[7]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA8" name="BLK-TL-PCIE_2_1.PIPERX6DATA8_to_PCIE_2_1.PIPERX6DATA[8]" output="PCIE_2_1.PIPERX6DATA[8]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6DATA9" name="BLK-TL-PCIE_2_1.PIPERX6DATA9_to_PCIE_2_1.PIPERX6DATA[9]" output="PCIE_2_1.PIPERX6DATA[9]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6ELECIDLE" name="BLK-TL-PCIE_2_1.PIPERX6ELECIDLE_to_PCIE_2_1.PIPERX6ELECIDLE" output="PCIE_2_1.PIPERX6ELECIDLE"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6PHYSTATUS" name="BLK-TL-PCIE_2_1.PIPERX6PHYSTATUS_to_PCIE_2_1.PIPERX6PHYSTATUS" output="PCIE_2_1.PIPERX6PHYSTATUS"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6STATUS0" name="BLK-TL-PCIE_2_1.PIPERX6STATUS0_to_PCIE_2_1.PIPERX6STATUS[0]" output="PCIE_2_1.PIPERX6STATUS[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6STATUS1" name="BLK-TL-PCIE_2_1.PIPERX6STATUS1_to_PCIE_2_1.PIPERX6STATUS[1]" output="PCIE_2_1.PIPERX6STATUS[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6STATUS2" name="BLK-TL-PCIE_2_1.PIPERX6STATUS2_to_PCIE_2_1.PIPERX6STATUS[2]" output="PCIE_2_1.PIPERX6STATUS[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX6VALID" name="BLK-TL-PCIE_2_1.PIPERX6VALID_to_PCIE_2_1.PIPERX6VALID" output="PCIE_2_1.PIPERX6VALID"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7CHANISALIGNED" name="BLK-TL-PCIE_2_1.PIPERX7CHANISALIGNED_to_PCIE_2_1.PIPERX7CHANISALIGNED" output="PCIE_2_1.PIPERX7CHANISALIGNED"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7CHARISK0" name="BLK-TL-PCIE_2_1.PIPERX7CHARISK0_to_PCIE_2_1.PIPERX7CHARISK[0]" output="PCIE_2_1.PIPERX7CHARISK[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7CHARISK1" name="BLK-TL-PCIE_2_1.PIPERX7CHARISK1_to_PCIE_2_1.PIPERX7CHARISK[1]" output="PCIE_2_1.PIPERX7CHARISK[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA0" name="BLK-TL-PCIE_2_1.PIPERX7DATA0_to_PCIE_2_1.PIPERX7DATA[0]" output="PCIE_2_1.PIPERX7DATA[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA10" name="BLK-TL-PCIE_2_1.PIPERX7DATA10_to_PCIE_2_1.PIPERX7DATA[10]" output="PCIE_2_1.PIPERX7DATA[10]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA11" name="BLK-TL-PCIE_2_1.PIPERX7DATA11_to_PCIE_2_1.PIPERX7DATA[11]" output="PCIE_2_1.PIPERX7DATA[11]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA12" name="BLK-TL-PCIE_2_1.PIPERX7DATA12_to_PCIE_2_1.PIPERX7DATA[12]" output="PCIE_2_1.PIPERX7DATA[12]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA13" name="BLK-TL-PCIE_2_1.PIPERX7DATA13_to_PCIE_2_1.PIPERX7DATA[13]" output="PCIE_2_1.PIPERX7DATA[13]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA14" name="BLK-TL-PCIE_2_1.PIPERX7DATA14_to_PCIE_2_1.PIPERX7DATA[14]" output="PCIE_2_1.PIPERX7DATA[14]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA15" name="BLK-TL-PCIE_2_1.PIPERX7DATA15_to_PCIE_2_1.PIPERX7DATA[15]" output="PCIE_2_1.PIPERX7DATA[15]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA1" name="BLK-TL-PCIE_2_1.PIPERX7DATA1_to_PCIE_2_1.PIPERX7DATA[1]" output="PCIE_2_1.PIPERX7DATA[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA2" name="BLK-TL-PCIE_2_1.PIPERX7DATA2_to_PCIE_2_1.PIPERX7DATA[2]" output="PCIE_2_1.PIPERX7DATA[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA3" name="BLK-TL-PCIE_2_1.PIPERX7DATA3_to_PCIE_2_1.PIPERX7DATA[3]" output="PCIE_2_1.PIPERX7DATA[3]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA4" name="BLK-TL-PCIE_2_1.PIPERX7DATA4_to_PCIE_2_1.PIPERX7DATA[4]" output="PCIE_2_1.PIPERX7DATA[4]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA5" name="BLK-TL-PCIE_2_1.PIPERX7DATA5_to_PCIE_2_1.PIPERX7DATA[5]" output="PCIE_2_1.PIPERX7DATA[5]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA6" name="BLK-TL-PCIE_2_1.PIPERX7DATA6_to_PCIE_2_1.PIPERX7DATA[6]" output="PCIE_2_1.PIPERX7DATA[6]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA7" name="BLK-TL-PCIE_2_1.PIPERX7DATA7_to_PCIE_2_1.PIPERX7DATA[7]" output="PCIE_2_1.PIPERX7DATA[7]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA8" name="BLK-TL-PCIE_2_1.PIPERX7DATA8_to_PCIE_2_1.PIPERX7DATA[8]" output="PCIE_2_1.PIPERX7DATA[8]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7DATA9" name="BLK-TL-PCIE_2_1.PIPERX7DATA9_to_PCIE_2_1.PIPERX7DATA[9]" output="PCIE_2_1.PIPERX7DATA[9]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7ELECIDLE" name="BLK-TL-PCIE_2_1.PIPERX7ELECIDLE_to_PCIE_2_1.PIPERX7ELECIDLE" output="PCIE_2_1.PIPERX7ELECIDLE"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7PHYSTATUS" name="BLK-TL-PCIE_2_1.PIPERX7PHYSTATUS_to_PCIE_2_1.PIPERX7PHYSTATUS" output="PCIE_2_1.PIPERX7PHYSTATUS"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7STATUS0" name="BLK-TL-PCIE_2_1.PIPERX7STATUS0_to_PCIE_2_1.PIPERX7STATUS[0]" output="PCIE_2_1.PIPERX7STATUS[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7STATUS1" name="BLK-TL-PCIE_2_1.PIPERX7STATUS1_to_PCIE_2_1.PIPERX7STATUS[1]" output="PCIE_2_1.PIPERX7STATUS[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7STATUS2" name="BLK-TL-PCIE_2_1.PIPERX7STATUS2_to_PCIE_2_1.PIPERX7STATUS[2]" output="PCIE_2_1.PIPERX7STATUS[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PIPERX7VALID" name="BLK-TL-PCIE_2_1.PIPERX7VALID_to_PCIE_2_1.PIPERX7VALID" output="PCIE_2_1.PIPERX7VALID"/>
        <direct input="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE0" name="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE0_to_PCIE_2_1.PL2DIRECTEDLSTATE[0]" output="PCIE_2_1.PL2DIRECTEDLSTATE[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE1" name="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE1_to_PCIE_2_1.PL2DIRECTEDLSTATE[1]" output="PCIE_2_1.PL2DIRECTEDLSTATE[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE2" name="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE2_to_PCIE_2_1.PL2DIRECTEDLSTATE[2]" output="PCIE_2_1.PL2DIRECTEDLSTATE[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE3" name="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE3_to_PCIE_2_1.PL2DIRECTEDLSTATE[3]" output="PCIE_2_1.PL2DIRECTEDLSTATE[3]"/>
        <direct input="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE4" name="BLK-TL-PCIE_2_1.PL2DIRECTEDLSTATE4_to_PCIE_2_1.PL2DIRECTEDLSTATE[4]" output="PCIE_2_1.PL2DIRECTEDLSTATE[4]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDBGMODE0" name="BLK-TL-PCIE_2_1.PLDBGMODE0_to_PCIE_2_1.PLDBGMODE[0]" output="PCIE_2_1.PLDBGMODE[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDBGMODE1" name="BLK-TL-PCIE_2_1.PLDBGMODE1_to_PCIE_2_1.PLDBGMODE[1]" output="PCIE_2_1.PLDBGMODE[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDBGMODE2" name="BLK-TL-PCIE_2_1.PLDBGMODE2_to_PCIE_2_1.PLDBGMODE[2]" output="PCIE_2_1.PLDBGMODE[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLINKAUTON" name="BLK-TL-PCIE_2_1.PLDIRECTEDLINKAUTON_to_PCIE_2_1.PLDIRECTEDLINKAUTON" output="PCIE_2_1.PLDIRECTEDLINKAUTON"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLINKCHANGE0" name="BLK-TL-PCIE_2_1.PLDIRECTEDLINKCHANGE0_to_PCIE_2_1.PLDIRECTEDLINKCHANGE[0]" output="PCIE_2_1.PLDIRECTEDLINKCHANGE[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLINKCHANGE1" name="BLK-TL-PCIE_2_1.PLDIRECTEDLINKCHANGE1_to_PCIE_2_1.PLDIRECTEDLINKCHANGE[1]" output="PCIE_2_1.PLDIRECTEDLINKCHANGE[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLINKSPEED" name="BLK-TL-PCIE_2_1.PLDIRECTEDLINKSPEED_to_PCIE_2_1.PLDIRECTEDLINKSPEED" output="PCIE_2_1.PLDIRECTEDLINKSPEED"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLINKWIDTH0" name="BLK-TL-PCIE_2_1.PLDIRECTEDLINKWIDTH0_to_PCIE_2_1.PLDIRECTEDLINKWIDTH[0]" output="PCIE_2_1.PLDIRECTEDLINKWIDTH[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLINKWIDTH1" name="BLK-TL-PCIE_2_1.PLDIRECTEDLINKWIDTH1_to_PCIE_2_1.PLDIRECTEDLINKWIDTH[1]" output="PCIE_2_1.PLDIRECTEDLINKWIDTH[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEWVLD" name="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEWVLD_to_PCIE_2_1.PLDIRECTEDLTSSMNEWVLD" output="PCIE_2_1.PLDIRECTEDLTSSMNEWVLD"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW0" name="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW0_to_PCIE_2_1.PLDIRECTEDLTSSMNEW[0]" output="PCIE_2_1.PLDIRECTEDLTSSMNEW[0]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW1" name="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW1_to_PCIE_2_1.PLDIRECTEDLTSSMNEW[1]" output="PCIE_2_1.PLDIRECTEDLTSSMNEW[1]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW2" name="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW2_to_PCIE_2_1.PLDIRECTEDLTSSMNEW[2]" output="PCIE_2_1.PLDIRECTEDLTSSMNEW[2]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW3" name="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW3_to_PCIE_2_1.PLDIRECTEDLTSSMNEW[3]" output="PCIE_2_1.PLDIRECTEDLTSSMNEW[3]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW4" name="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW4_to_PCIE_2_1.PLDIRECTEDLTSSMNEW[4]" output="PCIE_2_1.PLDIRECTEDLTSSMNEW[4]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW5" name="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMNEW5_to_PCIE_2_1.PLDIRECTEDLTSSMNEW[5]" output="PCIE_2_1.PLDIRECTEDLTSSMNEW[5]"/>
        <direct input="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMSTALL" name="BLK-TL-PCIE_2_1.PLDIRECTEDLTSSMSTALL_to_PCIE_2_1.PLDIRECTEDLTSSMSTALL" output="PCIE_2_1.PLDIRECTEDLTSSMSTALL"/>
        <direct input="BLK-TL-PCIE_2_1.PLDOWNSTREAMDEEMPHSOURCE" name="BLK-TL-PCIE_2_1.PLDOWNSTREAMDEEMPHSOURCE_to_PCIE_2_1.PLDOWNSTREAMDEEMPHSOURCE" output="PCIE_2_1.PLDOWNSTREAMDEEMPHSOURCE"/>
        <direct input="BLK-TL-PCIE_2_1.PLRSTN" name="BLK-TL-PCIE_2_1.PLRSTN_to_PCIE_2_1.PLRSTN" output="PCIE_2_1.PLRSTN"/>
        <direct input="BLK-TL-PCIE_2_1.PLTRANSMITHOTRST" name="BLK-TL-PCIE_2_1.PLTRANSMITHOTRST_to_PCIE_2_1.PLTRANSMITHOTRST" output="PCIE_2_1.PLTRANSMITHOTRST"/>
        <direct input="BLK-TL-PCIE_2_1.PLUPSTREAMPREFERDEEMPH" name="BLK-TL-PCIE_2_1.PLUPSTREAMPREFERDEEMPH_to_PCIE_2_1.PLUPSTREAMPREFERDEEMPH" output="PCIE_2_1.PLUPSTREAMPREFERDEEMPH"/>
        <direct input="BLK-TL-PCIE_2_1.SYSRSTN" name="BLK-TL-PCIE_2_1.SYSRSTN_to_PCIE_2_1.SYSRSTN" output="PCIE_2_1.SYSRSTN"/>
        <direct input="BLK-TL-PCIE_2_1.TL2ASPMSUSPENDCREDITCHECK" name="BLK-TL-PCIE_2_1.TL2ASPMSUSPENDCREDITCHECK_to_PCIE_2_1.TL2ASPMSUSPENDCREDITCHECK" output="PCIE_2_1.TL2ASPMSUSPENDCREDITCHECK"/>
        <direct input="BLK-TL-PCIE_2_1.TL2PPMSUSPENDREQ" name="BLK-TL-PCIE_2_1.TL2PPMSUSPENDREQ_to_PCIE_2_1.TL2PPMSUSPENDREQ" output="PCIE_2_1.TL2PPMSUSPENDREQ"/>
        <direct input="BLK-TL-PCIE_2_1.TLRSTN" name="BLK-TL-PCIE_2_1.TLRSTN_to_PCIE_2_1.TLRSTN" output="PCIE_2_1.TLRSTN"/>
        <direct input="BLK-TL-PCIE_2_1.TRNFCSEL0" name="BLK-TL-PCIE_2_1.TRNFCSEL0_to_PCIE_2_1.TRNFCSEL[0]" output="PCIE_2_1.TRNFCSEL[0]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNFCSEL1" name="BLK-TL-PCIE_2_1.TRNFCSEL1_to_PCIE_2_1.TRNFCSEL[1]" output="PCIE_2_1.TRNFCSEL[1]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNFCSEL2" name="BLK-TL-PCIE_2_1.TRNFCSEL2_to_PCIE_2_1.TRNFCSEL[2]" output="PCIE_2_1.TRNFCSEL[2]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNRDSTRDY" name="BLK-TL-PCIE_2_1.TRNRDSTRDY_to_PCIE_2_1.TRNRDSTRDY" output="PCIE_2_1.TRNRDSTRDY"/>
        <direct input="BLK-TL-PCIE_2_1.TRNRFCPRET" name="BLK-TL-PCIE_2_1.TRNRFCPRET_to_PCIE_2_1.TRNRFCPRET" output="PCIE_2_1.TRNRFCPRET"/>
        <direct input="BLK-TL-PCIE_2_1.TRNRNPOK" name="BLK-TL-PCIE_2_1.TRNRNPOK_to_PCIE_2_1.TRNRNPOK" output="PCIE_2_1.TRNRNPOK"/>
        <direct input="BLK-TL-PCIE_2_1.TRNRNPREQ" name="BLK-TL-PCIE_2_1.TRNRNPREQ_to_PCIE_2_1.TRNRNPREQ" output="PCIE_2_1.TRNRNPREQ"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTCFGGNT" name="BLK-TL-PCIE_2_1.TRNTCFGGNT_to_PCIE_2_1.TRNTCFGGNT" output="PCIE_2_1.TRNTCFGGNT"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA0" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA0_to_PCIE_2_1.TRNTDLLPDATA[0]" output="PCIE_2_1.TRNTDLLPDATA[0]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA10" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA10_to_PCIE_2_1.TRNTDLLPDATA[10]" output="PCIE_2_1.TRNTDLLPDATA[10]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA11" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA11_to_PCIE_2_1.TRNTDLLPDATA[11]" output="PCIE_2_1.TRNTDLLPDATA[11]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA12" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA12_to_PCIE_2_1.TRNTDLLPDATA[12]" output="PCIE_2_1.TRNTDLLPDATA[12]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA13" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA13_to_PCIE_2_1.TRNTDLLPDATA[13]" output="PCIE_2_1.TRNTDLLPDATA[13]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA14" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA14_to_PCIE_2_1.TRNTDLLPDATA[14]" output="PCIE_2_1.TRNTDLLPDATA[14]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA15" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA15_to_PCIE_2_1.TRNTDLLPDATA[15]" output="PCIE_2_1.TRNTDLLPDATA[15]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA16" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA16_to_PCIE_2_1.TRNTDLLPDATA[16]" output="PCIE_2_1.TRNTDLLPDATA[16]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA17" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA17_to_PCIE_2_1.TRNTDLLPDATA[17]" output="PCIE_2_1.TRNTDLLPDATA[17]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA18" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA18_to_PCIE_2_1.TRNTDLLPDATA[18]" output="PCIE_2_1.TRNTDLLPDATA[18]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA19" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA19_to_PCIE_2_1.TRNTDLLPDATA[19]" output="PCIE_2_1.TRNTDLLPDATA[19]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA1" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA1_to_PCIE_2_1.TRNTDLLPDATA[1]" output="PCIE_2_1.TRNTDLLPDATA[1]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA20" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA20_to_PCIE_2_1.TRNTDLLPDATA[20]" output="PCIE_2_1.TRNTDLLPDATA[20]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA21" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA21_to_PCIE_2_1.TRNTDLLPDATA[21]" output="PCIE_2_1.TRNTDLLPDATA[21]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA22" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA22_to_PCIE_2_1.TRNTDLLPDATA[22]" output="PCIE_2_1.TRNTDLLPDATA[22]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA23" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA23_to_PCIE_2_1.TRNTDLLPDATA[23]" output="PCIE_2_1.TRNTDLLPDATA[23]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA24" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA24_to_PCIE_2_1.TRNTDLLPDATA[24]" output="PCIE_2_1.TRNTDLLPDATA[24]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA25" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA25_to_PCIE_2_1.TRNTDLLPDATA[25]" output="PCIE_2_1.TRNTDLLPDATA[25]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA26" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA26_to_PCIE_2_1.TRNTDLLPDATA[26]" output="PCIE_2_1.TRNTDLLPDATA[26]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA27" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA27_to_PCIE_2_1.TRNTDLLPDATA[27]" output="PCIE_2_1.TRNTDLLPDATA[27]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA28" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA28_to_PCIE_2_1.TRNTDLLPDATA[28]" output="PCIE_2_1.TRNTDLLPDATA[28]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA29" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA29_to_PCIE_2_1.TRNTDLLPDATA[29]" output="PCIE_2_1.TRNTDLLPDATA[29]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA2" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA2_to_PCIE_2_1.TRNTDLLPDATA[2]" output="PCIE_2_1.TRNTDLLPDATA[2]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA30" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA30_to_PCIE_2_1.TRNTDLLPDATA[30]" output="PCIE_2_1.TRNTDLLPDATA[30]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA31" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA31_to_PCIE_2_1.TRNTDLLPDATA[31]" output="PCIE_2_1.TRNTDLLPDATA[31]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA3" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA3_to_PCIE_2_1.TRNTDLLPDATA[3]" output="PCIE_2_1.TRNTDLLPDATA[3]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA4" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA4_to_PCIE_2_1.TRNTDLLPDATA[4]" output="PCIE_2_1.TRNTDLLPDATA[4]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA5" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA5_to_PCIE_2_1.TRNTDLLPDATA[5]" output="PCIE_2_1.TRNTDLLPDATA[5]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA6" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA6_to_PCIE_2_1.TRNTDLLPDATA[6]" output="PCIE_2_1.TRNTDLLPDATA[6]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA7" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA7_to_PCIE_2_1.TRNTDLLPDATA[7]" output="PCIE_2_1.TRNTDLLPDATA[7]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA8" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA8_to_PCIE_2_1.TRNTDLLPDATA[8]" output="PCIE_2_1.TRNTDLLPDATA[8]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPDATA9" name="BLK-TL-PCIE_2_1.TRNTDLLPDATA9_to_PCIE_2_1.TRNTDLLPDATA[9]" output="PCIE_2_1.TRNTDLLPDATA[9]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTDLLPSRCRDY" name="BLK-TL-PCIE_2_1.TRNTDLLPSRCRDY_to_PCIE_2_1.TRNTDLLPSRCRDY" output="PCIE_2_1.TRNTDLLPSRCRDY"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD0" name="BLK-TL-PCIE_2_1.TRNTD0_to_PCIE_2_1.TRNTD[0]" output="PCIE_2_1.TRNTD[0]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD100" name="BLK-TL-PCIE_2_1.TRNTD100_to_PCIE_2_1.TRNTD[100]" output="PCIE_2_1.TRNTD[100]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD101" name="BLK-TL-PCIE_2_1.TRNTD101_to_PCIE_2_1.TRNTD[101]" output="PCIE_2_1.TRNTD[101]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD102" name="BLK-TL-PCIE_2_1.TRNTD102_to_PCIE_2_1.TRNTD[102]" output="PCIE_2_1.TRNTD[102]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD103" name="BLK-TL-PCIE_2_1.TRNTD103_to_PCIE_2_1.TRNTD[103]" output="PCIE_2_1.TRNTD[103]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD104" name="BLK-TL-PCIE_2_1.TRNTD104_to_PCIE_2_1.TRNTD[104]" output="PCIE_2_1.TRNTD[104]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD105" name="BLK-TL-PCIE_2_1.TRNTD105_to_PCIE_2_1.TRNTD[105]" output="PCIE_2_1.TRNTD[105]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD106" name="BLK-TL-PCIE_2_1.TRNTD106_to_PCIE_2_1.TRNTD[106]" output="PCIE_2_1.TRNTD[106]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD107" name="BLK-TL-PCIE_2_1.TRNTD107_to_PCIE_2_1.TRNTD[107]" output="PCIE_2_1.TRNTD[107]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD108" name="BLK-TL-PCIE_2_1.TRNTD108_to_PCIE_2_1.TRNTD[108]" output="PCIE_2_1.TRNTD[108]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD109" name="BLK-TL-PCIE_2_1.TRNTD109_to_PCIE_2_1.TRNTD[109]" output="PCIE_2_1.TRNTD[109]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD10" name="BLK-TL-PCIE_2_1.TRNTD10_to_PCIE_2_1.TRNTD[10]" output="PCIE_2_1.TRNTD[10]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD110" name="BLK-TL-PCIE_2_1.TRNTD110_to_PCIE_2_1.TRNTD[110]" output="PCIE_2_1.TRNTD[110]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD111" name="BLK-TL-PCIE_2_1.TRNTD111_to_PCIE_2_1.TRNTD[111]" output="PCIE_2_1.TRNTD[111]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD112" name="BLK-TL-PCIE_2_1.TRNTD112_to_PCIE_2_1.TRNTD[112]" output="PCIE_2_1.TRNTD[112]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD113" name="BLK-TL-PCIE_2_1.TRNTD113_to_PCIE_2_1.TRNTD[113]" output="PCIE_2_1.TRNTD[113]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD114" name="BLK-TL-PCIE_2_1.TRNTD114_to_PCIE_2_1.TRNTD[114]" output="PCIE_2_1.TRNTD[114]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD115" name="BLK-TL-PCIE_2_1.TRNTD115_to_PCIE_2_1.TRNTD[115]" output="PCIE_2_1.TRNTD[115]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD116" name="BLK-TL-PCIE_2_1.TRNTD116_to_PCIE_2_1.TRNTD[116]" output="PCIE_2_1.TRNTD[116]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD117" name="BLK-TL-PCIE_2_1.TRNTD117_to_PCIE_2_1.TRNTD[117]" output="PCIE_2_1.TRNTD[117]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD118" name="BLK-TL-PCIE_2_1.TRNTD118_to_PCIE_2_1.TRNTD[118]" output="PCIE_2_1.TRNTD[118]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD119" name="BLK-TL-PCIE_2_1.TRNTD119_to_PCIE_2_1.TRNTD[119]" output="PCIE_2_1.TRNTD[119]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD11" name="BLK-TL-PCIE_2_1.TRNTD11_to_PCIE_2_1.TRNTD[11]" output="PCIE_2_1.TRNTD[11]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD120" name="BLK-TL-PCIE_2_1.TRNTD120_to_PCIE_2_1.TRNTD[120]" output="PCIE_2_1.TRNTD[120]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD121" name="BLK-TL-PCIE_2_1.TRNTD121_to_PCIE_2_1.TRNTD[121]" output="PCIE_2_1.TRNTD[121]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD122" name="BLK-TL-PCIE_2_1.TRNTD122_to_PCIE_2_1.TRNTD[122]" output="PCIE_2_1.TRNTD[122]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD123" name="BLK-TL-PCIE_2_1.TRNTD123_to_PCIE_2_1.TRNTD[123]" output="PCIE_2_1.TRNTD[123]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD124" name="BLK-TL-PCIE_2_1.TRNTD124_to_PCIE_2_1.TRNTD[124]" output="PCIE_2_1.TRNTD[124]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD125" name="BLK-TL-PCIE_2_1.TRNTD125_to_PCIE_2_1.TRNTD[125]" output="PCIE_2_1.TRNTD[125]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD126" name="BLK-TL-PCIE_2_1.TRNTD126_to_PCIE_2_1.TRNTD[126]" output="PCIE_2_1.TRNTD[126]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD127" name="BLK-TL-PCIE_2_1.TRNTD127_to_PCIE_2_1.TRNTD[127]" output="PCIE_2_1.TRNTD[127]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD12" name="BLK-TL-PCIE_2_1.TRNTD12_to_PCIE_2_1.TRNTD[12]" output="PCIE_2_1.TRNTD[12]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD13" name="BLK-TL-PCIE_2_1.TRNTD13_to_PCIE_2_1.TRNTD[13]" output="PCIE_2_1.TRNTD[13]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD14" name="BLK-TL-PCIE_2_1.TRNTD14_to_PCIE_2_1.TRNTD[14]" output="PCIE_2_1.TRNTD[14]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD15" name="BLK-TL-PCIE_2_1.TRNTD15_to_PCIE_2_1.TRNTD[15]" output="PCIE_2_1.TRNTD[15]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD16" name="BLK-TL-PCIE_2_1.TRNTD16_to_PCIE_2_1.TRNTD[16]" output="PCIE_2_1.TRNTD[16]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD17" name="BLK-TL-PCIE_2_1.TRNTD17_to_PCIE_2_1.TRNTD[17]" output="PCIE_2_1.TRNTD[17]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD18" name="BLK-TL-PCIE_2_1.TRNTD18_to_PCIE_2_1.TRNTD[18]" output="PCIE_2_1.TRNTD[18]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD19" name="BLK-TL-PCIE_2_1.TRNTD19_to_PCIE_2_1.TRNTD[19]" output="PCIE_2_1.TRNTD[19]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD1" name="BLK-TL-PCIE_2_1.TRNTD1_to_PCIE_2_1.TRNTD[1]" output="PCIE_2_1.TRNTD[1]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD20" name="BLK-TL-PCIE_2_1.TRNTD20_to_PCIE_2_1.TRNTD[20]" output="PCIE_2_1.TRNTD[20]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD21" name="BLK-TL-PCIE_2_1.TRNTD21_to_PCIE_2_1.TRNTD[21]" output="PCIE_2_1.TRNTD[21]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD22" name="BLK-TL-PCIE_2_1.TRNTD22_to_PCIE_2_1.TRNTD[22]" output="PCIE_2_1.TRNTD[22]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD23" name="BLK-TL-PCIE_2_1.TRNTD23_to_PCIE_2_1.TRNTD[23]" output="PCIE_2_1.TRNTD[23]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD24" name="BLK-TL-PCIE_2_1.TRNTD24_to_PCIE_2_1.TRNTD[24]" output="PCIE_2_1.TRNTD[24]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD25" name="BLK-TL-PCIE_2_1.TRNTD25_to_PCIE_2_1.TRNTD[25]" output="PCIE_2_1.TRNTD[25]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD26" name="BLK-TL-PCIE_2_1.TRNTD26_to_PCIE_2_1.TRNTD[26]" output="PCIE_2_1.TRNTD[26]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD27" name="BLK-TL-PCIE_2_1.TRNTD27_to_PCIE_2_1.TRNTD[27]" output="PCIE_2_1.TRNTD[27]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD28" name="BLK-TL-PCIE_2_1.TRNTD28_to_PCIE_2_1.TRNTD[28]" output="PCIE_2_1.TRNTD[28]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD29" name="BLK-TL-PCIE_2_1.TRNTD29_to_PCIE_2_1.TRNTD[29]" output="PCIE_2_1.TRNTD[29]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD2" name="BLK-TL-PCIE_2_1.TRNTD2_to_PCIE_2_1.TRNTD[2]" output="PCIE_2_1.TRNTD[2]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD30" name="BLK-TL-PCIE_2_1.TRNTD30_to_PCIE_2_1.TRNTD[30]" output="PCIE_2_1.TRNTD[30]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD31" name="BLK-TL-PCIE_2_1.TRNTD31_to_PCIE_2_1.TRNTD[31]" output="PCIE_2_1.TRNTD[31]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD32" name="BLK-TL-PCIE_2_1.TRNTD32_to_PCIE_2_1.TRNTD[32]" output="PCIE_2_1.TRNTD[32]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD33" name="BLK-TL-PCIE_2_1.TRNTD33_to_PCIE_2_1.TRNTD[33]" output="PCIE_2_1.TRNTD[33]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD34" name="BLK-TL-PCIE_2_1.TRNTD34_to_PCIE_2_1.TRNTD[34]" output="PCIE_2_1.TRNTD[34]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD35" name="BLK-TL-PCIE_2_1.TRNTD35_to_PCIE_2_1.TRNTD[35]" output="PCIE_2_1.TRNTD[35]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD36" name="BLK-TL-PCIE_2_1.TRNTD36_to_PCIE_2_1.TRNTD[36]" output="PCIE_2_1.TRNTD[36]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD37" name="BLK-TL-PCIE_2_1.TRNTD37_to_PCIE_2_1.TRNTD[37]" output="PCIE_2_1.TRNTD[37]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD38" name="BLK-TL-PCIE_2_1.TRNTD38_to_PCIE_2_1.TRNTD[38]" output="PCIE_2_1.TRNTD[38]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD39" name="BLK-TL-PCIE_2_1.TRNTD39_to_PCIE_2_1.TRNTD[39]" output="PCIE_2_1.TRNTD[39]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD3" name="BLK-TL-PCIE_2_1.TRNTD3_to_PCIE_2_1.TRNTD[3]" output="PCIE_2_1.TRNTD[3]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD40" name="BLK-TL-PCIE_2_1.TRNTD40_to_PCIE_2_1.TRNTD[40]" output="PCIE_2_1.TRNTD[40]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD41" name="BLK-TL-PCIE_2_1.TRNTD41_to_PCIE_2_1.TRNTD[41]" output="PCIE_2_1.TRNTD[41]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD42" name="BLK-TL-PCIE_2_1.TRNTD42_to_PCIE_2_1.TRNTD[42]" output="PCIE_2_1.TRNTD[42]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD43" name="BLK-TL-PCIE_2_1.TRNTD43_to_PCIE_2_1.TRNTD[43]" output="PCIE_2_1.TRNTD[43]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD44" name="BLK-TL-PCIE_2_1.TRNTD44_to_PCIE_2_1.TRNTD[44]" output="PCIE_2_1.TRNTD[44]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD45" name="BLK-TL-PCIE_2_1.TRNTD45_to_PCIE_2_1.TRNTD[45]" output="PCIE_2_1.TRNTD[45]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD46" name="BLK-TL-PCIE_2_1.TRNTD46_to_PCIE_2_1.TRNTD[46]" output="PCIE_2_1.TRNTD[46]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD47" name="BLK-TL-PCIE_2_1.TRNTD47_to_PCIE_2_1.TRNTD[47]" output="PCIE_2_1.TRNTD[47]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD48" name="BLK-TL-PCIE_2_1.TRNTD48_to_PCIE_2_1.TRNTD[48]" output="PCIE_2_1.TRNTD[48]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD49" name="BLK-TL-PCIE_2_1.TRNTD49_to_PCIE_2_1.TRNTD[49]" output="PCIE_2_1.TRNTD[49]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD4" name="BLK-TL-PCIE_2_1.TRNTD4_to_PCIE_2_1.TRNTD[4]" output="PCIE_2_1.TRNTD[4]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD50" name="BLK-TL-PCIE_2_1.TRNTD50_to_PCIE_2_1.TRNTD[50]" output="PCIE_2_1.TRNTD[50]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD51" name="BLK-TL-PCIE_2_1.TRNTD51_to_PCIE_2_1.TRNTD[51]" output="PCIE_2_1.TRNTD[51]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD52" name="BLK-TL-PCIE_2_1.TRNTD52_to_PCIE_2_1.TRNTD[52]" output="PCIE_2_1.TRNTD[52]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD53" name="BLK-TL-PCIE_2_1.TRNTD53_to_PCIE_2_1.TRNTD[53]" output="PCIE_2_1.TRNTD[53]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD54" name="BLK-TL-PCIE_2_1.TRNTD54_to_PCIE_2_1.TRNTD[54]" output="PCIE_2_1.TRNTD[54]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD55" name="BLK-TL-PCIE_2_1.TRNTD55_to_PCIE_2_1.TRNTD[55]" output="PCIE_2_1.TRNTD[55]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD56" name="BLK-TL-PCIE_2_1.TRNTD56_to_PCIE_2_1.TRNTD[56]" output="PCIE_2_1.TRNTD[56]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD57" name="BLK-TL-PCIE_2_1.TRNTD57_to_PCIE_2_1.TRNTD[57]" output="PCIE_2_1.TRNTD[57]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD58" name="BLK-TL-PCIE_2_1.TRNTD58_to_PCIE_2_1.TRNTD[58]" output="PCIE_2_1.TRNTD[58]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD59" name="BLK-TL-PCIE_2_1.TRNTD59_to_PCIE_2_1.TRNTD[59]" output="PCIE_2_1.TRNTD[59]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD5" name="BLK-TL-PCIE_2_1.TRNTD5_to_PCIE_2_1.TRNTD[5]" output="PCIE_2_1.TRNTD[5]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD60" name="BLK-TL-PCIE_2_1.TRNTD60_to_PCIE_2_1.TRNTD[60]" output="PCIE_2_1.TRNTD[60]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD61" name="BLK-TL-PCIE_2_1.TRNTD61_to_PCIE_2_1.TRNTD[61]" output="PCIE_2_1.TRNTD[61]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD62" name="BLK-TL-PCIE_2_1.TRNTD62_to_PCIE_2_1.TRNTD[62]" output="PCIE_2_1.TRNTD[62]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD63" name="BLK-TL-PCIE_2_1.TRNTD63_to_PCIE_2_1.TRNTD[63]" output="PCIE_2_1.TRNTD[63]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD64" name="BLK-TL-PCIE_2_1.TRNTD64_to_PCIE_2_1.TRNTD[64]" output="PCIE_2_1.TRNTD[64]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD65" name="BLK-TL-PCIE_2_1.TRNTD65_to_PCIE_2_1.TRNTD[65]" output="PCIE_2_1.TRNTD[65]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD66" name="BLK-TL-PCIE_2_1.TRNTD66_to_PCIE_2_1.TRNTD[66]" output="PCIE_2_1.TRNTD[66]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD67" name="BLK-TL-PCIE_2_1.TRNTD67_to_PCIE_2_1.TRNTD[67]" output="PCIE_2_1.TRNTD[67]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD68" name="BLK-TL-PCIE_2_1.TRNTD68_to_PCIE_2_1.TRNTD[68]" output="PCIE_2_1.TRNTD[68]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD69" name="BLK-TL-PCIE_2_1.TRNTD69_to_PCIE_2_1.TRNTD[69]" output="PCIE_2_1.TRNTD[69]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD6" name="BLK-TL-PCIE_2_1.TRNTD6_to_PCIE_2_1.TRNTD[6]" output="PCIE_2_1.TRNTD[6]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD70" name="BLK-TL-PCIE_2_1.TRNTD70_to_PCIE_2_1.TRNTD[70]" output="PCIE_2_1.TRNTD[70]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD71" name="BLK-TL-PCIE_2_1.TRNTD71_to_PCIE_2_1.TRNTD[71]" output="PCIE_2_1.TRNTD[71]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD72" name="BLK-TL-PCIE_2_1.TRNTD72_to_PCIE_2_1.TRNTD[72]" output="PCIE_2_1.TRNTD[72]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD73" name="BLK-TL-PCIE_2_1.TRNTD73_to_PCIE_2_1.TRNTD[73]" output="PCIE_2_1.TRNTD[73]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD74" name="BLK-TL-PCIE_2_1.TRNTD74_to_PCIE_2_1.TRNTD[74]" output="PCIE_2_1.TRNTD[74]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD75" name="BLK-TL-PCIE_2_1.TRNTD75_to_PCIE_2_1.TRNTD[75]" output="PCIE_2_1.TRNTD[75]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD76" name="BLK-TL-PCIE_2_1.TRNTD76_to_PCIE_2_1.TRNTD[76]" output="PCIE_2_1.TRNTD[76]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD77" name="BLK-TL-PCIE_2_1.TRNTD77_to_PCIE_2_1.TRNTD[77]" output="PCIE_2_1.TRNTD[77]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD78" name="BLK-TL-PCIE_2_1.TRNTD78_to_PCIE_2_1.TRNTD[78]" output="PCIE_2_1.TRNTD[78]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD79" name="BLK-TL-PCIE_2_1.TRNTD79_to_PCIE_2_1.TRNTD[79]" output="PCIE_2_1.TRNTD[79]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD7" name="BLK-TL-PCIE_2_1.TRNTD7_to_PCIE_2_1.TRNTD[7]" output="PCIE_2_1.TRNTD[7]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD80" name="BLK-TL-PCIE_2_1.TRNTD80_to_PCIE_2_1.TRNTD[80]" output="PCIE_2_1.TRNTD[80]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD81" name="BLK-TL-PCIE_2_1.TRNTD81_to_PCIE_2_1.TRNTD[81]" output="PCIE_2_1.TRNTD[81]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD82" name="BLK-TL-PCIE_2_1.TRNTD82_to_PCIE_2_1.TRNTD[82]" output="PCIE_2_1.TRNTD[82]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD83" name="BLK-TL-PCIE_2_1.TRNTD83_to_PCIE_2_1.TRNTD[83]" output="PCIE_2_1.TRNTD[83]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD84" name="BLK-TL-PCIE_2_1.TRNTD84_to_PCIE_2_1.TRNTD[84]" output="PCIE_2_1.TRNTD[84]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD85" name="BLK-TL-PCIE_2_1.TRNTD85_to_PCIE_2_1.TRNTD[85]" output="PCIE_2_1.TRNTD[85]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD86" name="BLK-TL-PCIE_2_1.TRNTD86_to_PCIE_2_1.TRNTD[86]" output="PCIE_2_1.TRNTD[86]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD87" name="BLK-TL-PCIE_2_1.TRNTD87_to_PCIE_2_1.TRNTD[87]" output="PCIE_2_1.TRNTD[87]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD88" name="BLK-TL-PCIE_2_1.TRNTD88_to_PCIE_2_1.TRNTD[88]" output="PCIE_2_1.TRNTD[88]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD89" name="BLK-TL-PCIE_2_1.TRNTD89_to_PCIE_2_1.TRNTD[89]" output="PCIE_2_1.TRNTD[89]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD8" name="BLK-TL-PCIE_2_1.TRNTD8_to_PCIE_2_1.TRNTD[8]" output="PCIE_2_1.TRNTD[8]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD90" name="BLK-TL-PCIE_2_1.TRNTD90_to_PCIE_2_1.TRNTD[90]" output="PCIE_2_1.TRNTD[90]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD91" name="BLK-TL-PCIE_2_1.TRNTD91_to_PCIE_2_1.TRNTD[91]" output="PCIE_2_1.TRNTD[91]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD92" name="BLK-TL-PCIE_2_1.TRNTD92_to_PCIE_2_1.TRNTD[92]" output="PCIE_2_1.TRNTD[92]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD93" name="BLK-TL-PCIE_2_1.TRNTD93_to_PCIE_2_1.TRNTD[93]" output="PCIE_2_1.TRNTD[93]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD94" name="BLK-TL-PCIE_2_1.TRNTD94_to_PCIE_2_1.TRNTD[94]" output="PCIE_2_1.TRNTD[94]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD95" name="BLK-TL-PCIE_2_1.TRNTD95_to_PCIE_2_1.TRNTD[95]" output="PCIE_2_1.TRNTD[95]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD96" name="BLK-TL-PCIE_2_1.TRNTD96_to_PCIE_2_1.TRNTD[96]" output="PCIE_2_1.TRNTD[96]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD97" name="BLK-TL-PCIE_2_1.TRNTD97_to_PCIE_2_1.TRNTD[97]" output="PCIE_2_1.TRNTD[97]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD98" name="BLK-TL-PCIE_2_1.TRNTD98_to_PCIE_2_1.TRNTD[98]" output="PCIE_2_1.TRNTD[98]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD99" name="BLK-TL-PCIE_2_1.TRNTD99_to_PCIE_2_1.TRNTD[99]" output="PCIE_2_1.TRNTD[99]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTD9" name="BLK-TL-PCIE_2_1.TRNTD9_to_PCIE_2_1.TRNTD[9]" output="PCIE_2_1.TRNTD[9]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTECRCGEN" name="BLK-TL-PCIE_2_1.TRNTECRCGEN_to_PCIE_2_1.TRNTECRCGEN" output="PCIE_2_1.TRNTECRCGEN"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTEOF" name="BLK-TL-PCIE_2_1.TRNTEOF_to_PCIE_2_1.TRNTEOF" output="PCIE_2_1.TRNTEOF"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTERRFWD" name="BLK-TL-PCIE_2_1.TRNTERRFWD_to_PCIE_2_1.TRNTERRFWD" output="PCIE_2_1.TRNTERRFWD"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTREM0" name="BLK-TL-PCIE_2_1.TRNTREM0_to_PCIE_2_1.TRNTREM[0]" output="PCIE_2_1.TRNTREM[0]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTREM1" name="BLK-TL-PCIE_2_1.TRNTREM1_to_PCIE_2_1.TRNTREM[1]" output="PCIE_2_1.TRNTREM[1]"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTSOF" name="BLK-TL-PCIE_2_1.TRNTSOF_to_PCIE_2_1.TRNTSOF" output="PCIE_2_1.TRNTSOF"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTSRCDSC" name="BLK-TL-PCIE_2_1.TRNTSRCDSC_to_PCIE_2_1.TRNTSRCDSC" output="PCIE_2_1.TRNTSRCDSC"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTSRCRDY" name="BLK-TL-PCIE_2_1.TRNTSRCRDY_to_PCIE_2_1.TRNTSRCRDY" output="PCIE_2_1.TRNTSRCRDY"/>
        <direct input="BLK-TL-PCIE_2_1.TRNTSTR" name="BLK-TL-PCIE_2_1.TRNTSTR_to_PCIE_2_1.TRNTSTR" output="PCIE_2_1.TRNTSTR"/>
        <direct input="BLK-TL-PCIE_2_1.USERCLK2" name="BLK-TL-PCIE_2_1.USERCLK2_to_PCIE_2_1.USERCLK2" output="PCIE_2_1.USERCLK2"/>
        <direct input="BLK-TL-PCIE_2_1.USERCLK" name="BLK-TL-PCIE_2_1.USERCLK_to_PCIE_2_1.USERCLK" output="PCIE_2_1.USERCLK"/>
      </interconnect>
    </pb_type>
    <pb_type name="SYN-VCC">
      <output name="VCC" num_pins="1"/>
      <pb_type blif_model=".subckt VCC" name="VCC" num_pb="1">
        <output name="VCC" num_pins="1"/>
      </pb_type>
      <interconnect>
        <direct input="VCC.VCC" name="VCC.VCC_to_SYN-VCC.VCC" output="SYN-VCC.VCC">
          <delay_constant in_port="VCC.VCC" max="1e-11" out_port="SYN-VCC.VCC"/>
        </direct>
      </interconnect>
    </pb_type>
    <pb_type name="SYN-GND">
      <output name="GND" num_pins="1"/>
      <pb_type blif_model=".subckt GND" name="GND" num_pb="1">
        <output name="GND" num_pins="1"/>
      </pb_type>
      <interconnect>
        <direct input="GND.GND" name="GND.GND_to_SYN-GND.GND" output="SYN-GND.GND">
          <delay_constant in_port="GND.GND" max="1e-11" out_port="SYN-GND.GND"/>
        </direct>
      </interconnect>
    </pb_type>
  </complexblocklist>
  <layout>
    <auto_layout>
      <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
      <!-- <col type="" startx="0" starty="1" incry="1" priority="100"/> -->
      <!--Fill with 'clb'-->
      <fill type="BLK-TL-CLBLL_L" priority="10"/>
      <!--Column of 'memory' with 'EMPTY' blocks wherever a 'memory' does not fit. Vertical offset by 1 for perimeter.-->
      <col type="BLK-TL-BRAM_L" startx="19" starty="1" priority="20"/>
      <region type="EMPTY" priority="30" startx="35" endx="45" starty="53" endy="155"/>
      <row type="EMPTY" priority="101" starty="26"/>
    </auto_layout>
  </layout> 
  <switchlist>
    <switch Cin="0" Cout="0" R="0.0" Tdel="0.0" name="short" type="short"/>
    <switch Cin="0" Cinternal="5.961999999999999e-09" Cout="0" R="0.0013258925624999999" Tdel="1.86e-10" name="routing_R0.0013258925624999999_C5.961999999999999e-09_Tdel1.86e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.000737319" Tdel="1.34e-10" name="routing_R0.000737319_C0.0_Tdel1.34e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.38e-10" name="routing_R0.0_C0.0_Tdel3.38e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="0.0" name="pass_transistor_R0.0_C0.0_Tdel0.0" type="pass_gate"/>
    <switch Cin="0" Cinternal="1.111e-09" Cout="0" R="0.000424875" Tdel="3.12e-10" name="routing_R0.000424875_C1.111e-09_Tdel3.12e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.24e-10" name="routing_R0.0_C0.0_Tdel1.24e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.09e-10" name="routing_R0.0_C0.0_Tdel2.09e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.0799999999999998e-10" name="routing_R0.0_C0.0_Tdel2.0799999999999998e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.05e-10" name="routing_R0.0_C0.0_Tdel2.05e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.05e-10" name="routing_R0.0_C0.0_Tdel3.05e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.11e-10" name="routing_R0.0_C0.0_Tdel2.11e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.0599999999999999e-10" name="routing_R0.0_C0.0_Tdel2.0599999999999999e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.13e-10" name="routing_R0.0_C0.0_Tdel2.13e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3e-10" name="routing_R0.0_C0.0_Tdel3e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.1399999999999998e-10" name="routing_R0.0_C0.0_Tdel2.1399999999999998e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.91e-10" name="routing_R0.0_C0.0_Tdel1.91e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.6e-11" name="routing_R0.0_C0.0_Tdel9.6e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="7.2e-11" name="routing_R0.0_C0.0_Tdel7.2e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.2800000000000001e-10" name="routing_R0.0_C0.0_Tdel2.2800000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.3800000000000001e-10" name="routing_R0.0_C0.0_Tdel1.3800000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.52e-10" name="routing_R0.0_C0.0_Tdel1.52e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.0799999999999997e-10" name="routing_R0.0_C0.0_Tdel3.0799999999999997e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.1999999999999995e-11" name="routing_R0.0_C0.0_Tdel5.1999999999999995e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.98e-10" name="routing_R0.0_C0.0_Tdel3.98e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.4e-10" name="routing_R0.0_C0.0_Tdel4.4e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="6.650000000000001e-10" name="routing_R0.0_C0.0_Tdel6.650000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.24e-10" name="routing_R0.0_C0.0_Tdel4.24e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.27e-10" name="routing_R0.0_C0.0_Tdel1.27e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.41e-10" name="routing_R0.0_C0.0_Tdel3.41e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.02e-10" name="routing_R0.0_C0.0_Tdel3.02e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0004125" Tdel="0.0" name="routing_R0.0004125_C0.0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0015063124999999998" Tdel="0.0" name="routing_R0.0015063124999999998_C0.0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.49e-10" name="routing_R0.0_C0.0_Tdel2.49e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.19e-10" name="routing_R0.0_C0.0_Tdel1.19e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.26e-10" name="routing_R0.0_C0.0_Tdel1.26e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.65e-10" name="routing_R0.0_C0.0_Tdel2.65e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.62e-10" name="routing_R0.0_C0.0_Tdel2.62e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.59e-10" name="routing_R0.0_C0.0_Tdel2.59e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.55e-10" name="routing_R0.0_C0.0_Tdel2.55e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.08e-10" name="routing_R0.0_C0.0_Tdel1.08e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.11e-10" name="routing_R0.0_C0.0_Tdel1.11e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.13e-10" name="routing_R0.0_C0.0_Tdel1.13e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.51e-10" name="routing_R0.0_C0.0_Tdel2.51e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.48e-10" name="routing_R0.0_C0.0_Tdel2.48e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.53e-10" name="routing_R0.0_C0.0_Tdel2.53e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.56e-10" name="routing_R0.0_C0.0_Tdel2.56e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.57e-10" name="routing_R0.0_C0.0_Tdel2.57e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.6000000000000003e-10" name="routing_R0.0_C0.0_Tdel2.6000000000000003e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.6100000000000003e-10" name="routing_R0.0_C0.0_Tdel2.6100000000000003e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.63e-10" name="routing_R0.0_C0.0_Tdel2.63e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.52e-10" name="routing_R0.0_C0.0_Tdel2.52e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.46e-10" name="routing_R0.0_C0.0_Tdel2.46e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.45e-10" name="routing_R0.0_C0.0_Tdel2.45e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.44e-10" name="routing_R0.0_C0.0_Tdel2.44e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.54e-10" name="routing_R0.0_C0.0_Tdel2.54e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.37e-10" name="routing_R0.0_C0.0_Tdel2.37e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.04e-10" name="routing_R0.0_C0.0_Tdel3.04e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.7600000000000003e-10" name="routing_R0.0_C0.0_Tdel2.7600000000000003e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.59e-10" name="routing_R0.0_C0.0_Tdel4.59e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.5300000000000004e-10" name="routing_R0.0_C0.0_Tdel4.5300000000000004e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.5500000000000003e-10" name="routing_R0.0_C0.0_Tdel4.5500000000000003e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.8e-10" name="routing_R0.0_C0.0_Tdel4.8e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.81e-10" name="routing_R0.0_C0.0_Tdel4.81e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.74e-10" name="routing_R0.0_C0.0_Tdel4.74e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.76e-10" name="routing_R0.0_C0.0_Tdel4.76e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.16e-10" name="routing_R0.0_C0.0_Tdel5.16e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.17e-10" name="routing_R0.0_C0.0_Tdel5.17e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.1e-10" name="routing_R0.0_C0.0_Tdel5.1e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.13e-10" name="routing_R0.0_C0.0_Tdel5.13e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.0299999999999999e-10" name="routing_R0.0_C0.0_Tdel1.0299999999999999e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9e-11" name="routing_R0.0_C0.0_Tdel9e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.7e-11" name="routing_R0.0_C0.0_Tdel9.7e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1e-10" name="routing_R0.0_C0.0_Tdel1e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4e-10" name="routing_R0.0_C0.0_Tdel4e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.15e-10" name="routing_R0.0_C0.0_Tdel2.15e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.41e-10" name="routing_R0.0_C0.0_Tdel2.41e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.31e-10" name="routing_R0.0_C0.0_Tdel2.31e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.81e-10" name="routing_R0.0_C0.0_Tdel2.81e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.01e-10" name="routing_R0.0_C0.0_Tdel1.01e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.5e-11" name="routing_R0.0_C0.0_Tdel9.5e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.0699999999999999e-10" name="routing_R0.0_C0.0_Tdel1.0699999999999999e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.7500000000000003e-10" name="routing_R0.0_C0.0_Tdel2.7500000000000003e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.06e-10" name="routing_R0.0_C0.0_Tdel3.06e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.68e-10" name="routing_R0.0_C0.0_Tdel4.68e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.75e-10" name="routing_R0.0_C0.0_Tdel4.75e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.62e-10" name="routing_R0.0_C0.0_Tdel4.62e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.699999999999999e-10" name="routing_R0.0_C0.0_Tdel4.699999999999999e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.72e-10" name="routing_R0.0_C0.0_Tdel4.72e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.230000000000001e-10" name="routing_R0.0_C0.0_Tdel5.230000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.14e-10" name="routing_R0.0_C0.0_Tdel5.14e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.5199999999999997e-10" name="routing_R0.0_C0.0_Tdel3.5199999999999997e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.78e-10" name="routing_R0.0_C0.0_Tdel4.78e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.67e-10" name="routing_R0.0_C0.0_Tdel2.67e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.2e-10" name="routing_R0.0_C0.0_Tdel1.2e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.18e-10" name="routing_R0.0_C0.0_Tdel1.18e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.23e-10" name="routing_R0.0_C0.0_Tdel2.23e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00104011875" Tdel="7.910000000000001e-10" name="routing_R0.00104011875_C0.0_Tdel7.910000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00104011875" Tdel="8.5e-11" name="routing_R0.00104011875_C0.0_Tdel8.5e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="6.23e-10" name="routing_R0.0_C0.0_Tdel6.23e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="7.94e-10" name="routing_R0.0_C0.0_Tdel7.94e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1040000000000001e-09" name="routing_R0.0_C0.0_Tdel1.1040000000000001e-09" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.93e-10" name="routing_R0.0_C0.0_Tdel5.93e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.124e-09" name="routing_R0.0_C0.0_Tdel1.124e-09" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.7300000000000004e-10" name="routing_R0.0_C0.0_Tdel2.7300000000000004e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.03e-10" name="routing_R0.0_C0.0_Tdel5.03e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.26e-10" name="routing_R0.0_C0.0_Tdel5.26e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.210000000000001e-10" name="routing_R0.0_C0.0_Tdel5.210000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.67e-10" name="routing_R0.0_C0.0_Tdel4.67e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.07e-10" name="routing_R0.0_C0.0_Tdel4.07e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.64e-10" name="routing_R0.0_C0.0_Tdel2.64e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.93e-10" name="routing_R0.0_C0.0_Tdel4.93e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.24e-10" name="routing_R0.0_C0.0_Tdel5.24e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="6.04e-10" name="routing_R0.0_C0.0_Tdel6.04e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.98e-10" name="routing_R0.0_C0.0_Tdel5.98e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="8.36e-10" name="routing_R0.0_C0.0_Tdel8.36e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.32e-10" name="routing_R0.0_C0.0_Tdel4.32e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.5e-10" name="routing_R0.0_C0.0_Tdel3.5e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.26e-10" name="routing_R0.0_C0.0_Tdel4.26e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.96e-10" name="routing_R0.0_C0.0_Tdel1.96e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="7.299999999999999e-11" name="routing_R0.0_C0.0_Tdel7.299999999999999e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.75e-10" name="routing_R0.0_C0.0_Tdel1.75e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.11e-10" name="routing_R0.0_C0.0_Tdel5.11e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.93e-10" name="routing_R0.0_C0.0_Tdel1.93e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014764880625000002" Tdel="1.7799999999999998e-10" name="routing_R0.0014764880625000002_C0.0_Tdel1.7799999999999998e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0034898806249999996" Tdel="1.79e-10" name="routing_R0.0034898806249999996_C0.0_Tdel1.79e-10" type="mux"/>
    <switch Cin="0" Cinternal="7.570000000000001e-09" Cout="0" R="0.0" Tdel="0.0" name="routing_R0.0_C7.570000000000001e-09_Tdel0.0" type="mux"/>
    <switch Cin="0" Cinternal="7.713000000000001e-09" Cout="0" R="0.0016107141875" Tdel="1.3800000000000001e-10" name="routing_R0.0016107141875_C7.713000000000001e-09_Tdel1.3800000000000001e-10" type="mux"/>
    <switch Cin="0" Cinternal="7.485e-09" Cout="0" R="0.00164345225" Tdel="1.7e-10" name="routing_R0.00164345225_C7.485e-09_Tdel1.7e-10" type="mux"/>
    <switch Cin="0" Cinternal="6.3249999999999996e-09" Cout="0" R="0.0033916664374999995" Tdel="1.89e-10" name="routing_R0.0033916664374999995_C6.3249999999999996e-09_Tdel1.89e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.39e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.39e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.404e-09" Cout="0" R="0.0012375" Tdel="1.65e-10" name="routing_R0.0012375_C9.404e-09_Tdel1.65e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.23e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.23e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.24e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.24e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.34e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.34e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.7599999999999999e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.7599999999999999e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.32e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.32e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.8e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.8e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.32e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.32e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.3800000000000001e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.3800000000000001e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.7699999999999998e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.7699999999999998e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.31e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.31e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.89e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.89e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.22e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.22e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.404e-09" Cout="0" R="0.0012375" Tdel="1.6700000000000002e-10" name="routing_R0.0012375_C9.404e-09_Tdel1.6700000000000002e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.33e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.33e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.85e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.85e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.79e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.79e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.31e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.31e-10" type="mux"/>
    <switch Cin="0" Cinternal="1.3478e-08" Cout="0" R="0.0007569375" Tdel="3.01e-10" name="routing_R0.0007569375_C1.3478e-08_Tdel3.01e-10" type="mux"/>
    <switch Cin="0" Cinternal="1.5097e-08" Cout="0" R="0.001915178375" Tdel="1.75e-10" name="routing_R0.001915178375_C1.5097e-08_Tdel1.75e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.7799999999999998e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.7799999999999998e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.75e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.75e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.404e-09" Cout="0" R="0.0012375" Tdel="1.6800000000000001e-10" name="routing_R0.0012375_C9.404e-09_Tdel1.6800000000000001e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.3700000000000002e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.3700000000000002e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.43e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.43e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.3000000000000002e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.3000000000000002e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.4e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.4e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.4e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.4e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.4199999999999997e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.4199999999999997e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1e-12" name="routing_R0.0_C0.0_Tdel1e-12" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3e-11" name="routing_R0.0_C0.0_Tdel3e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.9300000000000004e-10" name="routing_R0.0_C0.0_Tdel3.9300000000000004e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.156e-09" name="routing_R0.0_C0.0_Tdel1.156e-09" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1020000000000001e-09" name="routing_R0.0_C0.0_Tdel1.1020000000000001e-09" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.199999999999999e-11" name="routing_R0.0_C0.0_Tdel9.199999999999999e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="8.300000000000001e-11" name="routing_R0.0_C0.0_Tdel8.300000000000001e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="8.15e-10" name="routing_R0.0_C0.0_Tdel8.15e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.29e-10" name="routing_R0.0_C0.0_Tdel1.29e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.9e-10" name="routing_R0.0_C0.0_Tdel1.9e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0008559375" Tdel="0.0" name="routing_R0.0008559375_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0008600624999999999" Tdel="0.0" name="routing_R0.0008600624999999999_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00023718749999999999" Tdel="0.0" name="routing_R0.00023718749999999999_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00020625" Tdel="3e-12" name="routing_R0.00020625_C0_Tdel3e-12" type="mux"/>
    <switch Cin="0" Cinternal="1.615e-09" Cout="0" R="0.0" Tdel="5.8e-11" name="routing_R0_C1.615e-09_Tdel5.8e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00023718749999999999" Tdel="5e-09" name="routing_R0.00023718749999999999_C0_Tdel5e-09" type="mux"/>
    <switch Cin="0" Cout="0" R="0.000240625" Tdel="0.0" name="routing_R0.000240625_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0001753125" Tdel="0.0" name="routing_R0.0001753125_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.0999999999999999e-11" name="routing_R0_C0.0_Tdel1.0999999999999999e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0013261875000000001" Tdel="0.0" name="routing_R0.0013261875000000001_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.07e-10" name="routing_R0_C0.0_Tdel5.07e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.4399999999999995e-10" name="routing_R0_C0.0_Tdel3.4399999999999995e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.8399999999999995e-10" name="routing_R0_C0.0_Tdel2.8399999999999995e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.12e-10" name="routing_R0_C0.0_Tdel1.12e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.0000000000000005e-12" name="routing_R0_C0.0_Tdel5.0000000000000005e-12" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018529761249999998" Tdel="0.0" name="routing_R0.0018529761249999998_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014279375000000002" Tdel="0.0" name="routing_R0.0014279375000000002_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014045625" Tdel="0.0" name="routing_R0.0014045625_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.18e-10" name="routing_R0_C0.0_Tdel5.18e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.06e-10" name="routing_R0_C0.0_Tdel5.06e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.49e-10" name="routing_R0_C0.0_Tdel3.49e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.8199999999999996e-10" name="routing_R0_C0.0_Tdel2.8199999999999996e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.16e-10" name="routing_R0_C0.0_Tdel1.16e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2e-12" name="routing_R0_C0.0_Tdel2e-12" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018693454999999999" Tdel="0.0" name="routing_R0.0018693454999999999_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001453375" Tdel="0.0" name="routing_R0.001453375_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.51e-10" name="routing_R0_C0.0_Tdel3.51e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1400000000000001e-10" name="routing_R0_C0.0_Tdel1.1400000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018267858125" Tdel="0.0" name="routing_R0.0018267858125_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0006875" Tdel="0.0" name="routing_R0.0006875_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001408" Tdel="0.0" name="routing_R0.001408_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.220000000000001e-10" name="routing_R0_C0.0_Tdel5.220000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.09e-10" name="routing_R0_C0.0_Tdel5.09e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.46e-10" name="routing_R0_C0.0_Tdel3.46e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014636875" Tdel="0.0" name="routing_R0.0014636875_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.31e-10" name="routing_R0_C0.0_Tdel5.31e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.12e-10" name="routing_R0_C0.0_Tdel5.12e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.72e-10" name="routing_R0_C0.0_Tdel3.72e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.03e-10" name="routing_R0_C0.0_Tdel3.03e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.6e-11" name="routing_R0_C0.0_Tdel1.6e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018333335625" Tdel="0.0" name="routing_R0.0018333335625_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.04e-10" name="routing_R0_C0.0_Tdel5.04e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.7e-10" name="routing_R0_C0.0_Tdel3.7e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.3700000000000002e-10" name="routing_R0_C0.0_Tdel1.3700000000000002e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.2999999999999999e-11" name="routing_R0_C0.0_Tdel1.2999999999999999e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018988096875" Tdel="0.0" name="routing_R0.0018988096875_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001401125" Tdel="0.0" name="routing_R0.001401125_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.6799999999999997e-10" name="routing_R0_C0.0_Tdel3.6799999999999997e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.33e-10" name="routing_R0_C0.0_Tdel1.33e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.2e-11" name="routing_R0_C0.0_Tdel1.2e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014176249999999998" Tdel="0.0" name="routing_R0.0014176249999999998_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.4e-10" name="routing_R0_C0.0_Tdel5.4e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.200000000000001e-10" name="routing_R0_C0.0_Tdel5.200000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.77e-10" name="routing_R0_C0.0_Tdel3.77e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.17e-10" name="routing_R0_C0.0_Tdel3.17e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.1999999999999998e-11" name="routing_R0_C0.0_Tdel2.1999999999999998e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001859523875" Tdel="0.0" name="routing_R0.001859523875_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="9.831249999999998e-07" Tdel="1.4e-11" name="routing_R9.831249999999998e-07_C0_Tdel1.4e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00171220225" Tdel="1e-12" name="routing_R0.00171220225_C0_Tdel1e-12" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001337678375" Tdel="1e-12" name="routing_R0.001337678375_C0_Tdel1e-12" type="mux"/>
    <switch Cin="0" Cinternal="1e-12" Cout="0" R="0.0" Tdel="1e-12" name="routing_R0_C1e-12_Tdel1e-12" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1754943508222875e-38" name="routing_R0_C0_Tdel1.1754943508222875e-38" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001375" Tdel="0.0" name="routing_R0.001375_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.3175137499999994e-11" name="routing_R0_C0_Tdel4.3175137499999994e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.375e-13" name="routing_R0_C0_Tdel1.375e-13" type="mux"/>
    <switch Cin=".77e-15" Cout="4e-15" R="551" Tdel="0.178e-9" buf_size="27.645901" mux_trans_size="2.630740" name="buffer" type="mux"/>
  </switchlist>
  <segmentlist>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="dummy" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="unknown" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="263" name="VCC_NET" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="263" name="GND_NET" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="INPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="CLKFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="5" name="BRAM_CASCADE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="25" name="BUFG_CASCADE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="27" name="GCLK" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="7" name="GCLK_OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="GCLK_INPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="52" name="HCLK_CK_IN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BRAM_IMUX" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="25" name="HCLK_COLUMNS" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="17" name="HCLK_ROWS" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="HCLK_ROW_TO_COLUMN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="CCIO_OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="10" name="CCIO_CLK_IN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="PLL_OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="PLL_INPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BYP_ALT" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BYP_BOUNCE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="SS2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BYP_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="14" name="SW6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="10" name="NE6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="FAN_ALT" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="7" name="SW2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="11" name="NW6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="6" name="NE2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="NL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="47" name="LV" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="FAN_BOUNCE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="NR1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="6" name="NW2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="10" name="EE4BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="5" name="EE2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="7" name="NN6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="GFAN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="4" name="SE2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="5" name="WW2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="4" name="WR1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="6" name="SS6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="WL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="NN2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="SL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="10" name="SE6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="EL1BEG_N" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="SR1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="47" name="LV_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="47" name="LH" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="WL1BEG_N" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="3" name="ER1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1</sb>
      <cb type="pattern">1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="21" name="WR1BEG_S" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="11" name="WW4BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="FAN_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="NL1BEG_N" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="19" name="SR1BEG_S" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="13" name="LVB" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="EL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="21" name="ER1BEG_S" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="13" name="LVB_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
  </segmentlist>
  <device>
    <sizing R_minW_nmos="6065.520020" R_minW_pmos="18138.500000"/>
    <area grid_logic_tile_area="14813.392"/>
    <connection_block input_switch_name="buffer"/>
    <switch_block fs="3" type="wilton"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.0"/>
      <y distr="uniform" peak="1.0"/>
    </chan_width_distr>
  </device>
  <directlist>
    <direct from_pin="BLK-TL-LIOPAD_M.LIOI_ISOUT10" name="LIOPAD_M.LIOI_ISOUT10_to_LIOPAD_S.LIOI_ISIN11_dx_0_dy_1_dz_0" to_pin="BLK-TL-LIOPAD_S.LIOI_ISIN11" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_S.LIOI_OSOUT11" name="LIOPAD_S.LIOI_OSOUT11_to_LIOPAD_M.LIOI_OSIN10_dx_0_dy_-1_dz_0" to_pin="BLK-TL-LIOPAD_M.LIOI_OSIN10" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA" name="BRAM_L.BRAM_FIFO36_CASCADEOUTA_to_BRAM_L.BRAM_FIFO36_CASCADEINA_dx_0_dy_-5_dz_0" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11" to_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA" x_offset="0" y_offset="-5" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.RIOI_ISOUT20" name="RIOPAD_M.RIOI_ISOUT20_to_RIOPAD_S.RIOI_ISIN21_dx_0_dy_1_dz_0" to_pin="BLK-TL-RIOPAD_S.RIOI_ISIN21" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_R.CLBLL_LL_COUT" name="CLBLL_R.CLBLL_LL_COUT_to_CLBLL_R.CLBLL_LL_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLL_R.CLBLL_LL_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB" name="BRAM_L.BRAM_FIFO36_CASCADEOUTB_to_BRAM_L.BRAM_FIFO36_CASCADEINB_dx_0_dy_-5_dz_0" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11" to_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB" x_offset="0" y_offset="-5" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_S.IOB_PADOUT1" name="RIOPAD_S.IOB_PADOUT1_to_RIOPAD_M.IOB_DIFFI_IN0_dx_0_dy_-1_dz_0" to_pin="BLK-TL-RIOPAD_M.IOB_DIFFI_IN0" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.IOB_PADOUT0" name="RIOPAD_M.IOB_PADOUT0_to_RIOPAD_S.IOB_DIFFI_IN1_dx_0_dy_1_dz_0" to_pin="BLK-TL-RIOPAD_S.IOB_DIFFI_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_M.LIOI_ISOUT20" name="LIOPAD_M.LIOI_ISOUT20_to_LIOPAD_S.LIOI_ISIN21_dx_0_dy_1_dz_0" to_pin="BLK-TL-LIOPAD_S.LIOI_ISIN21" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_M.IOB_PADOUT0" name="LIOPAD_M.IOB_PADOUT0_to_LIOPAD_S.IOB_DIFFI_IN1_dx_0_dy_1_dz_0" to_pin="BLK-TL-LIOPAD_S.IOB_DIFFI_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.IOB_DIFFO_OUT0" name="RIOPAD_M.IOB_DIFFO_OUT0_to_RIOPAD_S.IOB_DIFFO_IN1_dx_0_dy_1_dz_0" to_pin="BLK-TL-RIOPAD_S.IOB_DIFFO_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_R.CLBLL_L_COUT" name="CLBLL_R.CLBLL_L_COUT_to_CLBLL_R.CLBLL_L_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLL_R.CLBLL_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLM_R.CLBLM_M_COUT" name="CLBLM_R.CLBLM_M_COUT_to_CLBLM_R.CLBLM_M_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLM_R.CLBLM_M_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_S.LIOI_OSOUT21" name="LIOPAD_S.LIOI_OSOUT21_to_LIOPAD_M.LIOI_OSIN20_dx_0_dy_-1_dz_0" to_pin="BLK-TL-LIOPAD_M.LIOI_OSIN20" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_S.RIOI_OSOUT11" name="RIOPAD_S.RIOI_OSOUT11_to_RIOPAD_M.RIOI_OSIN10_dx_0_dy_-1_dz_0" to_pin="BLK-TL-RIOPAD_M.RIOI_OSIN10" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.IOB_T_OUT0" name="RIOPAD_M.IOB_T_OUT0_to_RIOPAD_S.IOB_T_IN1_dx_0_dy_1_dz_0" to_pin="BLK-TL-RIOPAD_S.IOB_T_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_M.IOB_DIFFO_OUT0" name="LIOPAD_M.IOB_DIFFO_OUT0_to_LIOPAD_S.IOB_DIFFO_IN1_dx_0_dy_1_dz_0" to_pin="BLK-TL-LIOPAD_S.IOB_DIFFO_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_M.IOB_O_OUT0" name="LIOPAD_M.IOB_O_OUT0_to_LIOPAD_S.IOB_O_IN1_dx_0_dy_1_dz_0" to_pin="BLK-TL-LIOPAD_S.IOB_O_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_S.RIOI_OSOUT21" name="RIOPAD_S.RIOI_OSOUT21_to_RIOPAD_M.RIOI_OSIN20_dx_0_dy_-1_dz_0" to_pin="BLK-TL-RIOPAD_M.RIOI_OSIN20" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLM_L.CLBLM_M_COUT" name="CLBLM_L.CLBLM_M_COUT_to_CLBLM_L.CLBLM_M_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLM_L.CLBLM_M_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.IOB_O_OUT0" name="RIOPAD_M.IOB_O_OUT0_to_RIOPAD_S.IOB_O_IN1_dx_0_dy_1_dz_0" to_pin="BLK-TL-RIOPAD_S.IOB_O_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_M.IOB_T_OUT0" name="LIOPAD_M.IOB_T_OUT0_to_LIOPAD_S.IOB_T_IN1_dx_0_dy_1_dz_0" to_pin="BLK-TL-LIOPAD_S.IOB_T_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_L.CLBLL_LL_COUT" name="CLBLL_L.CLBLL_LL_COUT_to_CLBLL_L.CLBLL_LL_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLL_L.CLBLL_LL_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.RIOI_ISOUT10" name="RIOPAD_M.RIOI_ISOUT10_to_RIOPAD_S.RIOI_ISIN11_dx_0_dy_1_dz_0" to_pin="BLK-TL-RIOPAD_S.RIOI_ISIN11" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_S.IOB_PADOUT1" name="LIOPAD_S.IOB_PADOUT1_to_LIOPAD_M.IOB_DIFFI_IN0_dx_0_dy_-1_dz_0" to_pin="BLK-TL-LIOPAD_M.IOB_DIFFI_IN0" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_L.CLBLL_L_COUT" name="CLBLL_L.CLBLL_L_COUT_to_CLBLL_L.CLBLL_L_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLL_L.CLBLL_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLM_R.CLBLM_L_COUT" name="CLBLM_R.CLBLM_L_COUT_to_CLBLM_R.CLBLM_L_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLM_R.CLBLM_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLM_L.CLBLM_L_COUT" name="CLBLM_L.CLBLM_L_COUT_to_CLBLM_L.CLBLM_L_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLM_L.CLBLM_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_3.GTPE2_CHANNEL_RXP_PAD" name="GTP_CHANNEL_3.GTPE2_CHANNEL_RXP_PAD_to_GTP_CHANNEL_3.GTPE2_CHANNEL_RXP_dx_0_dy_0_dz_-2" switch_name="routing_R0_C0_Tdel1.375e-13" to_pin="BLK-TL-GTP_CHANNEL_3.GTPE2_CHANNEL_RXP" x_offset="0" y_offset="0" z_offset="-2"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_3.GTPE2_CHANNEL_RXN_PAD" name="GTP_CHANNEL_3.GTPE2_CHANNEL_RXN_PAD_to_GTP_CHANNEL_3.GTPE2_CHANNEL_RXN_dx_0_dy_0_dz_-1" switch_name="routing_R0_C0_Tdel1.375e-13" to_pin="BLK-TL-GTP_CHANNEL_3.GTPE2_CHANNEL_RXN" x_offset="0" y_offset="0" z_offset="-1"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_3.GTPE2_CHANNEL_TXN" name="GTP_CHANNEL_3.GTPE2_CHANNEL_TXN_to_GTP_CHANNEL_3.GTPE2_CHANNEL_TXN_PAD_dx_0_dy_0_dz_3" switch_name="routing_R0.0_C0.0_Tdel1e-12" to_pin="BLK-TL-GTP_CHANNEL_3.GTPE2_CHANNEL_TXN_PAD" x_offset="0" y_offset="0" z_offset="3"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_3.GTPE2_CHANNEL_TXP" name="GTP_CHANNEL_3.GTPE2_CHANNEL_TXP_to_GTP_CHANNEL_3.GTPE2_CHANNEL_TXP_PAD_dx_0_dy_0_dz_4" switch_name="routing_R0.0_C0.0_Tdel1e-12" to_pin="BLK-TL-GTP_CHANNEL_3.GTPE2_CHANNEL_TXP_PAD" x_offset="0" y_offset="0" z_offset="4"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_1.GTPE2_CHANNEL_TXP" name="GTP_CHANNEL_1.GTPE2_CHANNEL_TXP_to_GTP_CHANNEL_1.GTPE2_CHANNEL_TXP_PAD_dx_0_dy_0_dz_4" switch_name="routing_R0.0_C0.0_Tdel1e-12" to_pin="BLK-TL-GTP_CHANNEL_1.GTPE2_CHANNEL_TXP_PAD" x_offset="0" y_offset="0" z_offset="4"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_1.GTPE2_CHANNEL_RXP_PAD" name="GTP_CHANNEL_1.GTPE2_CHANNEL_RXP_PAD_to_GTP_CHANNEL_1.GTPE2_CHANNEL_RXP_dx_0_dy_0_dz_-2" switch_name="routing_R0_C0_Tdel1.375e-13" to_pin="BLK-TL-GTP_CHANNEL_1.GTPE2_CHANNEL_RXP" x_offset="0" y_offset="0" z_offset="-2"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_1.GTPE2_CHANNEL_RXN_PAD" name="GTP_CHANNEL_1.GTPE2_CHANNEL_RXN_PAD_to_GTP_CHANNEL_1.GTPE2_CHANNEL_RXN_dx_0_dy_0_dz_-1" switch_name="routing_R0_C0_Tdel1.375e-13" to_pin="BLK-TL-GTP_CHANNEL_1.GTPE2_CHANNEL_RXN" x_offset="0" y_offset="0" z_offset="-1"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_1.GTPE2_CHANNEL_TXN" name="GTP_CHANNEL_1.GTPE2_CHANNEL_TXN_to_GTP_CHANNEL_1.GTPE2_CHANNEL_TXN_PAD_dx_0_dy_0_dz_3" switch_name="routing_R0.0_C0.0_Tdel1e-12" to_pin="BLK-TL-GTP_CHANNEL_1.GTPE2_CHANNEL_TXN_PAD" x_offset="0" y_offset="0" z_offset="3"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_0.GTPE2_CHANNEL_TXN" name="GTP_CHANNEL_0.GTPE2_CHANNEL_TXN_to_GTP_CHANNEL_0.GTPE2_CHANNEL_TXN_PAD_dx_0_dy_0_dz_3" switch_name="routing_R0.0_C0.0_Tdel1e-12" to_pin="BLK-TL-GTP_CHANNEL_0.GTPE2_CHANNEL_TXN_PAD" x_offset="0" y_offset="0" z_offset="3"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_0.GTPE2_CHANNEL_RXN_PAD" name="GTP_CHANNEL_0.GTPE2_CHANNEL_RXN_PAD_to_GTP_CHANNEL_0.GTPE2_CHANNEL_RXN_dx_0_dy_0_dz_-1" switch_name="routing_R0_C0_Tdel1.375e-13" to_pin="BLK-TL-GTP_CHANNEL_0.GTPE2_CHANNEL_RXN" x_offset="0" y_offset="0" z_offset="-1"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_0.GTPE2_CHANNEL_TXP" name="GTP_CHANNEL_0.GTPE2_CHANNEL_TXP_to_GTP_CHANNEL_0.GTPE2_CHANNEL_TXP_PAD_dx_0_dy_0_dz_4" switch_name="routing_R0.0_C0.0_Tdel1e-12" to_pin="BLK-TL-GTP_CHANNEL_0.GTPE2_CHANNEL_TXP_PAD" x_offset="0" y_offset="0" z_offset="4"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_0.GTPE2_CHANNEL_RXP_PAD" name="GTP_CHANNEL_0.GTPE2_CHANNEL_RXP_PAD_to_GTP_CHANNEL_0.GTPE2_CHANNEL_RXP_dx_0_dy_0_dz_-2" switch_name="routing_R0_C0_Tdel1.375e-13" to_pin="BLK-TL-GTP_CHANNEL_0.GTPE2_CHANNEL_RXP" x_offset="0" y_offset="0" z_offset="-2"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_2.GTPE2_CHANNEL_TXP" name="GTP_CHANNEL_2.GTPE2_CHANNEL_TXP_to_GTP_CHANNEL_2.GTPE2_CHANNEL_TXP_PAD_dx_0_dy_0_dz_4" switch_name="routing_R0.0_C0.0_Tdel1e-12" to_pin="BLK-TL-GTP_CHANNEL_2.GTPE2_CHANNEL_TXP_PAD" x_offset="0" y_offset="0" z_offset="4"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_2.GTPE2_CHANNEL_RXP_PAD" name="GTP_CHANNEL_2.GTPE2_CHANNEL_RXP_PAD_to_GTP_CHANNEL_2.GTPE2_CHANNEL_RXP_dx_0_dy_0_dz_-2" switch_name="routing_R0_C0_Tdel1.375e-13" to_pin="BLK-TL-GTP_CHANNEL_2.GTPE2_CHANNEL_RXP" x_offset="0" y_offset="0" z_offset="-2"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_2.GTPE2_CHANNEL_RXN_PAD" name="GTP_CHANNEL_2.GTPE2_CHANNEL_RXN_PAD_to_GTP_CHANNEL_2.GTPE2_CHANNEL_RXN_dx_0_dy_0_dz_-1" switch_name="routing_R0_C0_Tdel1.375e-13" to_pin="BLK-TL-GTP_CHANNEL_2.GTPE2_CHANNEL_RXN" x_offset="0" y_offset="0" z_offset="-1"/>
    <direct from_pin="BLK-TL-GTP_CHANNEL_2.GTPE2_CHANNEL_TXN" name="GTP_CHANNEL_2.GTPE2_CHANNEL_TXN_to_GTP_CHANNEL_2.GTPE2_CHANNEL_TXN_PAD_dx_0_dy_0_dz_3" switch_name="routing_R0.0_C0.0_Tdel1e-12" to_pin="BLK-TL-GTP_CHANNEL_2.GTPE2_CHANNEL_TXN_PAD" x_offset="0" y_offset="0" z_offset="3"/>
  </directlist>
</architecture>