<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>

<TITLE>Satellite Broadband Internet Modem IP </TITLE>
<META content="text/html; charset=utf-8" http-equiv=Content-Type>

<!- English Meta //-->
<meta name="abstract" content="Satellite Broadband Internet Modem IP">
<meta content="author" name="markchen@xmail.net">
<meta name="keywords" content="Satellite, Broadband, Internet, Modem, IP">
<meta name="description" content="Angelia Designs Satellite Broadband Internet Modem IPs">

<link rel="stylesheet" href="../scripts/script.css" type="text/css">
</head>

<body>
<table width="85%" border="0" align="center">
  <tr>
    <td><h1 align="center">Modem Design Jobs </h1></td>
  </tr>
  <tr>
    <td align="center"><p><img src="jobs.jpg" width="190" height="198" alt="jobs"></p></td>
  </tr>
  <tr>
    <td><h2>        Altran North America </h2>
      <p>        Modem verification engineer<br>
      </p>
      <h2> <br>
        Apple </h2>
      <p>        Cellular Modem Systems Architect</p>
      <p>&nbsp;</p>
      <h2>Approgence Inc.</h2>
      <p>        Modem Design Verification Manager</p>
      <p>&nbsp;</p>
      <h2>Intel </h2>
      <p>5G Modem RTL Design Engineer<br>
      </p>
      <h2> <br>
        Qualcomm </h2>
      <p>        Modem Firmware Engineer<br>
      </p>
      <p>&nbsp;</p>
      <h2>Rurisond, Inc </h2>
      <p>        Signal Processing, Modem Engineer</p>
      <p></p></td>
  </tr>
  <tr>
    <td><p align="left">&nbsp;</p></td>
  </tr>
  <tr>
    <td><h2>SaankhyaLabs</h2></td>
  </tr>
  <tr>
    <td><p align="left">https://saankhyalabs.com/job-openings/ </p>
      <p align="left">Location: </p>
      <p align="left">Bengaluru </p>
      <p align="left">Job Description </p>
      <p align="left">Expertise in RF, mixed signal, high-speed system design for Wireless communication systems in HF/UHF/VHF/L/S-bands and taking such systems to mass production. Power Amplifiers, Transceivers, component selection, Power integrity, Power supply noise reduction, thermal analysis , design for manufacturability, electromagnetic simulations, RF filter Design, EMI/EMC, DRC, Electrical rules. simulation &amp; analysis using Mentor/Cadence PCB tools for Signal integrity. </p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><h2>Samsung Semiconductor, Inc. </h2></td>
  </tr>
  <tr>
    <td><br>
SOC Design Engineer - Modem DSP PHY</td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><h2>SatixFy</h2></td>
  </tr>
  <tr>
    <td><p><strong>Senior RFIC Designer</strong></p>
      <p>Major Responsibilities:</p>
      <p>Be a part of a world-class team in developing the next generation of satellite communication phased array systems.The RFIC team will develop a MIMO RFIC chips for cm-Wave frequency range.</p>
      <p>As an RFIC designer you will:</p>
      <p> Own a full RFIC block from preliminary design to post Tape out ( e.g : Transmit path, Rx Path, LO generation )<br>
        Be a part of the system architecture definitions and RFIC spec definition<br>
        Consider and propose alternative implementation topologies, taking into account aggressive performance and power consumption requirements<br>
        Lead the layout implementation of the block and perform post-extraction simulations<br>
        Participate in top level integration and optimization of the full chip</p>
      <p>Qualifications, Experience and Competencies</p>
      <p>Qualifications:</p>
      <p> 3+ years of industry experience in analog and/or RFIC design.<br>
        Experience in design of multiple RFIC blocks from initial stage to Tape Out, preferable CMOS. Solid understanding of the design details, tradeoffs, and alternatives of at least one of the following topics:<br>
        PLL or clock generation circuitry<br>
        RFIC PA/LNA/Mixer/Filters/VGAs/detectors<br>
        Bias and sensors bandgap, LDO, thermal and voltage sensors</p>
      <p>Familiarity with the following tools:</p>
      <p> Cadence ADE<br>
        EM environment (HFSS, CST, Momentum)<br>
        Preferably MATLAB/ Octave or other Mathematical cad tool.</p>
      <p>Personal skills:</p>
      <p> Independent problem solving<br>
        Awareness of schedule and priorities<br>
        Team work, being businesslike, work as a team and modest in attitude<br>
        Willingness to accept alternative ideals and ‘can do’ attitude.<br>
        MSc. Or above in Electrical Engineering or equivalent experience</p>
      <p>We are a company that promote a risk aware culture, ensure efficient and effective risk and compliance management practices by adhering to required standards and processes<br>
    </p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><h2>Semtech Corporation</h2></td>
  </tr>
  <tr>
    <td><p><strong>Sr Analog Design Engineer - RF/Analog</strong></p>
      <p>Description: Development of integrated circuits in CMOS processes for low-power wireless applications working in the high frequency UHF band.</p>
      <p>Responsibilities:</p>
      <p> RF/analog block design (specification definition, design optimisation, verification, technical documentation, layout supervision, lab measurements)<br>
        RF system architecture analysis and extraction of block specifications<br>
        Development of complex hybrid passive structures  to increase the integration level<br>
        Technical support directly to clients or application support engineers<br>
        Follow up of the evolution of the state of the art in RF IC design</p>
      <p>Qualifications:</p>
      <p> Master's degree Electronic Engineering or related field<br>
        +5 years experience in ASIC RF/analog blocks and system, design and verification<br>
        Good understanding of CMOS low power RF transistor level design<br>
        Cadence IC design tools experience<br>
        Good understanding of physical layout requirements<br>
        Lab tool circuit validation requirements<br>
        Friendly interface and motivation to work in a multi-cultural team</p>
      <p>The following qualifications would be a plus:</p>
      <p> PhD degree in Electronic Engineering<br>
        Block design experience: DPLL, VCO, PA, ADCs, DACs<br>
        System design experience: Frequency synthesizers (mixed designs analog + digital), non-constant envelope modulation<br>
        CMOS 40nm design / physical layout experience<br>
        Device physics, ultra-low power design and lab skills</p>      </td>
  </tr>
  <tr>
    <td><p>&nbsp;</p></td>
  </tr>
  <tr>
    <td><p>&nbsp;</p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><p align="left">&nbsp;</p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><p align="left">&nbsp;</p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><p>&nbsp;</p></td>
  </tr>
  <tr>
    <td><p>&nbsp;</p></td>
  </tr>
  <tr>
    <td><p>&nbsp;</p></td>
  </tr>
  <tr>
    <td><p>&nbsp;</p>    </td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><p align="left">&nbsp;</p>    </td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><p align="left">&nbsp;</p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><p>&nbsp;</p>    </td>
  </tr>
  <tr>
    <td><p>&nbsp;</p>    </td>
  </tr>
</table>
<p>&nbsp;</p>
<p><br>
</p>
<p>&nbsp;</p>
</body>
</html>
