# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_fifo_time_impl.v" \
"../../../../../project_1.srcs/sim_1/imports/lab8/tb_fifo.v" \

# Do not sort compile order
nosort
