\doxysection{HASH\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_a_s_h___type_def}\index{HASH\_TypeDef@{HASH\_TypeDef}}


HASH.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DIN}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ STR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ HR} [5]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IMR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
uint32\+\_\+t \textbf{ RESERVED} [52]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CSR} [51]
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
HASH. 

\doxysubsection{Field Documentation}
\label{struct_h_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!CR@{CR}}
\index{CR@{CR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

HASH control register, Address offset\+: 0x00 ~\newline
 \label{struct_h_a_s_h___type_def_a5a72a62805d5497f2b44448edd18f20f} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{CSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CSR[51]}

HASH context swap registers, Address offset\+: 0x0\+F8-\/0x1\+C0 \label{struct_h_a_s_h___type_def_a445dd5529e7dc6a4fa2fec4f78da2692} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!DIN@{DIN}}
\index{DIN@{DIN}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{DIN}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DIN}

HASH data input register, Address offset\+: 0x04 ~\newline
 \label{struct_h_a_s_h___type_def_a02cdb629fbb2bfa63db818ac846847a1} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!HR@{HR}}
\index{HR@{HR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{HR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t HR[5]}

HASH digest registers, Address offset\+: 0x0\+C-\/0x1C ~\newline
 \label{struct_h_a_s_h___type_def_ae845b86e973b4bf8a33c447c261633f6} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{IMR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IMR}

HASH interrupt enable register, Address offset\+: 0x20 ~\newline
 \label{struct_h_a_s_h___type_def_a31675cbea6dc1b5f7de162884a4bb6eb} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{RESERVED}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED[52]}

Reserved, 0x28-\/0x\+F4 ~\newline
 \label{struct_h_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!SR@{SR}}
\index{SR@{SR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

HASH status register, Address offset\+: 0x24 ~\newline
 \label{struct_h_a_s_h___type_def_a7060ac1ed928ee931d7664650f2dcf75} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!STR@{STR}}
\index{STR@{STR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{STR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t STR}

HASH start register, Address offset\+: 0x08 ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
