# FIFO-and-Stack-Modules-Synchronously
The Design and Verification of a Synchronous First-In First-Out (FIFO) and Stack Modules using VHDL
