// IWLS benchmark module "s349.bench" printed on Wed May 29 21:27:57 2002
module \s349.bench (START, B0, B1, B2, B3, A0, A1, A2, A3, CNTVCO2, CNTVCON2, READY, P0, P1, P2, P3, P4, P5, P6, P7);
input
  A3,
  B0,
  B1,
  B2,
  B3,
  START,
  A0,
  A1,
  A2;
output
  READY,
  CNTVCO2,
  P0,
  P1,
  P2,
  P3,
  P4,
  P5,
  P6,
  P7,
  CNTVCON2;
reg
  ACVQN0,
  ACVQN1,
  ACVQN2,
  ACVQN3,
  AX0,
  AX1,
  AX2,
  AX3,
  MRVQN0,
  MRVQN1,
  MRVQN2,
  MRVQN3,
  CT0,
  CT1,
  CT2;
wire
  \[15] ,
  AMVG3VG1VAD2NF,
  \[16] ,
  BMVG3VG1VAD2NF,
  \[17] ,
  CT1N,
  AMVG5VX,
  MRVG4VD,
  SMVG3VG1VAD2NF,
  \[18] ,
  BMVS0N,
  SMVG4VS0P,
  CO,
  \[19] ,
  ADDVG3VCNVAD4NF,
  ADDVG4VCNVAD3NF,
  CNTVG1VG2VOR1NF,
  ADDVG2VCNVAD1NF,
  ACVG2VD1,
  ADDVG2VSN,
  SMVG5VS0P,
  CNTVG2VD1,
  ADDVG3VCNVOR2NF,
  CNTVCO0,
  CNTVCO1,
  ADDVG3VCN,
  ADDVG4VCNVOR1NF,
  \[20] ,
  BMVG2VX,
  MRVG2VDVAD2NF,
  \[21] ,
  \[22] ,
  CNTVG3VQN,
  AMVG5VG1VAD1NF,
  \[23] ,
  MRVG3VDVAD2NF,
  SMVG3VX,
  BMVG5VG1VAD1NF,
  \[24] ,
  \[25] ,
  \[26] ,
  S0,
  AMVG4VG1VAD2NF,
  S1,
  S2,
  S3,
  \[27] ,
  CNTVCON0,
  ADSH,
  CNTVCON1,
  CNTVG1VD,
  BMVG4VG1VAD2NF,
  SMVG3VG1VAD1NF,
  \[28] ,
  SMVG4VG1VAD2NF,
  AD0,
  CNTVG1VZ,
  AD1,
  AD2,
  AD3,
  \[29] ,
  CNTVG3VZ1,
  ADDVG4VCNVAD4NF,
  ADDVG2VCNVAD2NF,
  CNTVG2VG2VOR1NF,
  AMVG2VX,
  MRVG1VD,
  ACVG1VD1,
  ADDVG2VCN,
  ADDVG3VCNVAD1NF,
  CNTVG1VD1,
  AMVG2VS0P,
  ADDVG4VCNVOR2NF,
  \[30] ,
  AMVG2VG1VAD1NF,
  BMVG3VX,
  MRVG2VDVAD1NF,
  CNTVG2VQN,
  \[31] ,
  BMVG2VG1VAD1NF,
  AM0,
  AM1,
  AM2,
  AM3,
  \[32] ,
  \[33] ,
  AMVG3VS0P,
  MRVG4VDVAD2NF,
  SMVG4VX,
  \[34] ,
  \[35] ,
  \[36] ,
  \[37] ,
  AMVG5VG1VAD2NF,
  CNTVG2VD,
  CNTVG2VZ1,
  \[38] ,
  BMVG5VG1VAD2NF,
  AMVG4VS0P,
  SMVG4VG1VAD1NF,
  CNTVG2VZ,
  \[39] ,
  SMVG5VG1VAD2NF,
  ADDVG2VCNVAD3NF,
  IINIIT,
  READYN,
  AMVG3VX,
  MRVG2VD,
  CNTVG3VG2VOR1NF,
  AMVG5VS0P,
  ADDVG3VCNVAD2NF,
  ADDVG1VCN,
  ADDVG4VCNVAD1NF,
  ADDVG1VP,
  ACVG4VD1,
  BMVG2VS0P,
  ADDVG2VCNVOR1NF,
  CNTVG3VD,
  \[40] ,
  ADDVG1VPVOR1NF,
  CNTVG3VZ,
  BMVG4VX,
  MRVG1VDVAD1NF,
  SM0,
  SM1,
  SM2,
  SM3,
  CNTVG1VQN,
  BM0,
  BM1,
  BM2,
  BM3,
  ADDVG4VSN,
  ADDVC1,
  BMVG3VS0P,
  ADDVC2,
  ADDVC3,
  SMVG5VX,
  AMVG2VG1VAD2NF,
  BMVG2VG1VAD2NF,
  AMVG3VG1VAD1NF,
  MRVSHLDN,
  SMVG2VG1VAD2NF,
  BMVG3VG1VAD1NF,
  MRVG4VDVAD1NF,
  BMVG4VS0P,
  CNTVG1VZ1,
  AD0N,
  SMVG5VG1VAD1NF,
  AD1N,
  ADDVG2VCNVAD4NF,
  AD2N,
  AMVG4VX,
  AD3N,
  MRVG3VD,
  ACVPCN,
  BMVG5VS0P,
  ADDVG3VCNVAD3NF,
  ADDVG4VCNVAD2NF,
  ADDVG2VCNVOR2NF,
  ACVG3VD1,
  BMVG5VX,
  ADDVG3VCNVOR1NF,
  ADDVG4VCN,
  ADDVG3VSN,
  SMVG2VS0P,
  CNTVG3VD1,
  AMVS0N,
  MRVG1VDVAD2NF,
  SMVG2VG1VAD1NF,
  AMVG4VG1VAD1NF,
  BMVG4VG1VAD1NF,
  SMVG3VS0P,
  MRVG3VDVAD1NF,
  SMVG2VX,
  SMVS0N;
assign
  \[15]  = ~CNTVCON1 & ~CNTVG3VQN,
  AMVG3VG1VAD2NF = A1 & AMVG3VS0P,
  \[16]  = ~CNTVCO1 | ~CT2,
  BMVG3VG1VAD2NF = B1 & BMVG3VS0P,
  \[17]  = ~READYN,
  CT1N = ~CT1,
  AMVG5VX = ~AMVG5VG1VAD1NF & ~AMVG5VG1VAD2NF,
  MRVG4VD = ~MRVG4VDVAD1NF & ~MRVG4VDVAD2NF,
  SMVG3VG1VAD2NF = S2 & SMVG3VS0P,
  \[18]  = ~MRVQN0,
  BMVS0N = ~READYN,
  SMVG4VS0P = ~SMVS0N,
  CO = ~ADDVG4VCN,
  \[19]  = ~MRVQN1,
  ADDVG3VCNVAD4NF = \[24]  & (AD2 & ADDVC2),
  ADDVG4VCNVAD3NF = ADDVG4VCN & ADDVG4VCNVOR2NF,
  CNTVG1VG2VOR1NF = CNTVG1VD1 | CT0,
  ADDVG2VCNVAD1NF = \[23]  & AD1,
  READY = \[17] ,
  ACVG2VD1 = ~SM1 | ~ACVPCN,
  ADDVG2VSN = ~ADDVG2VCNVAD3NF & ~ADDVG2VCNVAD4NF,
  SMVG5VS0P = ~SMVS0N,
  CNTVG2VD1 = ~CNTVCON0 & ~\[17] ,
  ADDVG3VCNVOR2NF = \[24]  | (AD2 | ADDVC2),
  CNTVCO0 = ~CNTVG1VQN,
  CNTVCO1 = ~CNTVCON0 & ~CNTVG2VQN,
  ADDVG3VCN = ~ADDVG3VCNVAD1NF & ~ADDVG3VCNVAD2NF,
  CNTVCO2 = \[15] ,
  ADDVG4VCNVOR1NF = \[25]  | AD3,
  \[20]  = ~MRVQN2,
  BMVG2VX = ~BMVG2VG1VAD1NF & ~BMVG2VG1VAD2NF,
  MRVG2VDVAD2NF = BM1 & MRVSHLDN,
  \[21]  = ~MRVQN3,
  \[22]  = ~ACVQN0,
  CNTVG3VQN = ~CT2,
  AMVG5VG1VAD1NF = AX3 & AMVS0N,
  \[23]  = ~ACVQN1,
  P0 = \[18] ,
  P1 = \[19] ,
  P2 = \[20] ,
  P3 = \[21] ,
  P4 = \[22] ,
  P5 = \[23] ,
  MRVG3VDVAD2NF = BM2 & MRVSHLDN,
  P6 = \[24] ,
  P7 = \[25] ,
  SMVG3VX = ~SMVG3VG1VAD1NF & ~SMVG3VG1VAD2NF,
  BMVG5VG1VAD1NF = \[21]  & BMVS0N,
  \[24]  = ~ACVQN2,
  \[25]  = ~ACVQN3,
  \[26]  = CNTVG3VD,
  S0 = ~ADDVG1VP,
  AMVG4VG1VAD2NF = A2 & AMVG4VS0P,
  S1 = ~ADDVG2VSN,
  S2 = ~ADDVG3VSN,
  S3 = ~ADDVG4VSN,
  \[27]  = CNTVG2VD,
  CNTVCON0 = ~CT0,
  ADSH = ~IINIIT & ~\[17] ,
  CNTVCON1 = ~CNTVCO0 | ~CT1,
  CNTVCON2 = \[16] ,
  CNTVG1VD = ~START & ~CNTVG1VZ,
  BMVG4VG1VAD2NF = B2 & BMVG4VS0P,
  SMVG3VG1VAD1NF = \[23]  & SMVS0N,
  \[28]  = CNTVG1VD,
  SMVG4VG1VAD2NF = S3 & SMVG4VS0P,
  AD0 = ~AD0N,
  CNTVG1VZ = ~CNTVG1VZ1 | ~CNTVG1VG2VOR1NF,
  AD1 = ~AD1N,
  AD2 = ~AD2N,
  AD3 = ~AD3N,
  \[29]  = ACVG4VD1,
  CNTVG3VZ1 = ~CNTVG3VD1 | ~CT2,
  ADDVG4VCNVAD4NF = \[25]  & (AD3 & ADDVC3),
  ADDVG2VCNVAD2NF = ADDVG2VCNVOR1NF & ADDVC1,
  CNTVG2VG2VOR1NF = CNTVG2VD1 | CT1,
  AMVG2VX = ~AMVG2VG1VAD1NF & ~AMVG2VG1VAD2NF,
  MRVG1VD = ~MRVG1VDVAD1NF & ~MRVG1VDVAD2NF,
  ACVG1VD1 = ~SM0 | ~ACVPCN,
  ADDVG2VCN = ~ADDVG2VCNVAD1NF & ~ADDVG2VCNVAD2NF,
  ADDVG3VCNVAD1NF = \[24]  & AD2,
  CNTVG1VD1 = ~\[17] ,
  AMVG2VS0P = ~AMVS0N,
  ADDVG4VCNVOR2NF = \[25]  | (AD3 | ADDVC3),
  \[30]  = ACVG3VD1,
  AMVG2VG1VAD1NF = AX0 & AMVS0N,
  BMVG3VX = ~BMVG3VG1VAD1NF & ~BMVG3VG1VAD2NF,
  MRVG2VDVAD1NF = \[20]  & ADSH,
  CNTVG2VQN = ~CT1,
  \[31]  = ACVG2VD1,
  BMVG2VG1VAD1NF = \[18]  & BMVS0N,
  AM0 = ~AMVG2VX,
  AM1 = ~AMVG3VX,
  AM2 = ~AMVG4VX,
  AM3 = ~AMVG5VX,
  \[32]  = ACVG1VD1,
  \[33]  = MRVG4VD,
  AMVG3VS0P = ~AMVS0N,
  MRVG4VDVAD2NF = BM3 & MRVSHLDN,
  SMVG4VX = ~SMVG4VG1VAD1NF & ~SMVG4VG1VAD2NF,
  \[34]  = MRVG3VD,
  \[35]  = MRVG2VD,
  \[36]  = MRVG1VD,
  \[37]  = AM3,
  AMVG5VG1VAD2NF = A3 & AMVG5VS0P,
  CNTVG2VD = ~START & ~CNTVG2VZ,
  CNTVG2VZ1 = ~CNTVG2VD1 | ~CT1,
  \[38]  = AM2,
  BMVG5VG1VAD2NF = B3 & BMVG5VS0P,
  AMVG4VS0P = ~AMVS0N,
  SMVG4VG1VAD1NF = \[24]  & SMVS0N,
  CNTVG2VZ = ~CNTVG2VZ1 | ~CNTVG2VG2VOR1NF,
  \[39]  = AM1,
  SMVG5VG1VAD2NF = CO & SMVG5VS0P,
  ADDVG2VCNVAD3NF = ADDVG2VCN & ADDVG2VCNVOR2NF,
  IINIIT = ~CT2 & (~CT1 & ~CT0),
  READYN = ~CT2 | (~CT1N | ~CT0),
  AMVG3VX = ~AMVG3VG1VAD1NF & ~AMVG3VG1VAD2NF,
  MRVG2VD = ~MRVG2VDVAD1NF & ~MRVG2VDVAD2NF,
  CNTVG3VG2VOR1NF = CNTVG3VD1 | CT2,
  AMVG5VS0P = ~AMVS0N,
  ADDVG3VCNVAD2NF = ADDVG3VCNVOR1NF & ADDVC2,
  ADDVG1VCN = ~\[22]  | ~AD0,
  ADDVG4VCNVAD1NF = \[25]  & AD3,
  ADDVG1VP = ~ADDVG1VCN | ~ADDVG1VPVOR1NF,
  ACVG4VD1 = ~SM3 | ~ACVPCN,
  BMVG2VS0P = ~BMVS0N,
  ADDVG2VCNVOR1NF = \[23]  | AD1,
  CNTVG3VD = ~START & ~CNTVG3VZ,
  \[40]  = AM0,
  ADDVG1VPVOR1NF = \[22]  | AD0,
  CNTVG3VZ = ~CNTVG3VZ1 | ~CNTVG3VG2VOR1NF,
  BMVG4VX = ~BMVG4VG1VAD1NF & ~BMVG4VG1VAD2NF,
  MRVG1VDVAD1NF = \[19]  & ADSH,
  SM0 = ~SMVG2VX,
  SM1 = ~SMVG3VX,
  SM2 = ~SMVG4VX,
  SM3 = ~SMVG5VX,
  CNTVG1VQN = ~CT0,
  BM0 = ~BMVG2VX,
  BM1 = ~BMVG3VX,
  BM2 = ~BMVG4VX,
  BM3 = ~BMVG5VX,
  ADDVG4VSN = ~ADDVG4VCNVAD3NF & ~ADDVG4VCNVAD4NF,
  ADDVC1 = ~ADDVG1VCN,
  BMVG3VS0P = ~BMVS0N,
  ADDVC2 = ~ADDVG2VCN,
  ADDVC3 = ~ADDVG3VCN,
  SMVG5VX = ~SMVG5VG1VAD1NF & ~SMVG5VG1VAD2NF,
  AMVG2VG1VAD2NF = A0 & AMVG2VS0P,
  BMVG2VG1VAD2NF = B0 & BMVG2VS0P,
  AMVG3VG1VAD1NF = AX1 & AMVS0N,
  MRVSHLDN = ~ADSH,
  SMVG2VG1VAD2NF = S1 & SMVG2VS0P,
  BMVG3VG1VAD1NF = \[19]  & BMVS0N,
  MRVG4VDVAD1NF = S0 & ADSH,
  BMVG4VS0P = ~BMVS0N,
  CNTVG1VZ1 = ~CNTVG1VD1 | ~CT0,
  AD0N = ~AX0 | ~\[18] ,
  SMVG5VG1VAD1NF = \[25]  & SMVS0N,
  AD1N = ~AX1 | ~\[18] ,
  ADDVG2VCNVAD4NF = \[23]  & (AD1 & ADDVC1),
  AD2N = ~AX2 | ~\[18] ,
  AMVG4VX = ~AMVG4VG1VAD1NF & ~AMVG4VG1VAD2NF,
  AD3N = ~AX3 | ~\[18] ,
  MRVG3VD = ~MRVG3VDVAD1NF & ~MRVG3VDVAD2NF,
  ACVPCN = ~START,
  BMVG5VS0P = ~BMVS0N,
  ADDVG3VCNVAD3NF = ADDVG3VCN & ADDVG3VCNVOR2NF,
  ADDVG4VCNVAD2NF = ADDVG4VCNVOR1NF & ADDVC3,
  ADDVG2VCNVOR2NF = \[23]  | (AD1 | ADDVC1),
  ACVG3VD1 = ~SM2 | ~ACVPCN,
  BMVG5VX = ~BMVG5VG1VAD1NF & ~BMVG5VG1VAD2NF,
  ADDVG3VCNVOR1NF = \[24]  | AD2,
  ADDVG4VCN = ~ADDVG4VCNVAD1NF & ~ADDVG4VCNVAD2NF,
  ADDVG3VSN = ~ADDVG3VCNVAD3NF & ~ADDVG3VCNVAD4NF,
  SMVG2VS0P = ~SMVS0N,
  CNTVG3VD1 = ~CNTVCON1 & ~\[17] ,
  AMVS0N = ~IINIIT,
  MRVG1VDVAD2NF = BM0 & MRVSHLDN,
  SMVG2VG1VAD1NF = \[22]  & SMVS0N,
  AMVG4VG1VAD1NF = AX2 & AMVS0N,
  BMVG4VG1VAD1NF = \[20]  & BMVS0N,
  SMVG3VS0P = ~SMVS0N,
  MRVG3VDVAD1NF = \[21]  & ADSH,
  SMVG2VX = ~SMVG2VG1VAD1NF & ~SMVG2VG1VAD2NF,
  SMVS0N = ~ADSH;
always begin
  ACVQN0 = \[32] ;
  ACVQN1 = \[31] ;
  ACVQN2 = \[30] ;
  ACVQN3 = \[29] ;
  AX0 = \[40] ;
  AX1 = \[39] ;
  AX2 = \[38] ;
  AX3 = \[37] ;
  MRVQN0 = \[36] ;
  MRVQN1 = \[35] ;
  MRVQN2 = \[34] ;
  MRVQN3 = \[33] ;
  CT0 = \[28] ;
  CT1 = \[27] ;
  CT2 = \[26] ;
end
initial begin
  ACVQN0 = 0;
  ACVQN1 = 0;
  ACVQN2 = 0;
  ACVQN3 = 0;
  AX0 = 0;
  AX1 = 0;
  AX2 = 0;
  AX3 = 0;
  MRVQN0 = 0;
  MRVQN1 = 0;
  MRVQN2 = 0;
  MRVQN3 = 0;
  CT0 = 0;
  CT1 = 0;
  CT2 = 0;
end
endmodule

