
SciSonicFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9f0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000604  0800ab00  0800ab00  0001ab00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b104  0800b104  0002034c  2**0
                  CONTENTS
  4 .ARM          00000000  0800b104  0800b104  0002034c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b104  0800b104  0002034c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b104  0800b104  0001b104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b108  0800b108  0001b108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000034c  20000000  0800b10c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016f0  2000034c  0800b458  0002034c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  20001a3c  0800b458  00021a3c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002034c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa09  00000000  00000000  00020375  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004076  00000000  00000000  0003ad7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001090  00000000  00000000  0003edf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ec0  00000000  00000000  0003fe88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018b12  00000000  00000000  00040d48  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012ab3  00000000  00000000  0005985a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000755f4  00000000  00000000  0006c30d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e1901  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a3c  00000000  00000000  000e197c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000034c 	.word	0x2000034c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800aae8 	.word	0x0800aae8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000350 	.word	0x20000350
 800014c:	0800aae8 	.word	0x0800aae8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2f>:
 80008fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000900:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000904:	bf24      	itt	cs
 8000906:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800090a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800090e:	d90d      	bls.n	800092c <__aeabi_d2f+0x30>
 8000910:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000914:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000918:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800091c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000920:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000924:	bf08      	it	eq
 8000926:	f020 0001 	biceq.w	r0, r0, #1
 800092a:	4770      	bx	lr
 800092c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000930:	d121      	bne.n	8000976 <__aeabi_d2f+0x7a>
 8000932:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000936:	bfbc      	itt	lt
 8000938:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800093c:	4770      	bxlt	lr
 800093e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000942:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000946:	f1c2 0218 	rsb	r2, r2, #24
 800094a:	f1c2 0c20 	rsb	ip, r2, #32
 800094e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000952:	fa20 f002 	lsr.w	r0, r0, r2
 8000956:	bf18      	it	ne
 8000958:	f040 0001 	orrne.w	r0, r0, #1
 800095c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000960:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000964:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000968:	ea40 000c 	orr.w	r0, r0, ip
 800096c:	fa23 f302 	lsr.w	r3, r3, r2
 8000970:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000974:	e7cc      	b.n	8000910 <__aeabi_d2f+0x14>
 8000976:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800097a:	d107      	bne.n	800098c <__aeabi_d2f+0x90>
 800097c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000980:	bf1e      	ittt	ne
 8000982:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000986:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800098a:	4770      	bxne	lr
 800098c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000990:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000994:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_frsub>:
 800099c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80009a0:	e002      	b.n	80009a8 <__addsf3>
 80009a2:	bf00      	nop

080009a4 <__aeabi_fsub>:
 80009a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080009a8 <__addsf3>:
 80009a8:	0042      	lsls	r2, r0, #1
 80009aa:	bf1f      	itttt	ne
 80009ac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009b0:	ea92 0f03 	teqne	r2, r3
 80009b4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009b8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009bc:	d06a      	beq.n	8000a94 <__addsf3+0xec>
 80009be:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009c2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009c6:	bfc1      	itttt	gt
 80009c8:	18d2      	addgt	r2, r2, r3
 80009ca:	4041      	eorgt	r1, r0
 80009cc:	4048      	eorgt	r0, r1
 80009ce:	4041      	eorgt	r1, r0
 80009d0:	bfb8      	it	lt
 80009d2:	425b      	neglt	r3, r3
 80009d4:	2b19      	cmp	r3, #25
 80009d6:	bf88      	it	hi
 80009d8:	4770      	bxhi	lr
 80009da:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009de:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009e2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4240      	negne	r0, r0
 80009ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009ee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009f2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009f6:	bf18      	it	ne
 80009f8:	4249      	negne	r1, r1
 80009fa:	ea92 0f03 	teq	r2, r3
 80009fe:	d03f      	beq.n	8000a80 <__addsf3+0xd8>
 8000a00:	f1a2 0201 	sub.w	r2, r2, #1
 8000a04:	fa41 fc03 	asr.w	ip, r1, r3
 8000a08:	eb10 000c 	adds.w	r0, r0, ip
 8000a0c:	f1c3 0320 	rsb	r3, r3, #32
 8000a10:	fa01 f103 	lsl.w	r1, r1, r3
 8000a14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a18:	d502      	bpl.n	8000a20 <__addsf3+0x78>
 8000a1a:	4249      	negs	r1, r1
 8000a1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a24:	d313      	bcc.n	8000a4e <__addsf3+0xa6>
 8000a26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a2a:	d306      	bcc.n	8000a3a <__addsf3+0x92>
 8000a2c:	0840      	lsrs	r0, r0, #1
 8000a2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a32:	f102 0201 	add.w	r2, r2, #1
 8000a36:	2afe      	cmp	r2, #254	; 0xfe
 8000a38:	d251      	bcs.n	8000ade <__addsf3+0x136>
 8000a3a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a42:	bf08      	it	eq
 8000a44:	f020 0001 	biceq.w	r0, r0, #1
 8000a48:	ea40 0003 	orr.w	r0, r0, r3
 8000a4c:	4770      	bx	lr
 8000a4e:	0049      	lsls	r1, r1, #1
 8000a50:	eb40 0000 	adc.w	r0, r0, r0
 8000a54:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a58:	f1a2 0201 	sub.w	r2, r2, #1
 8000a5c:	d1ed      	bne.n	8000a3a <__addsf3+0x92>
 8000a5e:	fab0 fc80 	clz	ip, r0
 8000a62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a66:	ebb2 020c 	subs.w	r2, r2, ip
 8000a6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a6e:	bfaa      	itet	ge
 8000a70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a74:	4252      	neglt	r2, r2
 8000a76:	4318      	orrge	r0, r3
 8000a78:	bfbc      	itt	lt
 8000a7a:	40d0      	lsrlt	r0, r2
 8000a7c:	4318      	orrlt	r0, r3
 8000a7e:	4770      	bx	lr
 8000a80:	f092 0f00 	teq	r2, #0
 8000a84:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a88:	bf06      	itte	eq
 8000a8a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a8e:	3201      	addeq	r2, #1
 8000a90:	3b01      	subne	r3, #1
 8000a92:	e7b5      	b.n	8000a00 <__addsf3+0x58>
 8000a94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a9c:	bf18      	it	ne
 8000a9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa2:	d021      	beq.n	8000ae8 <__addsf3+0x140>
 8000aa4:	ea92 0f03 	teq	r2, r3
 8000aa8:	d004      	beq.n	8000ab4 <__addsf3+0x10c>
 8000aaa:	f092 0f00 	teq	r2, #0
 8000aae:	bf08      	it	eq
 8000ab0:	4608      	moveq	r0, r1
 8000ab2:	4770      	bx	lr
 8000ab4:	ea90 0f01 	teq	r0, r1
 8000ab8:	bf1c      	itt	ne
 8000aba:	2000      	movne	r0, #0
 8000abc:	4770      	bxne	lr
 8000abe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ac2:	d104      	bne.n	8000ace <__addsf3+0x126>
 8000ac4:	0040      	lsls	r0, r0, #1
 8000ac6:	bf28      	it	cs
 8000ac8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	4770      	bx	lr
 8000ace:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ad2:	bf3c      	itt	cc
 8000ad4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ad8:	4770      	bxcc	lr
 8000ada:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ade:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ae2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae6:	4770      	bx	lr
 8000ae8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000aec:	bf16      	itet	ne
 8000aee:	4608      	movne	r0, r1
 8000af0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000af4:	4601      	movne	r1, r0
 8000af6:	0242      	lsls	r2, r0, #9
 8000af8:	bf06      	itte	eq
 8000afa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000afe:	ea90 0f01 	teqeq	r0, r1
 8000b02:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_ui2f>:
 8000b08:	f04f 0300 	mov.w	r3, #0
 8000b0c:	e004      	b.n	8000b18 <__aeabi_i2f+0x8>
 8000b0e:	bf00      	nop

08000b10 <__aeabi_i2f>:
 8000b10:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b14:	bf48      	it	mi
 8000b16:	4240      	negmi	r0, r0
 8000b18:	ea5f 0c00 	movs.w	ip, r0
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b24:	4601      	mov	r1, r0
 8000b26:	f04f 0000 	mov.w	r0, #0
 8000b2a:	e01c      	b.n	8000b66 <__aeabi_l2f+0x2a>

08000b2c <__aeabi_ul2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f04f 0300 	mov.w	r3, #0
 8000b38:	e00a      	b.n	8000b50 <__aeabi_l2f+0x14>
 8000b3a:	bf00      	nop

08000b3c <__aeabi_l2f>:
 8000b3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b40:	bf08      	it	eq
 8000b42:	4770      	bxeq	lr
 8000b44:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b48:	d502      	bpl.n	8000b50 <__aeabi_l2f+0x14>
 8000b4a:	4240      	negs	r0, r0
 8000b4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b50:	ea5f 0c01 	movs.w	ip, r1
 8000b54:	bf02      	ittt	eq
 8000b56:	4684      	moveq	ip, r0
 8000b58:	4601      	moveq	r1, r0
 8000b5a:	2000      	moveq	r0, #0
 8000b5c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b60:	bf08      	it	eq
 8000b62:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b66:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b6a:	fabc f28c 	clz	r2, ip
 8000b6e:	3a08      	subs	r2, #8
 8000b70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b74:	db10      	blt.n	8000b98 <__aeabi_l2f+0x5c>
 8000b76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b7a:	4463      	add	r3, ip
 8000b7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b80:	f1c2 0220 	rsb	r2, r2, #32
 8000b84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b88:	fa20 f202 	lsr.w	r2, r0, r2
 8000b8c:	eb43 0002 	adc.w	r0, r3, r2
 8000b90:	bf08      	it	eq
 8000b92:	f020 0001 	biceq.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	f102 0220 	add.w	r2, r2, #32
 8000b9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ba0:	f1c2 0220 	rsb	r2, r2, #32
 8000ba4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ba8:	fa21 f202 	lsr.w	r2, r1, r2
 8000bac:	eb43 0002 	adc.w	r0, r3, r2
 8000bb0:	bf08      	it	eq
 8000bb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_fmul>:
 8000bb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bc0:	bf1e      	ittt	ne
 8000bc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bc6:	ea92 0f0c 	teqne	r2, ip
 8000bca:	ea93 0f0c 	teqne	r3, ip
 8000bce:	d06f      	beq.n	8000cb0 <__aeabi_fmul+0xf8>
 8000bd0:	441a      	add	r2, r3
 8000bd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bd6:	0240      	lsls	r0, r0, #9
 8000bd8:	bf18      	it	ne
 8000bda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bde:	d01e      	beq.n	8000c1e <__aeabi_fmul+0x66>
 8000be0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000be4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000be8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bec:	fba0 3101 	umull	r3, r1, r0, r1
 8000bf0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000bf4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000bf8:	bf3e      	ittt	cc
 8000bfa:	0049      	lslcc	r1, r1, #1
 8000bfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c00:	005b      	lslcc	r3, r3, #1
 8000c02:	ea40 0001 	orr.w	r0, r0, r1
 8000c06:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c0a:	2afd      	cmp	r2, #253	; 0xfd
 8000c0c:	d81d      	bhi.n	8000c4a <__aeabi_fmul+0x92>
 8000c0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c16:	bf08      	it	eq
 8000c18:	f020 0001 	biceq.w	r0, r0, #1
 8000c1c:	4770      	bx	lr
 8000c1e:	f090 0f00 	teq	r0, #0
 8000c22:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c26:	bf08      	it	eq
 8000c28:	0249      	lsleq	r1, r1, #9
 8000c2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c32:	3a7f      	subs	r2, #127	; 0x7f
 8000c34:	bfc2      	ittt	gt
 8000c36:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c3e:	4770      	bxgt	lr
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	f04f 0300 	mov.w	r3, #0
 8000c48:	3a01      	subs	r2, #1
 8000c4a:	dc5d      	bgt.n	8000d08 <__aeabi_fmul+0x150>
 8000c4c:	f112 0f19 	cmn.w	r2, #25
 8000c50:	bfdc      	itt	le
 8000c52:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c56:	4770      	bxle	lr
 8000c58:	f1c2 0200 	rsb	r2, r2, #0
 8000c5c:	0041      	lsls	r1, r0, #1
 8000c5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c62:	f1c2 0220 	rsb	r2, r2, #32
 8000c66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c6e:	f140 0000 	adc.w	r0, r0, #0
 8000c72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c76:	bf08      	it	eq
 8000c78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c7c:	4770      	bx	lr
 8000c7e:	f092 0f00 	teq	r2, #0
 8000c82:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c86:	bf02      	ittt	eq
 8000c88:	0040      	lsleq	r0, r0, #1
 8000c8a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c8e:	3a01      	subeq	r2, #1
 8000c90:	d0f9      	beq.n	8000c86 <__aeabi_fmul+0xce>
 8000c92:	ea40 000c 	orr.w	r0, r0, ip
 8000c96:	f093 0f00 	teq	r3, #0
 8000c9a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c9e:	bf02      	ittt	eq
 8000ca0:	0049      	lsleq	r1, r1, #1
 8000ca2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ca6:	3b01      	subeq	r3, #1
 8000ca8:	d0f9      	beq.n	8000c9e <__aeabi_fmul+0xe6>
 8000caa:	ea41 010c 	orr.w	r1, r1, ip
 8000cae:	e78f      	b.n	8000bd0 <__aeabi_fmul+0x18>
 8000cb0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cb4:	ea92 0f0c 	teq	r2, ip
 8000cb8:	bf18      	it	ne
 8000cba:	ea93 0f0c 	teqne	r3, ip
 8000cbe:	d00a      	beq.n	8000cd6 <__aeabi_fmul+0x11e>
 8000cc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cc4:	bf18      	it	ne
 8000cc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cca:	d1d8      	bne.n	8000c7e <__aeabi_fmul+0xc6>
 8000ccc:	ea80 0001 	eor.w	r0, r0, r1
 8000cd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cd4:	4770      	bx	lr
 8000cd6:	f090 0f00 	teq	r0, #0
 8000cda:	bf17      	itett	ne
 8000cdc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ce0:	4608      	moveq	r0, r1
 8000ce2:	f091 0f00 	teqne	r1, #0
 8000ce6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cea:	d014      	beq.n	8000d16 <__aeabi_fmul+0x15e>
 8000cec:	ea92 0f0c 	teq	r2, ip
 8000cf0:	d101      	bne.n	8000cf6 <__aeabi_fmul+0x13e>
 8000cf2:	0242      	lsls	r2, r0, #9
 8000cf4:	d10f      	bne.n	8000d16 <__aeabi_fmul+0x15e>
 8000cf6:	ea93 0f0c 	teq	r3, ip
 8000cfa:	d103      	bne.n	8000d04 <__aeabi_fmul+0x14c>
 8000cfc:	024b      	lsls	r3, r1, #9
 8000cfe:	bf18      	it	ne
 8000d00:	4608      	movne	r0, r1
 8000d02:	d108      	bne.n	8000d16 <__aeabi_fmul+0x15e>
 8000d04:	ea80 0001 	eor.w	r0, r0, r1
 8000d08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d14:	4770      	bx	lr
 8000d16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d1e:	4770      	bx	lr

08000d20 <__aeabi_fdiv>:
 8000d20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d28:	bf1e      	ittt	ne
 8000d2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d2e:	ea92 0f0c 	teqne	r2, ip
 8000d32:	ea93 0f0c 	teqne	r3, ip
 8000d36:	d069      	beq.n	8000e0c <__aeabi_fdiv+0xec>
 8000d38:	eba2 0203 	sub.w	r2, r2, r3
 8000d3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d40:	0249      	lsls	r1, r1, #9
 8000d42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d46:	d037      	beq.n	8000db8 <__aeabi_fdiv+0x98>
 8000d48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	bf38      	it	cc
 8000d5c:	005b      	lslcc	r3, r3, #1
 8000d5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d66:	428b      	cmp	r3, r1
 8000d68:	bf24      	itt	cs
 8000d6a:	1a5b      	subcs	r3, r3, r1
 8000d6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d74:	bf24      	itt	cs
 8000d76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d82:	bf24      	itt	cs
 8000d84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d90:	bf24      	itt	cs
 8000d92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d9a:	011b      	lsls	r3, r3, #4
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000da2:	d1e0      	bne.n	8000d66 <__aeabi_fdiv+0x46>
 8000da4:	2afd      	cmp	r2, #253	; 0xfd
 8000da6:	f63f af50 	bhi.w	8000c4a <__aeabi_fmul+0x92>
 8000daa:	428b      	cmp	r3, r1
 8000dac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db0:	bf08      	it	eq
 8000db2:	f020 0001 	biceq.w	r0, r0, #1
 8000db6:	4770      	bx	lr
 8000db8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dbc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dc0:	327f      	adds	r2, #127	; 0x7f
 8000dc2:	bfc2      	ittt	gt
 8000dc4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dcc:	4770      	bxgt	lr
 8000dce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd2:	f04f 0300 	mov.w	r3, #0
 8000dd6:	3a01      	subs	r2, #1
 8000dd8:	e737      	b.n	8000c4a <__aeabi_fmul+0x92>
 8000dda:	f092 0f00 	teq	r2, #0
 8000dde:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000de2:	bf02      	ittt	eq
 8000de4:	0040      	lsleq	r0, r0, #1
 8000de6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dea:	3a01      	subeq	r2, #1
 8000dec:	d0f9      	beq.n	8000de2 <__aeabi_fdiv+0xc2>
 8000dee:	ea40 000c 	orr.w	r0, r0, ip
 8000df2:	f093 0f00 	teq	r3, #0
 8000df6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dfa:	bf02      	ittt	eq
 8000dfc:	0049      	lsleq	r1, r1, #1
 8000dfe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e02:	3b01      	subeq	r3, #1
 8000e04:	d0f9      	beq.n	8000dfa <__aeabi_fdiv+0xda>
 8000e06:	ea41 010c 	orr.w	r1, r1, ip
 8000e0a:	e795      	b.n	8000d38 <__aeabi_fdiv+0x18>
 8000e0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e10:	ea92 0f0c 	teq	r2, ip
 8000e14:	d108      	bne.n	8000e28 <__aeabi_fdiv+0x108>
 8000e16:	0242      	lsls	r2, r0, #9
 8000e18:	f47f af7d 	bne.w	8000d16 <__aeabi_fmul+0x15e>
 8000e1c:	ea93 0f0c 	teq	r3, ip
 8000e20:	f47f af70 	bne.w	8000d04 <__aeabi_fmul+0x14c>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e776      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e28:	ea93 0f0c 	teq	r3, ip
 8000e2c:	d104      	bne.n	8000e38 <__aeabi_fdiv+0x118>
 8000e2e:	024b      	lsls	r3, r1, #9
 8000e30:	f43f af4c 	beq.w	8000ccc <__aeabi_fmul+0x114>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e76e      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e3c:	bf18      	it	ne
 8000e3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e42:	d1ca      	bne.n	8000dda <__aeabi_fdiv+0xba>
 8000e44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e48:	f47f af5c 	bne.w	8000d04 <__aeabi_fmul+0x14c>
 8000e4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e50:	f47f af3c 	bne.w	8000ccc <__aeabi_fmul+0x114>
 8000e54:	e75f      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e56:	bf00      	nop

08000e58 <__gesf2>:
 8000e58:	f04f 3cff 	mov.w	ip, #4294967295
 8000e5c:	e006      	b.n	8000e6c <__cmpsf2+0x4>
 8000e5e:	bf00      	nop

08000e60 <__lesf2>:
 8000e60:	f04f 0c01 	mov.w	ip, #1
 8000e64:	e002      	b.n	8000e6c <__cmpsf2+0x4>
 8000e66:	bf00      	nop

08000e68 <__cmpsf2>:
 8000e68:	f04f 0c01 	mov.w	ip, #1
 8000e6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e7c:	bf18      	it	ne
 8000e7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e82:	d011      	beq.n	8000ea8 <__cmpsf2+0x40>
 8000e84:	b001      	add	sp, #4
 8000e86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e8a:	bf18      	it	ne
 8000e8c:	ea90 0f01 	teqne	r0, r1
 8000e90:	bf58      	it	pl
 8000e92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e96:	bf88      	it	hi
 8000e98:	17c8      	asrhi	r0, r1, #31
 8000e9a:	bf38      	it	cc
 8000e9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ea0:	bf18      	it	ne
 8000ea2:	f040 0001 	orrne.w	r0, r0, #1
 8000ea6:	4770      	bx	lr
 8000ea8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000eac:	d102      	bne.n	8000eb4 <__cmpsf2+0x4c>
 8000eae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000eb2:	d105      	bne.n	8000ec0 <__cmpsf2+0x58>
 8000eb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000eb8:	d1e4      	bne.n	8000e84 <__cmpsf2+0x1c>
 8000eba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ebe:	d0e1      	beq.n	8000e84 <__cmpsf2+0x1c>
 8000ec0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <__aeabi_cfrcmple>:
 8000ec8:	4684      	mov	ip, r0
 8000eca:	4608      	mov	r0, r1
 8000ecc:	4661      	mov	r1, ip
 8000ece:	e7ff      	b.n	8000ed0 <__aeabi_cfcmpeq>

08000ed0 <__aeabi_cfcmpeq>:
 8000ed0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ed2:	f7ff ffc9 	bl	8000e68 <__cmpsf2>
 8000ed6:	2800      	cmp	r0, #0
 8000ed8:	bf48      	it	mi
 8000eda:	f110 0f00 	cmnmi.w	r0, #0
 8000ede:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ee0 <__aeabi_fcmpeq>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff fff4 	bl	8000ed0 <__aeabi_cfcmpeq>
 8000ee8:	bf0c      	ite	eq
 8000eea:	2001      	moveq	r0, #1
 8000eec:	2000      	movne	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_fcmplt>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffea 	bl	8000ed0 <__aeabi_cfcmpeq>
 8000efc:	bf34      	ite	cc
 8000efe:	2001      	movcc	r0, #1
 8000f00:	2000      	movcs	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_fcmple>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffe0 	bl	8000ed0 <__aeabi_cfcmpeq>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_fcmpge>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffd2 	bl	8000ec8 <__aeabi_cfrcmple>
 8000f24:	bf94      	ite	ls
 8000f26:	2001      	movls	r0, #1
 8000f28:	2000      	movhi	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_fcmpgt>:
 8000f30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f34:	f7ff ffc8 	bl	8000ec8 <__aeabi_cfrcmple>
 8000f38:	bf34      	ite	cc
 8000f3a:	2001      	movcc	r0, #1
 8000f3c:	2000      	movcs	r0, #0
 8000f3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f42:	bf00      	nop

08000f44 <__aeabi_f2iz>:
 8000f44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f48:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f4c:	d30f      	bcc.n	8000f6e <__aeabi_f2iz+0x2a>
 8000f4e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f56:	d90d      	bls.n	8000f74 <__aeabi_f2iz+0x30>
 8000f58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f60:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f64:	fa23 f002 	lsr.w	r0, r3, r2
 8000f68:	bf18      	it	ne
 8000f6a:	4240      	negne	r0, r0
 8000f6c:	4770      	bx	lr
 8000f6e:	f04f 0000 	mov.w	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f78:	d101      	bne.n	8000f7e <__aeabi_f2iz+0x3a>
 8000f7a:	0242      	lsls	r2, r0, #9
 8000f7c:	d105      	bne.n	8000f8a <__aeabi_f2iz+0x46>
 8000f7e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000f82:	bf08      	it	eq
 8000f84:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000f88:	4770      	bx	lr
 8000f8a:	f04f 0000 	mov.w	r0, #0
 8000f8e:	4770      	bx	lr

08000f90 <FlasherInit>:
#include <stdio.h>
#include "MyFlah.h"

//-------------------------------------------------------------------------
bool FlasherInit()
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
	Flash_Init();
 8000f94:	f000 fb36 	bl	8001604 <Flash_Init>
	return TestFlash();
 8000f98:	f000 f9e8 	bl	800136c <TestFlash>
 8000f9c:	4603      	mov	r3, r0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	bd80      	pop	{r7, pc}
	...

08000fa4 <getCRC>:
//-------------------------------------------------------------------------
unsigned long getCRC(char *pchBuf, int nBufLen)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	f5ad 6d83 	sub.w	sp, sp, #1048	; 0x418
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	6018      	str	r0, [r3, #0]
 8000fb0:	463b      	mov	r3, r7
 8000fb2:	6019      	str	r1, [r3, #0]
int i;
int nIndex;
char ch;
unsigned long res;
unsigned long table [] = {
 8000fb4:	f107 0308 	add.w	r3, r7, #8
 8000fb8:	4a26      	ldr	r2, [pc, #152]	; (8001054 <getCRC+0xb0>)
 8000fba:	4618      	mov	r0, r3
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	f008 ffa6 	bl	8009f14 <memcpy>
0xBDBDF21C, 0xCABAC28A, 0x53B39330, 0x24B4A3A6,
0xBAD03605, 0xCDD70693, 0x54DE5729, 0x23D967BF,
0xB3667A2E, 0xC4614AB8, 0x5D681B02, 0x2A6F2B94,
0xB40BBE37, 0xC30C8EA1, 0x5A05DF1B, 0x2D02EF8D
};
res = 0xFFFFFFFF;
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fcc:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
for (i=0;i<nBufLen+4;i++)
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
 8000fd6:	e02e      	b.n	8001036 <getCRC+0x92>
{
nIndex = (res >> 24) & 0xFF;
 8000fd8:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8000fdc:	0e1b      	lsrs	r3, r3, #24
 8000fde:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
if (i<nBufLen)
 8000fe2:	463b      	mov	r3, r7
 8000fe4:	f8d7 2414 	ldr.w	r2, [r7, #1044]	; 0x414
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	da08      	bge.n	8001000 <getCRC+0x5c>
ch = pchBuf[i];
 8000fee:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 8000ff2:	1d3a      	adds	r2, r7, #4
 8000ff4:	6812      	ldr	r2, [r2, #0]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	f887 3413 	strb.w	r3, [r7, #1043]	; 0x413
 8000ffe:	e002      	b.n	8001006 <getCRC+0x62>
else
ch = 0x0;
 8001000:	2300      	movs	r3, #0
 8001002:	f887 3413 	strb.w	r3, [r7, #1043]	; 0x413
res = (res << 8) | ch;
 8001006:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800100a:	021a      	lsls	r2, r3, #8
 800100c:	f897 3413 	ldrb.w	r3, [r7, #1043]	; 0x413
 8001010:	4313      	orrs	r3, r2
 8001012:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
res ^= table[nIndex];
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	f8d7 2408 	ldr.w	r2, [r7, #1032]	; 0x408
 800101e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001022:	f8d7 240c 	ldr.w	r2, [r7, #1036]	; 0x40c
 8001026:	4053      	eors	r3, r2
 8001028:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
for (i=0;i<nBufLen+4;i++)
 800102c:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 8001030:	3301      	adds	r3, #1
 8001032:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
 8001036:	463b      	mov	r3, r7
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	3304      	adds	r3, #4
 800103c:	f8d7 2414 	ldr.w	r2, [r7, #1044]	; 0x414
 8001040:	429a      	cmp	r2, r3
 8001042:	dbc9      	blt.n	8000fd8 <getCRC+0x34>
      }
return res;
 8001044:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
}
 8001048:	4618      	mov	r0, r3
 800104a:	f507 6783 	add.w	r7, r7, #1048	; 0x418
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	0800ab00 	.word	0x0800ab00

08001058 <SendAnswer>:
//-------------------------------------------------------------------------

//-------------------------------------------------------------------------
void SendAnswer(uint8_t answ)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
	uint8_t answer[2];
	answer[0]=COMMAND_PREFIX;
 8001062:	2340      	movs	r3, #64	; 0x40
 8001064:	733b      	strb	r3, [r7, #12]
	answer[1]=answ;
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	737b      	strb	r3, [r7, #13]
	Send_Data_To_CDC(answer,2);
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	2102      	movs	r1, #2
 8001070:	4618      	mov	r0, r3
 8001072:	f001 ff8d 	bl	8002f90 <Send_Data_To_CDC>
}
 8001076:	bf00      	nop
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
	...

08001080 <HexBufToBuf>:
//-------------------------------------------------------------------------
uint8_t HexBufToBuf(uint8_t * Inbuf, uint8_t InLen, uint8_t *outbuf)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b08a      	sub	sp, #40	; 0x28
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	460b      	mov	r3, r1
 800108a:	607a      	str	r2, [r7, #4]
 800108c:	72fb      	strb	r3, [r7, #11]
if(InLen*2>MAX_BUF) return 0;
 800108e:	7afb      	ldrb	r3, [r7, #11]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	2b64      	cmp	r3, #100	; 0x64
 8001094:	dd01      	ble.n	800109a <HexBufToBuf+0x1a>
 8001096:	2300      	movs	r3, #0
 8001098:	e037      	b.n	800110a <HexBufToBuf+0x8a>
uint8_t hexstring[5];
uint8_t *uk = Inbuf;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	627b      	str	r3, [r7, #36]	; 0x24
hexstring[0]='0';
 800109e:	2330      	movs	r3, #48	; 0x30
 80010a0:	753b      	strb	r3, [r7, #20]
hexstring[1]='x';
 80010a2:	2378      	movs	r3, #120	; 0x78
 80010a4:	757b      	strb	r3, [r7, #21]
uint8_t len=0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
uint8_t * hex = (uint8_t*)(&hexstring[0]+2);
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	3302      	adds	r3, #2
 80010b2:	61fb      	str	r3, [r7, #28]
for(uk=Inbuf; uk<Inbuf+InLen; uk=uk+2)
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	627b      	str	r3, [r7, #36]	; 0x24
 80010b8:	e01f      	b.n	80010fa <HexBufToBuf+0x7a>
{
	memcpy(hex, uk, 2);
 80010ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010bc:	881b      	ldrh	r3, [r3, #0]
 80010be:	b29a      	uxth	r2, r3
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	801a      	strh	r2, [r3, #0]
	hex[2]=0;
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	3302      	adds	r3, #2
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]
	int c;
	sscanf((char*)hexstring, "%x", &c);
 80010cc:	f107 0210 	add.w	r2, r7, #16
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	490f      	ldr	r1, [pc, #60]	; (8001114 <HexBufToBuf+0x94>)
 80010d6:	4618      	mov	r0, r3
 80010d8:	f008 ff30 	bl	8009f3c <siscanf>
	///outbuf[len]=(uint8_t)strtol((char*)hex,NULL,16);
	outbuf[len]=c;
 80010dc:	6939      	ldr	r1, [r7, #16]
 80010de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	4413      	add	r3, r2
 80010e6:	b2ca      	uxtb	r2, r1
 80010e8:	701a      	strb	r2, [r3, #0]
	len++;
 80010ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80010ee:	3301      	adds	r3, #1
 80010f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
for(uk=Inbuf; uk<Inbuf+InLen; uk=uk+2)
 80010f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f6:	3302      	adds	r3, #2
 80010f8:	627b      	str	r3, [r7, #36]	; 0x24
 80010fa:	7afb      	ldrb	r3, [r7, #11]
 80010fc:	68fa      	ldr	r2, [r7, #12]
 80010fe:	4413      	add	r3, r2
 8001100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001102:	429a      	cmp	r2, r3
 8001104:	d3d9      	bcc.n	80010ba <HexBufToBuf+0x3a>
}
return len;
 8001106:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800110a:	4618      	mov	r0, r3
 800110c:	3728      	adds	r7, #40	; 0x28
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	0800af00 	.word	0x0800af00

08001118 <WheitBusy>:
//-------------------------------------------------------------------------
void WheitBusy()
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	Flash_WaitForWriteEnd();
 800111c:	f000 fad0 	bl	80016c0 <Flash_WaitForWriteEnd>
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}

08001124 <ProcessRecvedBuf>:
//-------------------------------------------------------------------------
bool ProcessRecvedBuf(uint8_t *inbuf, uint16_t len, bool PurgeBuf)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b0c4      	sub	sp, #272	; 0x110
 8001128:	af00      	add	r7, sp, #0
 800112a:	1d3b      	adds	r3, r7, #4
 800112c:	6018      	str	r0, [r3, #0]
 800112e:	4608      	mov	r0, r1
 8001130:	4611      	mov	r1, r2
 8001132:	1cbb      	adds	r3, r7, #2
 8001134:	4602      	mov	r2, r0
 8001136:	801a      	strh	r2, [r3, #0]
 8001138:	1c7b      	adds	r3, r7, #1
 800113a:	460a      	mov	r2, r1
 800113c:	701a      	strb	r2, [r3, #0]
	if(pageDataIndex>255) return false;
 800113e:	4b55      	ldr	r3, [pc, #340]	; (8001294 <ProcessRecvedBuf+0x170>)
 8001140:	881b      	ldrh	r3, [r3, #0]
 8001142:	2bff      	cmp	r3, #255	; 0xff
 8001144:	d901      	bls.n	800114a <ProcessRecvedBuf+0x26>
 8001146:	2300      	movs	r3, #0
 8001148:	e09e      	b.n	8001288 <ProcessRecvedBuf+0x164>
	if(PurgeBuf && pageDataIndex>0)
 800114a:	1c7b      	adds	r3, r7, #1
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d013      	beq.n	800117a <ProcessRecvedBuf+0x56>
 8001152:	4b50      	ldr	r3, [pc, #320]	; (8001294 <ProcessRecvedBuf+0x170>)
 8001154:	881b      	ldrh	r3, [r3, #0]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d00f      	beq.n	800117a <ProcessRecvedBuf+0x56>
	{
		//W25qxx_WritePage(pageData,PageAddr,0,pageDataIndex+1);
		Flash_WritePage(pageData,PageAddr,pageDataIndex+1);
 800115a:	4b4f      	ldr	r3, [pc, #316]	; (8001298 <ProcessRecvedBuf+0x174>)
 800115c:	6819      	ldr	r1, [r3, #0]
 800115e:	4b4d      	ldr	r3, [pc, #308]	; (8001294 <ProcessRecvedBuf+0x170>)
 8001160:	881b      	ldrh	r3, [r3, #0]
 8001162:	3301      	adds	r3, #1
 8001164:	461a      	mov	r2, r3
 8001166:	484d      	ldr	r0, [pc, #308]	; (800129c <ProcessRecvedBuf+0x178>)
 8001168:	f000 faf4 	bl	8001754 <Flash_WritePage>
		WheitBusy();
 800116c:	f7ff ffd4 	bl	8001118 <WheitBusy>
		pageDataIndex=0;
 8001170:	4b48      	ldr	r3, [pc, #288]	; (8001294 <ProcessRecvedBuf+0x170>)
 8001172:	2200      	movs	r2, #0
 8001174:	801a      	strh	r2, [r3, #0]
		return true;
 8001176:	2301      	movs	r3, #1
 8001178:	e086      	b.n	8001288 <ProcessRecvedBuf+0x164>
	}
	uint16_t DataLen = len-8-1;
 800117a:	1cbb      	adds	r3, r7, #2
 800117c:	881b      	ldrh	r3, [r3, #0]
 800117e:	3b09      	subs	r3, #9
 8001180:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	uint8_t prgData[257];
	if(inbuf[0]!='$' || inbuf[len-1]!='#') return false;
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b24      	cmp	r3, #36	; 0x24
 800118c:	d108      	bne.n	80011a0 <ProcessRecvedBuf+0x7c>
 800118e:	1cbb      	adds	r3, r7, #2
 8001190:	881b      	ldrh	r3, [r3, #0]
 8001192:	3b01      	subs	r3, #1
 8001194:	1d3a      	adds	r2, r7, #4
 8001196:	6812      	ldr	r2, [r2, #0]
 8001198:	4413      	add	r3, r2
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b23      	cmp	r3, #35	; 0x23
 800119e:	d001      	beq.n	80011a4 <ProcessRecvedBuf+0x80>
 80011a0:	2300      	movs	r3, #0
 80011a2:	e071      	b.n	8001288 <ProcessRecvedBuf+0x164>
	if(DataLen>256*2) return false;
 80011a4:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 80011a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011ac:	d901      	bls.n	80011b2 <ProcessRecvedBuf+0x8e>
 80011ae:	2300      	movs	r3, #0
 80011b0:	e06a      	b.n	8001288 <ProcessRecvedBuf+0x164>
	DataLen = HexBufToBuf(inbuf+8,DataLen,prgData);
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	3308      	adds	r3, #8
 80011b8:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80011bc:	b2d1      	uxtb	r1, r2
 80011be:	f107 0208 	add.w	r2, r7, #8
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff ff5c 	bl	8001080 <HexBufToBuf>
 80011c8:	4603      	mov	r3, r0
 80011ca:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	prgData[DataLen]=0;
 80011ce:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 80011d2:	f107 0208 	add.w	r2, r7, #8
 80011d6:	2100      	movs	r1, #0
 80011d8:	54d1      	strb	r1, [r2, r3]
	ProgLen = ProgLen+DataLen;
 80011da:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80011de:	4b30      	ldr	r3, [pc, #192]	; (80012a0 <ProcessRecvedBuf+0x17c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4413      	add	r3, r2
 80011e4:	4a2e      	ldr	r2, [pc, #184]	; (80012a0 <ProcessRecvedBuf+0x17c>)
 80011e6:	6013      	str	r3, [r2, #0]
	for(int i=0; i<DataLen; i++)
 80011e8:	2300      	movs	r3, #0
 80011ea:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80011ee:	e037      	b.n	8001260 <ProcessRecvedBuf+0x13c>
	{
		if(pageDataIndex==255)
 80011f0:	4b28      	ldr	r3, [pc, #160]	; (8001294 <ProcessRecvedBuf+0x170>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	2bff      	cmp	r3, #255	; 0xff
 80011f6:	d112      	bne.n	800121e <ProcessRecvedBuf+0xfa>
		{
			//W25qxx_WritePage(pageData,PageAddr,0,256);
			Flash_WritePage(pageData,PageAddr,256);
 80011f8:	4b27      	ldr	r3, [pc, #156]	; (8001298 <ProcessRecvedBuf+0x174>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001200:	4619      	mov	r1, r3
 8001202:	4826      	ldr	r0, [pc, #152]	; (800129c <ProcessRecvedBuf+0x178>)
 8001204:	f000 faa6 	bl	8001754 <Flash_WritePage>
			WheitBusy();
 8001208:	f7ff ff86 	bl	8001118 <WheitBusy>
			pageDataIndex=0;
 800120c:	4b21      	ldr	r3, [pc, #132]	; (8001294 <ProcessRecvedBuf+0x170>)
 800120e:	2200      	movs	r2, #0
 8001210:	801a      	strh	r2, [r3, #0]
			PageAddr=PageAddr+1;
 8001212:	4b21      	ldr	r3, [pc, #132]	; (8001298 <ProcessRecvedBuf+0x174>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	3301      	adds	r3, #1
 8001218:	4a1f      	ldr	r2, [pc, #124]	; (8001298 <ProcessRecvedBuf+0x174>)
 800121a:	6013      	str	r3, [r2, #0]
 800121c:	e01b      	b.n	8001256 <ProcessRecvedBuf+0x132>
		}
		else
		{
			pageData[pageDataIndex]=prgData[i];
 800121e:	4b1d      	ldr	r3, [pc, #116]	; (8001294 <ProcessRecvedBuf+0x170>)
 8001220:	881b      	ldrh	r3, [r3, #0]
 8001222:	4619      	mov	r1, r3
 8001224:	f107 0208 	add.w	r2, r7, #8
 8001228:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800122c:	4413      	add	r3, r2
 800122e:	781a      	ldrb	r2, [r3, #0]
 8001230:	4b1a      	ldr	r3, [pc, #104]	; (800129c <ProcessRecvedBuf+0x178>)
 8001232:	545a      	strb	r2, [r3, r1]
			received_cc[pageDataIndex] = prgData[i];
 8001234:	4b17      	ldr	r3, [pc, #92]	; (8001294 <ProcessRecvedBuf+0x170>)
 8001236:	881b      	ldrh	r3, [r3, #0]
 8001238:	4619      	mov	r1, r3
 800123a:	f107 0208 	add.w	r2, r7, #8
 800123e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001242:	4413      	add	r3, r2
 8001244:	781a      	ldrb	r2, [r3, #0]
 8001246:	4b17      	ldr	r3, [pc, #92]	; (80012a4 <ProcessRecvedBuf+0x180>)
 8001248:	545a      	strb	r2, [r3, r1]
			pageDataIndex++;
 800124a:	4b12      	ldr	r3, [pc, #72]	; (8001294 <ProcessRecvedBuf+0x170>)
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	3301      	adds	r3, #1
 8001250:	b29a      	uxth	r2, r3
 8001252:	4b10      	ldr	r3, [pc, #64]	; (8001294 <ProcessRecvedBuf+0x170>)
 8001254:	801a      	strh	r2, [r3, #0]
	for(int i=0; i<DataLen; i++)
 8001256:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800125a:	3301      	adds	r3, #1
 800125c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001260:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 8001264:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8001268:	429a      	cmp	r2, r3
 800126a:	dbc1      	blt.n	80011f0 <ProcessRecvedBuf+0xcc>

		}
	}
	pagedata_cc = pageDataIndex;
 800126c:	4b09      	ldr	r3, [pc, #36]	; (8001294 <ProcessRecvedBuf+0x170>)
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	461a      	mov	r2, r3
 8001272:	4b0d      	ldr	r3, [pc, #52]	; (80012a8 <ProcessRecvedBuf+0x184>)
 8001274:	601a      	str	r2, [r3, #0]
    datalen_cc = DataLen;
 8001276:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800127a:	4a0c      	ldr	r2, [pc, #48]	; (80012ac <ProcessRecvedBuf+0x188>)
 800127c:	6013      	str	r3, [r2, #0]
	reclen_cc = len;
 800127e:	1cbb      	adds	r3, r7, #2
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	4a0b      	ldr	r2, [pc, #44]	; (80012b0 <ProcessRecvedBuf+0x18c>)
 8001284:	6013      	str	r3, [r2, #0]
	return true;
 8001286:	2301      	movs	r3, #1
}
 8001288:	4618      	mov	r0, r3
 800128a:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000870 	.word	0x20000870
 8001298:	2000071c 	.word	0x2000071c
 800129c:	20000758 	.word	0x20000758
 80012a0:	2000085c 	.word	0x2000085c
 80012a4:	20000598 	.word	0x20000598
 80012a8:	200006a4 	.word	0x200006a4
 80012ac:	2000069c 	.word	0x2000069c
 80012b0:	200006a0 	.word	0x200006a0

080012b4 <FinishFlash>:
//-------------------------------------------------------------------------
extern void WDT();

void FinishFlash()
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
	ProcessRecvedBuf(NULL,0,true);
 80012ba:	2201      	movs	r2, #1
 80012bc:	2100      	movs	r1, #0
 80012be:	2000      	movs	r0, #0
 80012c0:	f7ff ff30 	bl	8001124 <ProcessRecvedBuf>
	WDT();
 80012c4:	f001 fe5a 	bl	8002f7c <WDT>
	PageAddr=0;
 80012c8:	4b23      	ldr	r3, [pc, #140]	; (8001358 <FinishFlash+0xa4>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
	unsigned long CR=0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	607b      	str	r3, [r7, #4]
	uint16_t pages = (ProgLen/256)+1;
 80012d2:	4b22      	ldr	r3, [pc, #136]	; (800135c <FinishFlash+0xa8>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	0a1b      	lsrs	r3, r3, #8
 80012d8:	b29b      	uxth	r3, r3
 80012da:	3301      	adds	r3, #1
 80012dc:	817b      	strh	r3, [r7, #10]
	for(int i=1; i<=pages; i++)
 80012de:	2301      	movs	r3, #1
 80012e0:	60fb      	str	r3, [r7, #12]
 80012e2:	e017      	b.n	8001314 <FinishFlash+0x60>
	{
		memset(pageData,0,256);
 80012e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012e8:	2100      	movs	r1, #0
 80012ea:	481d      	ldr	r0, [pc, #116]	; (8001360 <FinishFlash+0xac>)
 80012ec:	f008 fe1d 	bl	8009f2a <memset>
		//W25qxx_ReadPage(pageData,i,0,256);
		Flash_ReadPage(pageData,i,256);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012f6:	4619      	mov	r1, r3
 80012f8:	4819      	ldr	r0, [pc, #100]	; (8001360 <FinishFlash+0xac>)
 80012fa:	f000 fa77 	bl	80017ec <Flash_ReadPage>
		CR=CR+getCRC((char*)pageData,(int)255);
 80012fe:	21ff      	movs	r1, #255	; 0xff
 8001300:	4817      	ldr	r0, [pc, #92]	; (8001360 <FinishFlash+0xac>)
 8001302:	f7ff fe4f 	bl	8000fa4 <getCRC>
 8001306:	4602      	mov	r2, r0
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4413      	add	r3, r2
 800130c:	607b      	str	r3, [r7, #4]
	for(int i=1; i<=pages; i++)
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	3301      	adds	r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	897b      	ldrh	r3, [r7, #10]
 8001316:	68fa      	ldr	r2, [r7, #12]
 8001318:	429a      	cmp	r2, r3
 800131a:	dde3      	ble.n	80012e4 <FinishFlash+0x30>
	}
	memset(pageData,0,256);
 800131c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001320:	2100      	movs	r1, #0
 8001322:	480f      	ldr	r0, [pc, #60]	; (8001360 <FinishFlash+0xac>)
 8001324:	f008 fe01 	bl	8009f2a <memset>
	pageData[0]=0xAB;
 8001328:	4b0d      	ldr	r3, [pc, #52]	; (8001360 <FinishFlash+0xac>)
 800132a:	22ab      	movs	r2, #171	; 0xab
 800132c:	701a      	strb	r2, [r3, #0]
	memcpy(pageData+1,&CR,4);
 800132e:	4a0d      	ldr	r2, [pc, #52]	; (8001364 <FinishFlash+0xb0>)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6013      	str	r3, [r2, #0]
	memcpy(pageData+1+4,&ProgLen,4);
 8001334:	4a0c      	ldr	r2, [pc, #48]	; (8001368 <FinishFlash+0xb4>)
 8001336:	4b09      	ldr	r3, [pc, #36]	; (800135c <FinishFlash+0xa8>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6013      	str	r3, [r2, #0]
	//W25qxx_WritePage(pageData,PageAddr,0,256);
	Flash_WritePage(pageData,PageAddr,256);
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <FinishFlash+0xa4>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001344:	4619      	mov	r1, r3
 8001346:	4806      	ldr	r0, [pc, #24]	; (8001360 <FinishFlash+0xac>)
 8001348:	f000 fa04 	bl	8001754 <Flash_WritePage>
	WheitBusy();
 800134c:	f7ff fee4 	bl	8001118 <WheitBusy>
}
 8001350:	bf00      	nop
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	2000071c 	.word	0x2000071c
 800135c:	2000085c 	.word	0x2000085c
 8001360:	20000758 	.word	0x20000758
 8001364:	20000759 	.word	0x20000759
 8001368:	2000075d 	.word	0x2000075d

0800136c <TestFlash>:
//-------------------------------------------------------------------------
bool TestFlash()
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
pageDataIndex=0;
 8001372:	4b30      	ldr	r3, [pc, #192]	; (8001434 <TestFlash+0xc8>)
 8001374:	2200      	movs	r2, #0
 8001376:	801a      	strh	r2, [r3, #0]
PageAddr=0;
 8001378:	4b2f      	ldr	r3, [pc, #188]	; (8001438 <TestFlash+0xcc>)
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
WDT();
 800137e:	f001 fdfd 	bl	8002f7c <WDT>
//W25qxx_ReadPage(pageData,PageAddr,0,256);
Flash_ReadPage(pageData,PageAddr,256);
 8001382:	4b2d      	ldr	r3, [pc, #180]	; (8001438 <TestFlash+0xcc>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f44f 7280 	mov.w	r2, #256	; 0x100
 800138a:	4619      	mov	r1, r3
 800138c:	482b      	ldr	r0, [pc, #172]	; (800143c <TestFlash+0xd0>)
 800138e:	f000 fa2d 	bl	80017ec <Flash_ReadPage>
if(pageData[0]!=0xAB) return false;
 8001392:	4b2a      	ldr	r3, [pc, #168]	; (800143c <TestFlash+0xd0>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2bab      	cmp	r3, #171	; 0xab
 8001398:	d001      	beq.n	800139e <TestFlash+0x32>
 800139a:	2300      	movs	r3, #0
 800139c:	e046      	b.n	800142c <TestFlash+0xc0>
unsigned long CR=0;
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
unsigned long fCR=0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	603b      	str	r3, [r7, #0]
memcpy(&fCR,pageData+1,4);
 80013a6:	4b26      	ldr	r3, [pc, #152]	; (8001440 <TestFlash+0xd4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	603b      	str	r3, [r7, #0]
memcpy(&ProgLen,pageData+1+4,4);
 80013ac:	4b25      	ldr	r3, [pc, #148]	; (8001444 <TestFlash+0xd8>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	461a      	mov	r2, r3
 80013b2:	4b25      	ldr	r3, [pc, #148]	; (8001448 <TestFlash+0xdc>)
 80013b4:	601a      	str	r2, [r3, #0]
uint16_t pages = (ProgLen/256)+1;
 80013b6:	4b24      	ldr	r3, [pc, #144]	; (8001448 <TestFlash+0xdc>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	0a1b      	lsrs	r3, r3, #8
 80013bc:	b29b      	uxth	r3, r3
 80013be:	3301      	adds	r3, #1
 80013c0:	80fb      	strh	r3, [r7, #6]
for(int i=1; i<=pages; i++)
 80013c2:	2301      	movs	r3, #1
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	e017      	b.n	80013f8 <TestFlash+0x8c>
{
	memset(pageData,0,256);
 80013c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013cc:	2100      	movs	r1, #0
 80013ce:	481b      	ldr	r0, [pc, #108]	; (800143c <TestFlash+0xd0>)
 80013d0:	f008 fdab 	bl	8009f2a <memset>
	//W25qxx_ReadPage(pageData,i,0,256);
	Flash_ReadPage(pageData,i,256);
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013da:	4619      	mov	r1, r3
 80013dc:	4817      	ldr	r0, [pc, #92]	; (800143c <TestFlash+0xd0>)
 80013de:	f000 fa05 	bl	80017ec <Flash_ReadPage>
	CR=CR+getCRC((char*)pageData,(int)255);
 80013e2:	21ff      	movs	r1, #255	; 0xff
 80013e4:	4815      	ldr	r0, [pc, #84]	; (800143c <TestFlash+0xd0>)
 80013e6:	f7ff fddd 	bl	8000fa4 <getCRC>
 80013ea:	4602      	mov	r2, r0
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	4413      	add	r3, r2
 80013f0:	60fb      	str	r3, [r7, #12]
for(int i=1; i<=pages; i++)
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	3301      	adds	r3, #1
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	88fb      	ldrh	r3, [r7, #6]
 80013fa:	68ba      	ldr	r2, [r7, #8]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	dde3      	ble.n	80013c8 <TestFlash+0x5c>
}
if(CR==fCR)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	68fa      	ldr	r2, [r7, #12]
 8001404:	429a      	cmp	r2, r3
 8001406:	d107      	bne.n	8001418 <TestFlash+0xac>
{
	FlashIsProgrammed=true;
 8001408:	4b10      	ldr	r3, [pc, #64]	; (800144c <TestFlash+0xe0>)
 800140a:	2201      	movs	r2, #1
 800140c:	701a      	strb	r2, [r3, #0]
	PageAddr=1;
 800140e:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <TestFlash+0xcc>)
 8001410:	2201      	movs	r2, #1
 8001412:	601a      	str	r2, [r3, #0]
	return true;
 8001414:	2301      	movs	r3, #1
 8001416:	e009      	b.n	800142c <TestFlash+0xc0>
}
else
{
	FlashIsProgrammed=false;
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <TestFlash+0xe0>)
 800141a:	2200      	movs	r2, #0
 800141c:	701a      	strb	r2, [r3, #0]
	PageAddr=1;
 800141e:	4b06      	ldr	r3, [pc, #24]	; (8001438 <TestFlash+0xcc>)
 8001420:	2201      	movs	r2, #1
 8001422:	601a      	str	r2, [r3, #0]
	ProgLen=0;
 8001424:	4b08      	ldr	r3, [pc, #32]	; (8001448 <TestFlash+0xdc>)
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
	return false;
 800142a:	2300      	movs	r3, #0
}
return false;
}
 800142c:	4618      	mov	r0, r3
 800142e:	3710      	adds	r7, #16
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	20000870 	.word	0x20000870
 8001438:	2000071c 	.word	0x2000071c
 800143c:	20000758 	.word	0x20000758
 8001440:	20000759 	.word	0x20000759
 8001444:	2000075d 	.word	0x2000075d
 8001448:	2000085c 	.word	0x2000085c
 800144c:	20000858 	.word	0x20000858

08001450 <PC_BuffProcessing>:
//-------------------------------------------------------------------------
void PC_BuffProcessing(RecData * Recved)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	if(Recved->len==0) return;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800145c:	2b00      	cmp	r3, #0
 800145e:	d06d      	beq.n	800153c <PC_BuffProcessing+0xec>
	if(Recved->Data[0]==COMMAND_PREFIX)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b40      	cmp	r3, #64	; 0x40
 8001466:	d137      	bne.n	80014d8 <PC_BuffProcessing+0x88>
	{
		if(Recved->Data[1]==ENTER_PROGRAMMING_MODE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	785b      	ldrb	r3, [r3, #1]
 800146c:	2b50      	cmp	r3, #80	; 0x50
 800146e:	d116      	bne.n	800149e <PC_BuffProcessing+0x4e>
		{
			//W25qxx_EraseChip();
			Flash_EraseChip();
 8001470:	f000 f950 	bl	8001714 <Flash_EraseChip>
			WDT();
 8001474:	f001 fd82 	bl	8002f7c <WDT>
			FlashIsProgrammed=false;
 8001478:	4b32      	ldr	r3, [pc, #200]	; (8001544 <PC_BuffProcessing+0xf4>)
 800147a:	2200      	movs	r2, #0
 800147c:	701a      	strb	r2, [r3, #0]
			ProgInited=false;
 800147e:	4b32      	ldr	r3, [pc, #200]	; (8001548 <PC_BuffProcessing+0xf8>)
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
			PageAddr=1;
 8001484:	4b31      	ldr	r3, [pc, #196]	; (800154c <PC_BuffProcessing+0xfc>)
 8001486:	2201      	movs	r2, #1
 8001488:	601a      	str	r2, [r3, #0]
			ProgLen=0;
 800148a:	4b31      	ldr	r3, [pc, #196]	; (8001550 <PC_BuffProcessing+0x100>)
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
			pageDataIndex=0;
 8001490:	4b30      	ldr	r3, [pc, #192]	; (8001554 <PC_BuffProcessing+0x104>)
 8001492:	2200      	movs	r2, #0
 8001494:	801a      	strh	r2, [r3, #0]
			ProgrammingMode=true;
 8001496:	4b30      	ldr	r3, [pc, #192]	; (8001558 <PC_BuffProcessing+0x108>)
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]
 800149c:	e018      	b.n	80014d0 <PC_BuffProcessing+0x80>
		}
		else if(Recved->Data[1]==CLOSE_PROGRAMMING_MODE && ProgrammingMode)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	785b      	ldrb	r3, [r3, #1]
 80014a2:	2b45      	cmp	r3, #69	; 0x45
 80014a4:	d114      	bne.n	80014d0 <PC_BuffProcessing+0x80>
 80014a6:	4b2c      	ldr	r3, [pc, #176]	; (8001558 <PC_BuffProcessing+0x108>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d010      	beq.n	80014d0 <PC_BuffProcessing+0x80>
		{
			FinishFlash();
 80014ae:	f7ff ff01 	bl	80012b4 <FinishFlash>
			ProgrammingMode=false;
 80014b2:	4b29      	ldr	r3, [pc, #164]	; (8001558 <PC_BuffProcessing+0x108>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	701a      	strb	r2, [r3, #0]
			if(!TestFlash())
 80014b8:	f7ff ff58 	bl	800136c <TestFlash>
 80014bc:	4603      	mov	r3, r0
 80014be:	f083 0301 	eor.w	r3, r3, #1
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d003      	beq.n	80014d0 <PC_BuffProcessing+0x80>
			{
				SendAnswer(ERR_ANSWER);
 80014c8:	2052      	movs	r0, #82	; 0x52
 80014ca:	f7ff fdc5 	bl	8001058 <SendAnswer>
				return;
 80014ce:	e036      	b.n	800153e <PC_BuffProcessing+0xee>
			}
		}
		SendAnswer(OK_ANSWER);
 80014d0:	204f      	movs	r0, #79	; 0x4f
 80014d2:	f7ff fdc1 	bl	8001058 <SendAnswer>
		return;
 80014d6:	e032      	b.n	800153e <PC_BuffProcessing+0xee>
	}
	else if(!ProgrammingMode)
 80014d8:	4b1f      	ldr	r3, [pc, #124]	; (8001558 <PC_BuffProcessing+0x108>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	f083 0301 	eor.w	r3, r3, #1
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d003      	beq.n	80014ee <PC_BuffProcessing+0x9e>
	{
		SendAnswer(ERR_ANSWER);
 80014e6:	2052      	movs	r0, #82	; 0x52
 80014e8:	f7ff fdb6 	bl	8001058 <SendAnswer>
		return;
 80014ec:	e027      	b.n	800153e <PC_BuffProcessing+0xee>
	}
	else if(Recved->Data[0]=='$' && ProgrammingMode)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b24      	cmp	r3, #36	; 0x24
 80014f4:	d116      	bne.n	8001524 <PC_BuffProcessing+0xd4>
 80014f6:	4b18      	ldr	r3, [pc, #96]	; (8001558 <PC_BuffProcessing+0x108>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d012      	beq.n	8001524 <PC_BuffProcessing+0xd4>
	{
		if(ProcessRecvedBuf(Recved->Data,(uint16_t)Recved->len, false))
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001504:	b29b      	uxth	r3, r3
 8001506:	2200      	movs	r2, #0
 8001508:	4619      	mov	r1, r3
 800150a:	f7ff fe0b 	bl	8001124 <ProcessRecvedBuf>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d003      	beq.n	800151c <PC_BuffProcessing+0xcc>
		{
			SendAnswer(OK_ANSWER);
 8001514:	204f      	movs	r0, #79	; 0x4f
 8001516:	f7ff fd9f 	bl	8001058 <SendAnswer>
			return;
 800151a:	e010      	b.n	800153e <PC_BuffProcessing+0xee>
		}
		else
		{
			SendAnswer(ERR_ANSWER);
 800151c:	2052      	movs	r0, #82	; 0x52
 800151e:	f7ff fd9b 	bl	8001058 <SendAnswer>
			return;
 8001522:	e00c      	b.n	800153e <PC_BuffProcessing+0xee>
		}
	}
	else if(Recved->Data[0]=='!' && ProgrammingMode)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b21      	cmp	r3, #33	; 0x21
 800152a:	d108      	bne.n	800153e <PC_BuffProcessing+0xee>
 800152c:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <PC_BuffProcessing+0x108>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d004      	beq.n	800153e <PC_BuffProcessing+0xee>
	{
		SendAnswer(OK_ANSWER);
 8001534:	204f      	movs	r0, #79	; 0x4f
 8001536:	f7ff fd8f 	bl	8001058 <SendAnswer>
 800153a:	e000      	b.n	800153e <PC_BuffProcessing+0xee>
	if(Recved->len==0) return;
 800153c:	bf00      	nop
	}
}
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000858 	.word	0x20000858
 8001548:	20000719 	.word	0x20000719
 800154c:	2000071c 	.word	0x2000071c
 8001550:	2000085c 	.word	0x2000085c
 8001554:	20000870 	.word	0x20000870
 8001558:	20000718 	.word	0x20000718

0800155c <InitGlobals>:
uint16_t pageDataIndex; //         1


//----------------------------------------------------------------------
void InitGlobals()
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
	ProgrammingMode = false;
 8001560:	4b10      	ldr	r3, [pc, #64]	; (80015a4 <InitGlobals+0x48>)
 8001562:	2200      	movs	r2, #0
 8001564:	701a      	strb	r2, [r3, #0]
	RecvData.len=0;
 8001566:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <InitGlobals+0x4c>)
 8001568:	2200      	movs	r2, #0
 800156a:	665a      	str	r2, [r3, #100]	; 0x64
	SendData.len=0;
 800156c:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <InitGlobals+0x50>)
 800156e:	2200      	movs	r2, #0
 8001570:	60da      	str	r2, [r3, #12]
	memset(&Channels,0,sizeof(Channels));
 8001572:	2238      	movs	r2, #56	; 0x38
 8001574:	2100      	movs	r1, #0
 8001576:	480e      	ldr	r0, [pc, #56]	; (80015b0 <InitGlobals+0x54>)
 8001578:	f008 fcd7 	bl	8009f2a <memset>
	FlashIsProgrammed=false;
 800157c:	4b0d      	ldr	r3, [pc, #52]	; (80015b4 <InitGlobals+0x58>)
 800157e:	2200      	movs	r2, #0
 8001580:	701a      	strb	r2, [r3, #0]
	BusyFlag=false;
 8001582:	4b0d      	ldr	r3, [pc, #52]	; (80015b8 <InitGlobals+0x5c>)
 8001584:	2200      	movs	r2, #0
 8001586:	701a      	strb	r2, [r3, #0]
	ProgInited=false;
 8001588:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <InitGlobals+0x60>)
 800158a:	2200      	movs	r2, #0
 800158c:	701a      	strb	r2, [r3, #0]
	CareOuts=false;
 800158e:	4b0c      	ldr	r3, [pc, #48]	; (80015c0 <InitGlobals+0x64>)
 8001590:	2200      	movs	r2, #0
 8001592:	701a      	strb	r2, [r3, #0]
	ProgLen=0;
 8001594:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <InitGlobals+0x68>)
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
	PageAddr=1;
 800159a:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <InitGlobals+0x6c>)
 800159c:	2201      	movs	r2, #1
 800159e:	601a      	str	r2, [r3, #0]
}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000718 	.word	0x20000718
 80015a8:	200006b0 	.word	0x200006b0
 80015ac:	20000860 	.word	0x20000860
 80015b0:	20000720 	.word	0x20000720
 80015b4:	20000858 	.word	0x20000858
 80015b8:	200006ad 	.word	0x200006ad
 80015bc:	20000719 	.word	0x20000719
 80015c0:	200006ac 	.word	0x200006ac
 80015c4:	2000085c 	.word	0x2000085c
 80015c8:	2000071c 	.word	0x2000071c

080015cc <SPI_RW>:
#define SPI_TIMEOUT		0xFF
#define DUMMY_BYTE		0xAB

//------------------------------------------------------------------------------------
uint8_t SPI_RW(uint8_t data)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af02      	add	r7, sp, #8
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
	uint8_t	ret;
	HAL_SPI_TransmitReceive(&hspi,&data,&ret,1,SPI_TIMEOUT);
 80015d6:	f107 020f 	add.w	r2, r7, #15
 80015da:	1df9      	adds	r1, r7, #7
 80015dc:	23ff      	movs	r3, #255	; 0xff
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	2301      	movs	r3, #1
 80015e2:	4807      	ldr	r0, [pc, #28]	; (8001600 <SPI_RW+0x34>)
 80015e4:	f004 ffef 	bl	80065c6 <HAL_SPI_TransmitReceive>
	//HAL_SPI_TransmitReceive_IT(&hspi,&data,&ret,1);
	while(hspi.State!=HAL_SPI_STATE_READY);
 80015e8:	bf00      	nop
 80015ea:	4b05      	ldr	r3, [pc, #20]	; (8001600 <SPI_RW+0x34>)
 80015ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d1f9      	bne.n	80015ea <SPI_RW+0x1e>
	return ret;
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000874 	.word	0x20000874

08001604 <Flash_Init>:
	HAL_SPI_Receive(&hspi,pBuffer,count,SPI_TIMEOUT);
	//HAL_SPI_Receive_IT(&hspi,pBuffer,count);
}
//------------------------------------------------------------------------------------
void Flash_Init()
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	Disable_CS();
 8001608:	2201      	movs	r2, #1
 800160a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800160e:	4805      	ldr	r0, [pc, #20]	; (8001624 <Flash_Init+0x20>)
 8001610:	f003 fb7c 	bl	8004d0c <HAL_GPIO_WritePin>
	Flash_WriteDisable();
 8001614:	f000 f81e 	bl	8001654 <Flash_WriteDisable>
	Flash_WaitForWriteEnd();
 8001618:	f000 f852 	bl	80016c0 <Flash_WaitForWriteEnd>
	Flash_ReadStatusRegister1();
 800161c:	f000 f830 	bl	8001680 <Flash_ReadStatusRegister1>
}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40010c00 	.word	0x40010c00

08001628 <Flash_WriteEnable>:
//------------------------------------------------------------------------------------
void Flash_WriteEnable(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
	ENABLE_CS();
 800162c:	2200      	movs	r2, #0
 800162e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001632:	4807      	ldr	r0, [pc, #28]	; (8001650 <Flash_WriteEnable+0x28>)
 8001634:	f003 fb6a 	bl	8004d0c <HAL_GPIO_WritePin>
	SPI_RW(0x06);
 8001638:	2006      	movs	r0, #6
 800163a:	f7ff ffc7 	bl	80015cc <SPI_RW>
	Disable_CS();
 800163e:	2201      	movs	r2, #1
 8001640:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001644:	4802      	ldr	r0, [pc, #8]	; (8001650 <Flash_WriteEnable+0x28>)
 8001646:	f003 fb61 	bl	8004d0c <HAL_GPIO_WritePin>
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40010c00 	.word	0x40010c00

08001654 <Flash_WriteDisable>:
//------------------------------------------------------------------------------------
void Flash_WriteDisable(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
	ENABLE_CS();
 8001658:	2200      	movs	r2, #0
 800165a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800165e:	4807      	ldr	r0, [pc, #28]	; (800167c <Flash_WriteDisable+0x28>)
 8001660:	f003 fb54 	bl	8004d0c <HAL_GPIO_WritePin>
	SPI_RW(0x04);
 8001664:	2004      	movs	r0, #4
 8001666:	f7ff ffb1 	bl	80015cc <SPI_RW>
	Disable_CS();
 800166a:	2201      	movs	r2, #1
 800166c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001670:	4802      	ldr	r0, [pc, #8]	; (800167c <Flash_WriteDisable+0x28>)
 8001672:	f003 fb4b 	bl	8004d0c <HAL_GPIO_WritePin>
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40010c00 	.word	0x40010c00

08001680 <Flash_ReadStatusRegister1>:
{

}*/
//------------------------------------------------------------------------------------
uint8_t Flash_ReadStatusRegister1()
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
	uint8_t	status=0;
 8001686:	2300      	movs	r3, #0
 8001688:	71fb      	strb	r3, [r7, #7]
	ENABLE_CS();
 800168a:	2200      	movs	r2, #0
 800168c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001690:	480a      	ldr	r0, [pc, #40]	; (80016bc <Flash_ReadStatusRegister1+0x3c>)
 8001692:	f003 fb3b 	bl	8004d0c <HAL_GPIO_WritePin>
	SPI_RW(0x05);
 8001696:	2005      	movs	r0, #5
 8001698:	f7ff ff98 	bl	80015cc <SPI_RW>
	status = SPI_RW(DUMMY_BYTE);
 800169c:	20ab      	movs	r0, #171	; 0xab
 800169e:	f7ff ff95 	bl	80015cc <SPI_RW>
 80016a2:	4603      	mov	r3, r0
 80016a4:	71fb      	strb	r3, [r7, #7]
	Disable_CS();
 80016a6:	2201      	movs	r2, #1
 80016a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016ac:	4803      	ldr	r0, [pc, #12]	; (80016bc <Flash_ReadStatusRegister1+0x3c>)
 80016ae:	f003 fb2d 	bl	8004d0c <HAL_GPIO_WritePin>
return status;
 80016b2:	79fb      	ldrb	r3, [r7, #7]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40010c00 	.word	0x40010c00

080016c0 <Flash_WaitForWriteEnd>:
	Disable_CS();
return status;
}
//------------------------------------------------------------------------------------
void Flash_WaitForWriteEnd(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
	uint8_t	status=0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	71fb      	strb	r3, [r7, #7]
	ENABLE_CS();
 80016ca:	2200      	movs	r2, #0
 80016cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016d0:	480f      	ldr	r0, [pc, #60]	; (8001710 <Flash_WaitForWriteEnd+0x50>)
 80016d2:	f003 fb1b 	bl	8004d0c <HAL_GPIO_WritePin>
	SPI_RW(0x05);
 80016d6:	2005      	movs	r0, #5
 80016d8:	f7ff ff78 	bl	80015cc <SPI_RW>
	  do
	  {
		  status = SPI_RW(DUMMY_BYTE);
 80016dc:	20ab      	movs	r0, #171	; 0xab
 80016de:	f7ff ff75 	bl	80015cc <SPI_RW>
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
		  HAL_Delay(1);
 80016e6:	2001      	movs	r0, #1
 80016e8:	f002 f990 	bl	8003a0c <HAL_Delay>
		  WDT();
 80016ec:	f001 fc46 	bl	8002f7c <WDT>
	  }
	  while ((status & 0x01) == 0x01);
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d1f0      	bne.n	80016dc <Flash_WaitForWriteEnd+0x1c>
	Disable_CS();
 80016fa:	2201      	movs	r2, #1
 80016fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001700:	4803      	ldr	r0, [pc, #12]	; (8001710 <Flash_WaitForWriteEnd+0x50>)
 8001702:	f003 fb03 	bl	8004d0c <HAL_GPIO_WritePin>
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40010c00 	.word	0x40010c00

08001714 <Flash_EraseChip>:
//------------------------------------------------------------------------------------
void Flash_EraseChip()
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
	Flash_WaitForWriteEnd();
 8001718:	f7ff ffd2 	bl	80016c0 <Flash_WaitForWriteEnd>
	Flash_WriteEnable();
 800171c:	f7ff ff84 	bl	8001628 <Flash_WriteEnable>
	ENABLE_CS();
 8001720:	2200      	movs	r2, #0
 8001722:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001726:	480a      	ldr	r0, [pc, #40]	; (8001750 <Flash_EraseChip+0x3c>)
 8001728:	f003 faf0 	bl	8004d0c <HAL_GPIO_WritePin>
	SPI_RW(0xC7);
 800172c:	20c7      	movs	r0, #199	; 0xc7
 800172e:	f7ff ff4d 	bl	80015cc <SPI_RW>
	Disable_CS();
 8001732:	2201      	movs	r2, #1
 8001734:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001738:	4805      	ldr	r0, [pc, #20]	; (8001750 <Flash_EraseChip+0x3c>)
 800173a:	f003 fae7 	bl	8004d0c <HAL_GPIO_WritePin>
	Flash_WaitForWriteEnd();
 800173e:	f7ff ffbf 	bl	80016c0 <Flash_WaitForWriteEnd>
	Flash_WriteDisable();
 8001742:	f7ff ff87 	bl	8001654 <Flash_WriteDisable>
	Flash_WaitForWriteEnd();
 8001746:	f7ff ffbb 	bl	80016c0 <Flash_WaitForWriteEnd>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40010c00 	.word	0x40010c00

08001754 <Flash_WritePage>:
//------------------------------------------------------------------------------------
void Flash_WritePage(uint8_t *pBuffer, uint32_t Page_Number, uint32_t NumByteToWrite_up_to_PageSize)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
	uint8_t addr;
	uint8_t *pbuf = pBuffer;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	617b      	str	r3, [r7, #20]
	Flash_WaitForWriteEnd();
 8001764:	f7ff ffac 	bl	80016c0 <Flash_WaitForWriteEnd>
	Flash_WriteEnable();
 8001768:	f7ff ff5e 	bl	8001628 <Flash_WriteEnable>
	Page_Number = (Page_Number*256);
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	021b      	lsls	r3, r3, #8
 8001770:	60bb      	str	r3, [r7, #8]
	ENABLE_CS();
 8001772:	2200      	movs	r2, #0
 8001774:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001778:	481b      	ldr	r0, [pc, #108]	; (80017e8 <Flash_WritePage+0x94>)
 800177a:	f003 fac7 	bl	8004d0c <HAL_GPIO_WritePin>
	SPI_RW(0x02);
 800177e:	2002      	movs	r0, #2
 8001780:	f7ff ff24 	bl	80015cc <SPI_RW>
	addr = (uint8_t)((Page_Number & 0x00FF0000) >> 16);
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	0c1b      	lsrs	r3, r3, #16
 8001788:	74fb      	strb	r3, [r7, #19]
	SPI_RW(addr);
 800178a:	7cfb      	ldrb	r3, [r7, #19]
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff1d 	bl	80015cc <SPI_RW>
	addr = (uint8_t)((Page_Number & 0x0000FF00) >> 8);
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	0a1b      	lsrs	r3, r3, #8
 8001796:	74fb      	strb	r3, [r7, #19]
	SPI_RW(addr);
 8001798:	7cfb      	ldrb	r3, [r7, #19]
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff ff16 	bl	80015cc <SPI_RW>
	addr = (uint8_t)((Page_Number & 0x000000FF));
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	74fb      	strb	r3, [r7, #19]
	SPI_RW(addr);
 80017a4:	7cfb      	ldrb	r3, [r7, #19]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff ff10 	bl	80015cc <SPI_RW>
	//SPI_Transmit(pBuffer,NumByteToWrite_up_to_PageSize);
	while(NumByteToWrite_up_to_PageSize--)
 80017ac:	e007      	b.n	80017be <Flash_WritePage+0x6a>
	{
		SPI_RW(*pbuf);
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff ff0a 	bl	80015cc <SPI_RW>
		pbuf++;
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	3301      	adds	r3, #1
 80017bc:	617b      	str	r3, [r7, #20]
	while(NumByteToWrite_up_to_PageSize--)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	1e5a      	subs	r2, r3, #1
 80017c2:	607a      	str	r2, [r7, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d1f2      	bne.n	80017ae <Flash_WritePage+0x5a>
	}
	Disable_CS();
 80017c8:	2201      	movs	r2, #1
 80017ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017ce:	4806      	ldr	r0, [pc, #24]	; (80017e8 <Flash_WritePage+0x94>)
 80017d0:	f003 fa9c 	bl	8004d0c <HAL_GPIO_WritePin>
	Flash_WaitForWriteEnd();
 80017d4:	f7ff ff74 	bl	80016c0 <Flash_WaitForWriteEnd>
	Flash_WriteDisable();
 80017d8:	f7ff ff3c 	bl	8001654 <Flash_WriteDisable>
	Flash_WaitForWriteEnd();
 80017dc:	f7ff ff70 	bl	80016c0 <Flash_WaitForWriteEnd>
}
 80017e0:	bf00      	nop
 80017e2:	3718      	adds	r7, #24
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40010c00 	.word	0x40010c00

080017ec <Flash_ReadPage>:
//------------------------------------------------------------------------------------
void Flash_ReadPage(uint8_t *pBuffer, uint32_t Page_Number, uint32_t NumByteToRead_up_to_PageSize)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
	uint8_t addr;
	uint8_t *pbuf = pBuffer;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	617b      	str	r3, [r7, #20]
	Flash_WaitForWriteEnd();
 80017fc:	f7ff ff60 	bl	80016c0 <Flash_WaitForWriteEnd>
	Flash_WriteDisable();
 8001800:	f7ff ff28 	bl	8001654 <Flash_WriteDisable>
	Flash_WaitForWriteEnd();
 8001804:	f7ff ff5c 	bl	80016c0 <Flash_WaitForWriteEnd>
	Page_Number = (Page_Number*256);
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	021b      	lsls	r3, r3, #8
 800180c:	60bb      	str	r3, [r7, #8]
	ENABLE_CS();
 800180e:	2200      	movs	r2, #0
 8001810:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001814:	481b      	ldr	r0, [pc, #108]	; (8001884 <Flash_ReadPage+0x98>)
 8001816:	f003 fa79 	bl	8004d0c <HAL_GPIO_WritePin>
	SPI_RW(0x0B);
 800181a:	200b      	movs	r0, #11
 800181c:	f7ff fed6 	bl	80015cc <SPI_RW>
	addr = (uint8_t)((Page_Number & 0x00FF0000) >> 16);
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	0c1b      	lsrs	r3, r3, #16
 8001824:	74fb      	strb	r3, [r7, #19]
	SPI_RW(addr);
 8001826:	7cfb      	ldrb	r3, [r7, #19]
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff fecf 	bl	80015cc <SPI_RW>
	addr = (uint8_t)((Page_Number & 0x0000FF00) >> 8);
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	0a1b      	lsrs	r3, r3, #8
 8001832:	74fb      	strb	r3, [r7, #19]
	SPI_RW(addr);
 8001834:	7cfb      	ldrb	r3, [r7, #19]
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fec8 	bl	80015cc <SPI_RW>
	addr = (uint8_t)((Page_Number & 0x000000FF));
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	74fb      	strb	r3, [r7, #19]
	SPI_RW(addr);
 8001840:	7cfb      	ldrb	r3, [r7, #19]
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff fec2 	bl	80015cc <SPI_RW>
	SPI_RW(DUMMY_BYTE);
 8001848:	20ab      	movs	r0, #171	; 0xab
 800184a:	f7ff febf 	bl	80015cc <SPI_RW>
	//SPI_Receive(pBuffer,NumByteToRead_up_to_PageSize);
	while(NumByteToRead_up_to_PageSize--)
 800184e:	e009      	b.n	8001864 <Flash_ReadPage+0x78>
	{
		*pbuf = SPI_RW(DUMMY_BYTE);
 8001850:	20ab      	movs	r0, #171	; 0xab
 8001852:	f7ff febb 	bl	80015cc <SPI_RW>
 8001856:	4603      	mov	r3, r0
 8001858:	461a      	mov	r2, r3
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	701a      	strb	r2, [r3, #0]
		pbuf++;
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	3301      	adds	r3, #1
 8001862:	617b      	str	r3, [r7, #20]
	while(NumByteToRead_up_to_PageSize--)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	1e5a      	subs	r2, r3, #1
 8001868:	607a      	str	r2, [r7, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d1f0      	bne.n	8001850 <Flash_ReadPage+0x64>
	}
	Disable_CS();
 800186e:	2201      	movs	r2, #1
 8001870:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001874:	4803      	ldr	r0, [pc, #12]	; (8001884 <Flash_ReadPage+0x98>)
 8001876:	f003 fa49 	bl	8004d0c <HAL_GPIO_WritePin>
}
 800187a:	bf00      	nop
 800187c:	3718      	adds	r7, #24
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40010c00 	.word	0x40010c00

08001888 <ParsersInit>:

CntChannels CntChnlsVal;
CntDataStr CntData;
//---------------------------------------------------------------------------
void ParsersInit()
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  memset(Xses,0,sizeof(Xs)*MAXIOVAR);
 800188c:	2278      	movs	r2, #120	; 0x78
 800188e:	2100      	movs	r1, #0
 8001890:	4809      	ldr	r0, [pc, #36]	; (80018b8 <ParsersInit+0x30>)
 8001892:	f008 fb4a 	bl	8009f2a <memset>
  memset(Timers,0,sizeof(Timer_S)*MAXTVAR);
 8001896:	22a0      	movs	r2, #160	; 0xa0
 8001898:	2100      	movs	r1, #0
 800189a:	4808      	ldr	r0, [pc, #32]	; (80018bc <ParsersInit+0x34>)
 800189c:	f008 fb45 	bl	8009f2a <memset>
  memset(Mvars,0,sizeof(bool)*MAXMVAR);
 80018a0:	220f      	movs	r2, #15
 80018a2:	2100      	movs	r1, #0
 80018a4:	4806      	ldr	r0, [pc, #24]	; (80018c0 <ParsersInit+0x38>)
 80018a6:	f008 fb40 	bl	8009f2a <memset>
  memset(Coils,1,sizeof(bool)*MAXCOIL);
 80018aa:	2202      	movs	r2, #2
 80018ac:	2101      	movs	r1, #1
 80018ae:	4805      	ldr	r0, [pc, #20]	; (80018c4 <ParsersInit+0x3c>)
 80018b0:	f008 fb3b 	bl	8009f2a <memset>
}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000a08 	.word	0x20000a08
 80018bc:	200008cc 	.word	0x200008cc
 80018c0:	20000a80 	.word	0x20000a80
 80018c4:	20000a04 	.word	0x20000a04

080018c8 <SetUp_PullUp_Mask>:
//---------------------------------------------------------------------------
void SetUp_PullUp_Mask(uint16_t mask)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	80fb      	strh	r3, [r7, #6]
int n = MAXIVAR+2;
 80018d2:	2307      	movs	r3, #7
 80018d4:	617b      	str	r3, [r7, #20]
if(n>16) n=16;
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	2b10      	cmp	r3, #16
 80018da:	dd01      	ble.n	80018e0 <SetUp_PullUp_Mask+0x18>
 80018dc:	2310      	movs	r3, #16
 80018de:	617b      	str	r3, [r7, #20]
bool temp;
for(int i=0; i<n; i++)
 80018e0:	2300      	movs	r3, #0
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	e06a      	b.n	80019bc <SetUp_PullUp_Mask+0xf4>
{
	temp=(bool)(mask&1);
 80018e6:	88fb      	ldrh	r3, [r7, #6]
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	bf14      	ite	ne
 80018f0:	2301      	movne	r3, #1
 80018f2:	2300      	moveq	r3, #0
 80018f4:	73fb      	strb	r3, [r7, #15]
	mask=mask>>1;
 80018f6:	88fb      	ldrh	r3, [r7, #6]
 80018f8:	085b      	lsrs	r3, r3, #1
 80018fa:	80fb      	strh	r3, [r7, #6]
	switch(i)
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	3b02      	subs	r3, #2
 8001900:	2b04      	cmp	r3, #4
 8001902:	d858      	bhi.n	80019b6 <SetUp_PullUp_Mask+0xee>
 8001904:	a201      	add	r2, pc, #4	; (adr r2, 800190c <SetUp_PullUp_Mask+0x44>)
 8001906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800190a:	bf00      	nop
 800190c:	08001921 	.word	0x08001921
 8001910:	0800193f 	.word	0x0800193f
 8001914:	0800195d 	.word	0x0800195d
 8001918:	0800197b 	.word	0x0800197b
 800191c:	08001999 	.word	0x08001999
	{
		case 2:
			{
				if(temp)
 8001920:	7bfb      	ldrb	r3, [r7, #15]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d005      	beq.n	8001932 <SetUp_PullUp_Mask+0x6a>
					HAL_GPIO_WritePin(NP1_GPIO_Port,NP1_Pin,GPIO_PIN_RESET);
 8001926:	2200      	movs	r2, #0
 8001928:	2180      	movs	r1, #128	; 0x80
 800192a:	4828      	ldr	r0, [pc, #160]	; (80019cc <SetUp_PullUp_Mask+0x104>)
 800192c:	f003 f9ee 	bl	8004d0c <HAL_GPIO_WritePin>
				else
					HAL_GPIO_WritePin(NP1_GPIO_Port,NP1_Pin,GPIO_PIN_SET);
				break;
 8001930:	e041      	b.n	80019b6 <SetUp_PullUp_Mask+0xee>
					HAL_GPIO_WritePin(NP1_GPIO_Port,NP1_Pin,GPIO_PIN_SET);
 8001932:	2201      	movs	r2, #1
 8001934:	2180      	movs	r1, #128	; 0x80
 8001936:	4825      	ldr	r0, [pc, #148]	; (80019cc <SetUp_PullUp_Mask+0x104>)
 8001938:	f003 f9e8 	bl	8004d0c <HAL_GPIO_WritePin>
				break;
 800193c:	e03b      	b.n	80019b6 <SetUp_PullUp_Mask+0xee>
			}
		case 3:
			{
				if(temp)
 800193e:	7bfb      	ldrb	r3, [r7, #15]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d005      	beq.n	8001950 <SetUp_PullUp_Mask+0x88>
					HAL_GPIO_WritePin(NP2_GPIO_Port,NP2_Pin,GPIO_PIN_RESET);
 8001944:	2200      	movs	r2, #0
 8001946:	2140      	movs	r1, #64	; 0x40
 8001948:	4820      	ldr	r0, [pc, #128]	; (80019cc <SetUp_PullUp_Mask+0x104>)
 800194a:	f003 f9df 	bl	8004d0c <HAL_GPIO_WritePin>
				else
					HAL_GPIO_WritePin(NP2_GPIO_Port,NP2_Pin,GPIO_PIN_SET);
				break;
 800194e:	e032      	b.n	80019b6 <SetUp_PullUp_Mask+0xee>
					HAL_GPIO_WritePin(NP2_GPIO_Port,NP2_Pin,GPIO_PIN_SET);
 8001950:	2201      	movs	r2, #1
 8001952:	2140      	movs	r1, #64	; 0x40
 8001954:	481d      	ldr	r0, [pc, #116]	; (80019cc <SetUp_PullUp_Mask+0x104>)
 8001956:	f003 f9d9 	bl	8004d0c <HAL_GPIO_WritePin>
				break;
 800195a:	e02c      	b.n	80019b6 <SetUp_PullUp_Mask+0xee>
			}
		case 4:
			{
				if(temp)
 800195c:	7bfb      	ldrb	r3, [r7, #15]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d005      	beq.n	800196e <SetUp_PullUp_Mask+0xa6>
					HAL_GPIO_WritePin(NP3_GPIO_Port,NP3_Pin,GPIO_PIN_RESET);
 8001962:	2200      	movs	r2, #0
 8001964:	2120      	movs	r1, #32
 8001966:	4819      	ldr	r0, [pc, #100]	; (80019cc <SetUp_PullUp_Mask+0x104>)
 8001968:	f003 f9d0 	bl	8004d0c <HAL_GPIO_WritePin>
				else
					HAL_GPIO_WritePin(NP3_GPIO_Port,NP3_Pin,GPIO_PIN_SET);
				break;
 800196c:	e023      	b.n	80019b6 <SetUp_PullUp_Mask+0xee>
					HAL_GPIO_WritePin(NP3_GPIO_Port,NP3_Pin,GPIO_PIN_SET);
 800196e:	2201      	movs	r2, #1
 8001970:	2120      	movs	r1, #32
 8001972:	4816      	ldr	r0, [pc, #88]	; (80019cc <SetUp_PullUp_Mask+0x104>)
 8001974:	f003 f9ca 	bl	8004d0c <HAL_GPIO_WritePin>
				break;
 8001978:	e01d      	b.n	80019b6 <SetUp_PullUp_Mask+0xee>
			}
		case 5:
			{
				if(temp)
 800197a:	7bfb      	ldrb	r3, [r7, #15]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d005      	beq.n	800198c <SetUp_PullUp_Mask+0xc4>
					HAL_GPIO_WritePin(NP4_GPIO_Port,NP4_Pin,GPIO_PIN_RESET);
 8001980:	2200      	movs	r2, #0
 8001982:	2110      	movs	r1, #16
 8001984:	4811      	ldr	r0, [pc, #68]	; (80019cc <SetUp_PullUp_Mask+0x104>)
 8001986:	f003 f9c1 	bl	8004d0c <HAL_GPIO_WritePin>
				else
					HAL_GPIO_WritePin(NP4_GPIO_Port,NP4_Pin,GPIO_PIN_SET);
				break;
 800198a:	e014      	b.n	80019b6 <SetUp_PullUp_Mask+0xee>
					HAL_GPIO_WritePin(NP4_GPIO_Port,NP4_Pin,GPIO_PIN_SET);
 800198c:	2201      	movs	r2, #1
 800198e:	2110      	movs	r1, #16
 8001990:	480e      	ldr	r0, [pc, #56]	; (80019cc <SetUp_PullUp_Mask+0x104>)
 8001992:	f003 f9bb 	bl	8004d0c <HAL_GPIO_WritePin>
				break;
 8001996:	e00e      	b.n	80019b6 <SetUp_PullUp_Mask+0xee>
			}
		case 6:
			{
				if(temp)
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d005      	beq.n	80019aa <SetUp_PullUp_Mask+0xe2>
					HAL_GPIO_WritePin(NP5_GPIO_Port,NP5_Pin,GPIO_PIN_RESET);
 800199e:	2200      	movs	r2, #0
 80019a0:	2108      	movs	r1, #8
 80019a2:	480a      	ldr	r0, [pc, #40]	; (80019cc <SetUp_PullUp_Mask+0x104>)
 80019a4:	f003 f9b2 	bl	8004d0c <HAL_GPIO_WritePin>
				else
					HAL_GPIO_WritePin(NP5_GPIO_Port,NP5_Pin,GPIO_PIN_SET);
				break;
 80019a8:	e004      	b.n	80019b4 <SetUp_PullUp_Mask+0xec>
					HAL_GPIO_WritePin(NP5_GPIO_Port,NP5_Pin,GPIO_PIN_SET);
 80019aa:	2201      	movs	r2, #1
 80019ac:	2108      	movs	r1, #8
 80019ae:	4807      	ldr	r0, [pc, #28]	; (80019cc <SetUp_PullUp_Mask+0x104>)
 80019b0:	f003 f9ac 	bl	8004d0c <HAL_GPIO_WritePin>
				break;
 80019b4:	bf00      	nop
for(int i=0; i<n; i++)
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	3301      	adds	r3, #1
 80019ba:	613b      	str	r3, [r7, #16]
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	db90      	blt.n	80018e6 <SetUp_PullUp_Mask+0x1e>
			}
    }
}
}
 80019c4:	bf00      	nop
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40010c00 	.word	0x40010c00

080019d0 <ParseXString>:
//---------------------------------------------------------------------------
void ParseXString(uint8_t * XString, int xLen)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b088      	sub	sp, #32
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
	Xparm x;
	uint8_t * str = XString;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	61fb      	str	r3, [r7, #28]
	uint8_t temp[4];
	int val=0;
 80019de:	2300      	movs	r3, #0
 80019e0:	60bb      	str	r3, [r7, #8]
	memcpy(temp,str,3);
 80019e2:	f107 030c 	add.w	r3, r7, #12
 80019e6:	2203      	movs	r2, #3
 80019e8:	69f9      	ldr	r1, [r7, #28]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f008 fa92 	bl	8009f14 <memcpy>
	temp[3]=0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	73fb      	strb	r3, [r7, #15]
	sscanf((char*)(temp+1),"%d",&val);
 80019f4:	f107 030c 	add.w	r3, r7, #12
 80019f8:	3301      	adds	r3, #1
 80019fa:	f107 0208 	add.w	r2, r7, #8
 80019fe:	49ad      	ldr	r1, [pc, #692]	; (8001cb4 <ParseXString+0x2e4>)
 8001a00:	4618      	mov	r0, r3
 8001a02:	f008 fa9b 	bl	8009f3c <siscanf>
	x.InNum = (uint8_t)val;	//MESUT Hangi input olduunu alyor
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	747b      	strb	r3, [r7, #17]
	x.Inletter = temp[0];	//MESUT  F, I, C girislerini seciyor.
 8001a0c:	7b3b      	ldrb	r3, [r7, #12]
 8001a0e:	743b      	strb	r3, [r7, #16]
	str=XString+3;	// > veya < operasyonunu belirlemek icin kullanlyor
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	3303      	adds	r3, #3
 8001a14:	61fb      	str	r3, [r7, #28]
	x.ccondition = *str;
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	74fb      	strb	r3, [r7, #19]
	str=str+1;		// condition dan sonra deer gelecek, bu % mi yoksa Voltaj deeri mi baklyor.
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	61fb      	str	r3, [r7, #28]
	if(*str=='%')
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	2b25      	cmp	r3, #37	; 0x25
 8001a28:	d105      	bne.n	8001a36 <ParseXString+0x66>
	{
		x.percent=true;	//% ise percent true yaplyor
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	753b      	strb	r3, [r7, #20]
		str=str+1;		//yzde ka olduu alnyor.
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	3301      	adds	r3, #1
 8001a32:	61fb      	str	r3, [r7, #28]
 8001a34:	e001      	b.n	8001a3a <ParseXString+0x6a>
	}
	else x.percent=false;	//% deil ise normal deeri alacak.
 8001a36:	2300      	movs	r3, #0
 8001a38:	753b      	strb	r3, [r7, #20]
	memcpy(temp,str,6);		//conditiondan sonraki deer temp e atanyor. 12000 milivolt diyelim 5 karakter oradan, bir de B karakteri. toplam 6 karakter.
 8001a3a:	f107 030c 	add.w	r3, r7, #12
 8001a3e:	2206      	movs	r2, #6
 8001a40:	69f9      	ldr	r1, [r7, #28]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f008 fa66 	bl	8009f14 <memcpy>
	for(int i=0; i<6; i++)	//<%15BX01 gibi bir ifadede B ifadesini kontrol etmek iin for dngsne sokuyor.
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61bb      	str	r3, [r7, #24]
 8001a4c:	e196      	b.n	8001d7c <ParseXString+0x3ac>
	{
		if(temp[i]=='B')
 8001a4e:	f107 020c 	add.w	r2, r7, #12
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	4413      	add	r3, r2
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b42      	cmp	r3, #66	; 0x42
 8001a5a:	f040 818c 	bne.w	8001d76 <ParseXString+0x3a6>
		{
			temp[i]=0;
 8001a5e:	f107 020c 	add.w	r2, r7, #12
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	4413      	add	r3, r2
 8001a66:	2200      	movs	r2, #0
 8001a68:	701a      	strb	r2, [r3, #0]
			sscanf((char*)temp,"%d",&val);
 8001a6a:	f107 0208 	add.w	r2, r7, #8
 8001a6e:	f107 030c 	add.w	r3, r7, #12
 8001a72:	4990      	ldr	r1, [pc, #576]	; (8001cb4 <ParseXString+0x2e4>)
 8001a74:	4618      	mov	r0, r3
 8001a76:	f008 fa61 	bl	8009f3c <siscanf>
			x.value=(uint8_t)val;	//MESUT x.value condition  dan sonraki deger.
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	757b      	strb	r3, [r7, #21]
			str=str+i+2;			//
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	3302      	adds	r3, #2
 8001a84:	69fa      	ldr	r2, [r7, #28]
 8001a86:	4413      	add	r3, r2
 8001a88:	61fb      	str	r3, [r7, #28]
			sscanf((char*)str,"%d",&val);
 8001a8a:	f107 0308 	add.w	r3, r7, #8
 8001a8e:	461a      	mov	r2, r3
 8001a90:	4988      	ldr	r1, [pc, #544]	; (8001cb4 <ParseXString+0x2e4>)
 8001a92:	69f8      	ldr	r0, [r7, #28]
 8001a94:	f008 fa52 	bl	8009f3c <siscanf>
			x.xnum=(uint8_t)val;
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	74bb      	strb	r3, [r7, #18]
			Xses[x.xnum].ConditionValue=x.value;
 8001a9e:	7cbb      	ldrb	r3, [r7, #18]
 8001aa0:	7d79      	ldrb	r1, [r7, #21]
 8001aa2:	4a85      	ldr	r2, [pc, #532]	; (8001cb8 <ParseXString+0x2e8>)
 8001aa4:	00db      	lsls	r3, r3, #3
 8001aa6:	4413      	add	r3, r2
 8001aa8:	460a      	mov	r2, r1
 8001aaa:	715a      	strb	r2, [r3, #5]
			Xses[x.xnum].Condition=x.ccondition;
 8001aac:	7cbb      	ldrb	r3, [r7, #18]
 8001aae:	7cf9      	ldrb	r1, [r7, #19]
 8001ab0:	4a81      	ldr	r2, [pc, #516]	; (8001cb8 <ParseXString+0x2e8>)
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	4413      	add	r3, r2
 8001ab6:	460a      	mov	r2, r1
 8001ab8:	711a      	strb	r2, [r3, #4]
			if(x.Inletter=='F')
 8001aba:	7c3b      	ldrb	r3, [r7, #16]
 8001abc:	2b46      	cmp	r3, #70	; 0x46
 8001abe:	d114      	bne.n	8001aea <ParseXString+0x11a>
			{
				if(x.InNum==0)  Xses[x.xnum].Input=&Channels.FB1;
 8001ac0:	7c7b      	ldrb	r3, [r7, #17]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d106      	bne.n	8001ad4 <ParseXString+0x104>
 8001ac6:	7cbb      	ldrb	r3, [r7, #18]
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4b7b      	ldr	r3, [pc, #492]	; (8001cb8 <ParseXString+0x2e8>)
 8001acc:	4a7b      	ldr	r2, [pc, #492]	; (8001cbc <ParseXString+0x2ec>)
 8001ace:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
			}
			else
			{
				//Do Nothin. Give Error
			}
			break;
 8001ad2:	e158      	b.n	8001d86 <ParseXString+0x3b6>
				else if(x.InNum==1)  Xses[x.xnum].Input=&Channels.FB2;
 8001ad4:	7c7b      	ldrb	r3, [r7, #17]
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	f040 8155 	bne.w	8001d86 <ParseXString+0x3b6>
 8001adc:	7cbb      	ldrb	r3, [r7, #18]
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4b75      	ldr	r3, [pc, #468]	; (8001cb8 <ParseXString+0x2e8>)
 8001ae2:	4a77      	ldr	r2, [pc, #476]	; (8001cc0 <ParseXString+0x2f0>)
 8001ae4:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
			break;
 8001ae8:	e14d      	b.n	8001d86 <ParseXString+0x3b6>
			else if(x.Inletter == 'I')
 8001aea:	7c3b      	ldrb	r3, [r7, #16]
 8001aec:	2b49      	cmp	r3, #73	; 0x49
 8001aee:	d176      	bne.n	8001bde <ParseXString+0x20e>
				switch(x.InNum)
 8001af0:	7c7b      	ldrb	r3, [r7, #17]
 8001af2:	2b04      	cmp	r3, #4
 8001af4:	f200 8147 	bhi.w	8001d86 <ParseXString+0x3b6>
 8001af8:	a201      	add	r2, pc, #4	; (adr r2, 8001b00 <ParseXString+0x130>)
 8001afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001afe:	bf00      	nop
 8001b00:	08001b15 	.word	0x08001b15
 8001b04:	08001b3d 	.word	0x08001b3d
 8001b08:	08001b65 	.word	0x08001b65
 8001b0c:	08001b8d 	.word	0x08001b8d
 8001b10:	08001bb5 	.word	0x08001bb5
						if(!x.percent) Xses[x.xnum].Input=&Channels.CH1;
 8001b14:	7d3b      	ldrb	r3, [r7, #20]
 8001b16:	f083 0301 	eor.w	r3, r3, #1
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d006      	beq.n	8001b2e <ParseXString+0x15e>
 8001b20:	7cbb      	ldrb	r3, [r7, #18]
 8001b22:	4619      	mov	r1, r3
 8001b24:	4b64      	ldr	r3, [pc, #400]	; (8001cb8 <ParseXString+0x2e8>)
 8001b26:	4a67      	ldr	r2, [pc, #412]	; (8001cc4 <ParseXString+0x2f4>)
 8001b28:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001b2c:	e122      	b.n	8001d74 <ParseXString+0x3a4>
						else  Xses[x.xnum].Input=&Channels.CH1p;
 8001b2e:	7cbb      	ldrb	r3, [r7, #18]
 8001b30:	4619      	mov	r1, r3
 8001b32:	4b61      	ldr	r3, [pc, #388]	; (8001cb8 <ParseXString+0x2e8>)
 8001b34:	4a64      	ldr	r2, [pc, #400]	; (8001cc8 <ParseXString+0x2f8>)
 8001b36:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001b3a:	e11b      	b.n	8001d74 <ParseXString+0x3a4>
						if(!x.percent) Xses[x.xnum].Input=&Channels.CH2;
 8001b3c:	7d3b      	ldrb	r3, [r7, #20]
 8001b3e:	f083 0301 	eor.w	r3, r3, #1
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d006      	beq.n	8001b56 <ParseXString+0x186>
 8001b48:	7cbb      	ldrb	r3, [r7, #18]
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4b5a      	ldr	r3, [pc, #360]	; (8001cb8 <ParseXString+0x2e8>)
 8001b4e:	4a5f      	ldr	r2, [pc, #380]	; (8001ccc <ParseXString+0x2fc>)
 8001b50:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001b54:	e10e      	b.n	8001d74 <ParseXString+0x3a4>
						else  Xses[x.xnum].Input=&Channels.CH2p;
 8001b56:	7cbb      	ldrb	r3, [r7, #18]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4b57      	ldr	r3, [pc, #348]	; (8001cb8 <ParseXString+0x2e8>)
 8001b5c:	4a5c      	ldr	r2, [pc, #368]	; (8001cd0 <ParseXString+0x300>)
 8001b5e:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001b62:	e107      	b.n	8001d74 <ParseXString+0x3a4>
						if(!x.percent) Xses[x.xnum].Input=&Channels.CH3;
 8001b64:	7d3b      	ldrb	r3, [r7, #20]
 8001b66:	f083 0301 	eor.w	r3, r3, #1
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d006      	beq.n	8001b7e <ParseXString+0x1ae>
 8001b70:	7cbb      	ldrb	r3, [r7, #18]
 8001b72:	4619      	mov	r1, r3
 8001b74:	4b50      	ldr	r3, [pc, #320]	; (8001cb8 <ParseXString+0x2e8>)
 8001b76:	4a57      	ldr	r2, [pc, #348]	; (8001cd4 <ParseXString+0x304>)
 8001b78:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001b7c:	e0fa      	b.n	8001d74 <ParseXString+0x3a4>
						else  Xses[x.xnum].Input=&Channels.CH3p;
 8001b7e:	7cbb      	ldrb	r3, [r7, #18]
 8001b80:	4619      	mov	r1, r3
 8001b82:	4b4d      	ldr	r3, [pc, #308]	; (8001cb8 <ParseXString+0x2e8>)
 8001b84:	4a54      	ldr	r2, [pc, #336]	; (8001cd8 <ParseXString+0x308>)
 8001b86:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001b8a:	e0f3      	b.n	8001d74 <ParseXString+0x3a4>
						if(!x.percent) Xses[x.xnum].Input=&Channels.CH4;
 8001b8c:	7d3b      	ldrb	r3, [r7, #20]
 8001b8e:	f083 0301 	eor.w	r3, r3, #1
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d006      	beq.n	8001ba6 <ParseXString+0x1d6>
 8001b98:	7cbb      	ldrb	r3, [r7, #18]
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4b46      	ldr	r3, [pc, #280]	; (8001cb8 <ParseXString+0x2e8>)
 8001b9e:	4a4f      	ldr	r2, [pc, #316]	; (8001cdc <ParseXString+0x30c>)
 8001ba0:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001ba4:	e0e6      	b.n	8001d74 <ParseXString+0x3a4>
						else  Xses[x.xnum].Input=&Channels.CH4p;
 8001ba6:	7cbb      	ldrb	r3, [r7, #18]
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4b43      	ldr	r3, [pc, #268]	; (8001cb8 <ParseXString+0x2e8>)
 8001bac:	4a4c      	ldr	r2, [pc, #304]	; (8001ce0 <ParseXString+0x310>)
 8001bae:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001bb2:	e0df      	b.n	8001d74 <ParseXString+0x3a4>
						if(!x.percent) Xses[x.xnum].Input=&Channels.CH5;
 8001bb4:	7d3b      	ldrb	r3, [r7, #20]
 8001bb6:	f083 0301 	eor.w	r3, r3, #1
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d006      	beq.n	8001bce <ParseXString+0x1fe>
 8001bc0:	7cbb      	ldrb	r3, [r7, #18]
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4b3c      	ldr	r3, [pc, #240]	; (8001cb8 <ParseXString+0x2e8>)
 8001bc6:	4a47      	ldr	r2, [pc, #284]	; (8001ce4 <ParseXString+0x314>)
 8001bc8:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001bcc:	e0d2      	b.n	8001d74 <ParseXString+0x3a4>
						else  Xses[x.xnum].Input=&Channels.CH5p;
 8001bce:	7cbb      	ldrb	r3, [r7, #18]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4b39      	ldr	r3, [pc, #228]	; (8001cb8 <ParseXString+0x2e8>)
 8001bd4:	4a44      	ldr	r2, [pc, #272]	; (8001ce8 <ParseXString+0x318>)
 8001bd6:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001bda:	bf00      	nop
 8001bdc:	e0ca      	b.n	8001d74 <ParseXString+0x3a4>
			else if(x.Inletter == 'C')
 8001bde:	7c3b      	ldrb	r3, [r7, #16]
 8001be0:	2b43      	cmp	r3, #67	; 0x43
 8001be2:	f040 80d0 	bne.w	8001d86 <ParseXString+0x3b6>
				Xses[x.xnum].Input=&CntData.CntVal[x.InNum];
 8001be6:	7c7b      	ldrb	r3, [r7, #17]
 8001be8:	7cba      	ldrb	r2, [r7, #18]
 8001bea:	4611      	mov	r1, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4a3f      	ldr	r2, [pc, #252]	; (8001cec <ParseXString+0x31c>)
 8001bf0:	4413      	add	r3, r2
 8001bf2:	4a31      	ldr	r2, [pc, #196]	; (8001cb8 <ParseXString+0x2e8>)
 8001bf4:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
				switch(x.InNum)
 8001bf8:	7c7b      	ldrb	r3, [r7, #17]
 8001bfa:	2b0e      	cmp	r3, #14
 8001bfc:	f200 80b9 	bhi.w	8001d72 <ParseXString+0x3a2>
 8001c00:	a201      	add	r2, pc, #4	; (adr r2, 8001c08 <ParseXString+0x238>)
 8001c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c06:	bf00      	nop
 8001c08:	08001c45 	.word	0x08001c45
 8001c0c:	08001c53 	.word	0x08001c53
 8001c10:	08001c61 	.word	0x08001c61
 8001c14:	08001c6f 	.word	0x08001c6f
 8001c18:	08001c7d 	.word	0x08001c7d
 8001c1c:	08001c8b 	.word	0x08001c8b
 8001c20:	08001c99 	.word	0x08001c99
 8001c24:	08001ca7 	.word	0x08001ca7
 8001c28:	08001d11 	.word	0x08001d11
 8001c2c:	08001d1f 	.word	0x08001d1f
 8001c30:	08001d2d 	.word	0x08001d2d
 8001c34:	08001d3b 	.word	0x08001d3b
 8001c38:	08001d49 	.word	0x08001d49
 8001c3c:	08001d57 	.word	0x08001d57
 8001c40:	08001d65 	.word	0x08001d65
						Xses[x.xnum].Input=&CntChnlsVal.CNT0;
 8001c44:	7cbb      	ldrb	r3, [r7, #18]
 8001c46:	4619      	mov	r1, r3
 8001c48:	4b1b      	ldr	r3, [pc, #108]	; (8001cb8 <ParseXString+0x2e8>)
 8001c4a:	4a29      	ldr	r2, [pc, #164]	; (8001cf0 <ParseXString+0x320>)
 8001c4c:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001c50:	e090      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT1;
 8001c52:	7cbb      	ldrb	r3, [r7, #18]
 8001c54:	4619      	mov	r1, r3
 8001c56:	4b18      	ldr	r3, [pc, #96]	; (8001cb8 <ParseXString+0x2e8>)
 8001c58:	4a26      	ldr	r2, [pc, #152]	; (8001cf4 <ParseXString+0x324>)
 8001c5a:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001c5e:	e089      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT2;
 8001c60:	7cbb      	ldrb	r3, [r7, #18]
 8001c62:	4619      	mov	r1, r3
 8001c64:	4b14      	ldr	r3, [pc, #80]	; (8001cb8 <ParseXString+0x2e8>)
 8001c66:	4a24      	ldr	r2, [pc, #144]	; (8001cf8 <ParseXString+0x328>)
 8001c68:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001c6c:	e082      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT3;
 8001c6e:	7cbb      	ldrb	r3, [r7, #18]
 8001c70:	4619      	mov	r1, r3
 8001c72:	4b11      	ldr	r3, [pc, #68]	; (8001cb8 <ParseXString+0x2e8>)
 8001c74:	4a21      	ldr	r2, [pc, #132]	; (8001cfc <ParseXString+0x32c>)
 8001c76:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001c7a:	e07b      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT4;
 8001c7c:	7cbb      	ldrb	r3, [r7, #18]
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4b0d      	ldr	r3, [pc, #52]	; (8001cb8 <ParseXString+0x2e8>)
 8001c82:	4a1f      	ldr	r2, [pc, #124]	; (8001d00 <ParseXString+0x330>)
 8001c84:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001c88:	e074      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT5;
 8001c8a:	7cbb      	ldrb	r3, [r7, #18]
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <ParseXString+0x2e8>)
 8001c90:	4a1c      	ldr	r2, [pc, #112]	; (8001d04 <ParseXString+0x334>)
 8001c92:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001c96:	e06d      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT6;
 8001c98:	7cbb      	ldrb	r3, [r7, #18]
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <ParseXString+0x2e8>)
 8001c9e:	4a1a      	ldr	r2, [pc, #104]	; (8001d08 <ParseXString+0x338>)
 8001ca0:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001ca4:	e066      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT7;
 8001ca6:	7cbb      	ldrb	r3, [r7, #18]
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4b03      	ldr	r3, [pc, #12]	; (8001cb8 <ParseXString+0x2e8>)
 8001cac:	4a17      	ldr	r2, [pc, #92]	; (8001d0c <ParseXString+0x33c>)
 8001cae:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001cb2:	e05f      	b.n	8001d74 <ParseXString+0x3a4>
 8001cb4:	0800af04 	.word	0x0800af04
 8001cb8:	20000a08 	.word	0x20000a08
 8001cbc:	20000720 	.word	0x20000720
 8001cc0:	20000724 	.word	0x20000724
 8001cc4:	20000728 	.word	0x20000728
 8001cc8:	20000744 	.word	0x20000744
 8001ccc:	2000072c 	.word	0x2000072c
 8001cd0:	20000748 	.word	0x20000748
 8001cd4:	20000730 	.word	0x20000730
 8001cd8:	2000074c 	.word	0x2000074c
 8001cdc:	20000734 	.word	0x20000734
 8001ce0:	20000750 	.word	0x20000750
 8001ce4:	20000738 	.word	0x20000738
 8001ce8:	20000754 	.word	0x20000754
 8001cec:	200009c8 	.word	0x200009c8
 8001cf0:	2000098c 	.word	0x2000098c
 8001cf4:	20000990 	.word	0x20000990
 8001cf8:	20000994 	.word	0x20000994
 8001cfc:	20000998 	.word	0x20000998
 8001d00:	2000099c 	.word	0x2000099c
 8001d04:	200009a0 	.word	0x200009a0
 8001d08:	200009a4 	.word	0x200009a4
 8001d0c:	200009a8 	.word	0x200009a8
						Xses[x.xnum].Input=&CntChnlsVal.CNT8;
 8001d10:	7cbb      	ldrb	r3, [r7, #18]
 8001d12:	4619      	mov	r1, r3
 8001d14:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <ParseXString+0x3c0>)
 8001d16:	4a1f      	ldr	r2, [pc, #124]	; (8001d94 <ParseXString+0x3c4>)
 8001d18:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001d1c:	e02a      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT9;
 8001d1e:	7cbb      	ldrb	r3, [r7, #18]
 8001d20:	4619      	mov	r1, r3
 8001d22:	4b1b      	ldr	r3, [pc, #108]	; (8001d90 <ParseXString+0x3c0>)
 8001d24:	4a1c      	ldr	r2, [pc, #112]	; (8001d98 <ParseXString+0x3c8>)
 8001d26:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001d2a:	e023      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT10;
 8001d2c:	7cbb      	ldrb	r3, [r7, #18]
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4b17      	ldr	r3, [pc, #92]	; (8001d90 <ParseXString+0x3c0>)
 8001d32:	4a1a      	ldr	r2, [pc, #104]	; (8001d9c <ParseXString+0x3cc>)
 8001d34:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001d38:	e01c      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT11;
 8001d3a:	7cbb      	ldrb	r3, [r7, #18]
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4b14      	ldr	r3, [pc, #80]	; (8001d90 <ParseXString+0x3c0>)
 8001d40:	4a17      	ldr	r2, [pc, #92]	; (8001da0 <ParseXString+0x3d0>)
 8001d42:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001d46:	e015      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT12;
 8001d48:	7cbb      	ldrb	r3, [r7, #18]
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4b10      	ldr	r3, [pc, #64]	; (8001d90 <ParseXString+0x3c0>)
 8001d4e:	4a15      	ldr	r2, [pc, #84]	; (8001da4 <ParseXString+0x3d4>)
 8001d50:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001d54:	e00e      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT13;
 8001d56:	7cbb      	ldrb	r3, [r7, #18]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4b0d      	ldr	r3, [pc, #52]	; (8001d90 <ParseXString+0x3c0>)
 8001d5c:	4a12      	ldr	r2, [pc, #72]	; (8001da8 <ParseXString+0x3d8>)
 8001d5e:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001d62:	e007      	b.n	8001d74 <ParseXString+0x3a4>
						Xses[x.xnum].Input=&CntChnlsVal.CNT14;
 8001d64:	7cbb      	ldrb	r3, [r7, #18]
 8001d66:	4619      	mov	r1, r3
 8001d68:	4b09      	ldr	r3, [pc, #36]	; (8001d90 <ParseXString+0x3c0>)
 8001d6a:	4a10      	ldr	r2, [pc, #64]	; (8001dac <ParseXString+0x3dc>)
 8001d6c:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
						break;
 8001d70:	e000      	b.n	8001d74 <ParseXString+0x3a4>
						break;
 8001d72:	bf00      	nop
			break;
 8001d74:	e007      	b.n	8001d86 <ParseXString+0x3b6>
	for(int i=0; i<6; i++)	//<%15BX01 gibi bir ifadede B ifadesini kontrol etmek iin for dngsne sokuyor.
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	61bb      	str	r3, [r7, #24]
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	2b05      	cmp	r3, #5
 8001d80:	f77f ae65 	ble.w	8001a4e <ParseXString+0x7e>
        }
	}
}
 8001d84:	e000      	b.n	8001d88 <ParseXString+0x3b8>
			break;
 8001d86:	bf00      	nop
}
 8001d88:	bf00      	nop
 8001d8a:	3720      	adds	r7, #32
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000a08 	.word	0x20000a08
 8001d94:	200009ac 	.word	0x200009ac
 8001d98:	200009b0 	.word	0x200009b0
 8001d9c:	200009b4 	.word	0x200009b4
 8001da0:	200009b8 	.word	0x200009b8
 8001da4:	200009bc 	.word	0x200009bc
 8001da8:	200009c0 	.word	0x200009c0
 8001dac:	200009c4 	.word	0x200009c4

08001db0 <ProcessXs>:
//---------------------------------------------------------------------------
void ProcessXs()
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
  for(int i=0; i<MAXIOVAR; i++)
 8001db6:	2300      	movs	r3, #0
 8001db8:	607b      	str	r3, [r7, #4]
 8001dba:	e07f      	b.n	8001ebc <ProcessXs+0x10c>
	{
		if(Xses[i].Input!=NULL && (Xses[i].Condition=='>' || Xses[i].Condition=='<' || Xses[i].Condition=='='))
 8001dbc:	4a43      	ldr	r2, [pc, #268]	; (8001ecc <ProcessXs+0x11c>)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d076      	beq.n	8001eb6 <ProcessXs+0x106>
 8001dc8:	4a40      	ldr	r2, [pc, #256]	; (8001ecc <ProcessXs+0x11c>)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	4413      	add	r3, r2
 8001dd0:	791b      	ldrb	r3, [r3, #4]
 8001dd2:	2b3e      	cmp	r3, #62	; 0x3e
 8001dd4:	d00d      	beq.n	8001df2 <ProcessXs+0x42>
 8001dd6:	4a3d      	ldr	r2, [pc, #244]	; (8001ecc <ProcessXs+0x11c>)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	4413      	add	r3, r2
 8001dde:	791b      	ldrb	r3, [r3, #4]
 8001de0:	2b3c      	cmp	r3, #60	; 0x3c
 8001de2:	d006      	beq.n	8001df2 <ProcessXs+0x42>
 8001de4:	4a39      	ldr	r2, [pc, #228]	; (8001ecc <ProcessXs+0x11c>)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	00db      	lsls	r3, r3, #3
 8001dea:	4413      	add	r3, r2
 8001dec:	791b      	ldrb	r3, [r3, #4]
 8001dee:	2b3d      	cmp	r3, #61	; 0x3d
 8001df0:	d161      	bne.n	8001eb6 <ProcessXs+0x106>
		{
			if(Xses[i].Condition=='>')
 8001df2:	4a36      	ldr	r2, [pc, #216]	; (8001ecc <ProcessXs+0x11c>)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	00db      	lsls	r3, r3, #3
 8001df8:	4413      	add	r3, r2
 8001dfa:	791b      	ldrb	r3, [r3, #4]
 8001dfc:	2b3e      	cmp	r3, #62	; 0x3e
 8001dfe:	d119      	bne.n	8001e34 <ProcessXs+0x84>
			{
			  Xses[i].Value=(bool)((int)*Xses[i].Input > (int)Xses[i].ConditionValue);
 8001e00:	4a32      	ldr	r2, [pc, #200]	; (8001ecc <ProcessXs+0x11c>)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff f89a 	bl	8000f44 <__aeabi_f2iz>
 8001e10:	4601      	mov	r1, r0
 8001e12:	4a2e      	ldr	r2, [pc, #184]	; (8001ecc <ProcessXs+0x11c>)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	4413      	add	r3, r2
 8001e1a:	795b      	ldrb	r3, [r3, #5]
 8001e1c:	4299      	cmp	r1, r3
 8001e1e:	bfcc      	ite	gt
 8001e20:	2301      	movgt	r3, #1
 8001e22:	2300      	movle	r3, #0
 8001e24:	b2d9      	uxtb	r1, r3
 8001e26:	4a29      	ldr	r2, [pc, #164]	; (8001ecc <ProcessXs+0x11c>)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	460a      	mov	r2, r1
 8001e30:	719a      	strb	r2, [r3, #6]
 8001e32:	e040      	b.n	8001eb6 <ProcessXs+0x106>
			}
			else if(Xses[i].Condition=='<')
 8001e34:	4a25      	ldr	r2, [pc, #148]	; (8001ecc <ProcessXs+0x11c>)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	00db      	lsls	r3, r3, #3
 8001e3a:	4413      	add	r3, r2
 8001e3c:	791b      	ldrb	r3, [r3, #4]
 8001e3e:	2b3c      	cmp	r3, #60	; 0x3c
 8001e40:	d119      	bne.n	8001e76 <ProcessXs+0xc6>
			{
			  Xses[i].Value=(bool)((int)*Xses[i].Input < (int)Xses[i].ConditionValue);
 8001e42:	4a22      	ldr	r2, [pc, #136]	; (8001ecc <ProcessXs+0x11c>)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff f879 	bl	8000f44 <__aeabi_f2iz>
 8001e52:	4601      	mov	r1, r0
 8001e54:	4a1d      	ldr	r2, [pc, #116]	; (8001ecc <ProcessXs+0x11c>)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	4413      	add	r3, r2
 8001e5c:	795b      	ldrb	r3, [r3, #5]
 8001e5e:	4299      	cmp	r1, r3
 8001e60:	bfb4      	ite	lt
 8001e62:	2301      	movlt	r3, #1
 8001e64:	2300      	movge	r3, #0
 8001e66:	b2d9      	uxtb	r1, r3
 8001e68:	4a18      	ldr	r2, [pc, #96]	; (8001ecc <ProcessXs+0x11c>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	4413      	add	r3, r2
 8001e70:	460a      	mov	r2, r1
 8001e72:	719a      	strb	r2, [r3, #6]
 8001e74:	e01f      	b.n	8001eb6 <ProcessXs+0x106>
			}
			else if(Xses[i].Condition=='=')
 8001e76:	4a15      	ldr	r2, [pc, #84]	; (8001ecc <ProcessXs+0x11c>)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	4413      	add	r3, r2
 8001e7e:	791b      	ldrb	r3, [r3, #4]
 8001e80:	2b3d      	cmp	r3, #61	; 0x3d
 8001e82:	d118      	bne.n	8001eb6 <ProcessXs+0x106>
			{
			  Xses[i].Value=(bool)((int)*Xses[i].Input == (int)Xses[i].ConditionValue);
 8001e84:	4a11      	ldr	r2, [pc, #68]	; (8001ecc <ProcessXs+0x11c>)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff f858 	bl	8000f44 <__aeabi_f2iz>
 8001e94:	4601      	mov	r1, r0
 8001e96:	4a0d      	ldr	r2, [pc, #52]	; (8001ecc <ProcessXs+0x11c>)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	4413      	add	r3, r2
 8001e9e:	795b      	ldrb	r3, [r3, #5]
 8001ea0:	4299      	cmp	r1, r3
 8001ea2:	bf0c      	ite	eq
 8001ea4:	2301      	moveq	r3, #1
 8001ea6:	2300      	movne	r3, #0
 8001ea8:	b2d9      	uxtb	r1, r3
 8001eaa:	4a08      	ldr	r2, [pc, #32]	; (8001ecc <ProcessXs+0x11c>)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	00db      	lsls	r3, r3, #3
 8001eb0:	4413      	add	r3, r2
 8001eb2:	460a      	mov	r2, r1
 8001eb4:	719a      	strb	r2, [r3, #6]
  for(int i=0; i<MAXIOVAR; i++)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	607b      	str	r3, [r7, #4]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b0e      	cmp	r3, #14
 8001ec0:	f77f af7c 	ble.w	8001dbc <ProcessXs+0xc>
			}
		}
	}
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	20000a08 	.word	0x20000a08

08001ed0 <ProcessCoils>:
//---------------------------------------------------------------------------
void ProcessCoils()
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
	if(CareOuts)
 8001ed6:	4b1f      	ldr	r3, [pc, #124]	; (8001f54 <ProcessCoils+0x84>)
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d036      	beq.n	8001f4c <ProcessCoils+0x7c>
	{
	for(int i=0; i<MAXCOIL; i++)
 8001ede:	2300      	movs	r3, #0
 8001ee0:	607b      	str	r3, [r7, #4]
 8001ee2:	e030      	b.n	8001f46 <ProcessCoils+0x76>
	  {
	   switch(i)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d002      	beq.n	8001ef0 <ProcessCoils+0x20>
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d014      	beq.n	8001f18 <ProcessCoils+0x48>
	   	   		 else
	   	   			 HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,GPIO_PIN_RESET);
	   	   		 break;
	   	   	   }
	   default:
		   	   break;
 8001eee:	e027      	b.n	8001f40 <ProcessCoils+0x70>
	   	   		 if(Coils[i])
 8001ef0:	4a19      	ldr	r2, [pc, #100]	; (8001f58 <ProcessCoils+0x88>)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d006      	beq.n	8001f0a <ProcessCoils+0x3a>
	   	   			 HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,GPIO_PIN_SET);
 8001efc:	2201      	movs	r2, #1
 8001efe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f02:	4816      	ldr	r0, [pc, #88]	; (8001f5c <ProcessCoils+0x8c>)
 8001f04:	f002 ff02 	bl	8004d0c <HAL_GPIO_WritePin>
	   	   		 break;
 8001f08:	e01a      	b.n	8001f40 <ProcessCoils+0x70>
	   	   			 HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,GPIO_PIN_RESET);
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f10:	4812      	ldr	r0, [pc, #72]	; (8001f5c <ProcessCoils+0x8c>)
 8001f12:	f002 fefb 	bl	8004d0c <HAL_GPIO_WritePin>
	   	   		 break;
 8001f16:	e013      	b.n	8001f40 <ProcessCoils+0x70>
	   	   		 if(Coils[i])
 8001f18:	4a0f      	ldr	r2, [pc, #60]	; (8001f58 <ProcessCoils+0x88>)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d006      	beq.n	8001f32 <ProcessCoils+0x62>
	   	   			 HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,GPIO_PIN_SET);
 8001f24:	2201      	movs	r2, #1
 8001f26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f2a:	480c      	ldr	r0, [pc, #48]	; (8001f5c <ProcessCoils+0x8c>)
 8001f2c:	f002 feee 	bl	8004d0c <HAL_GPIO_WritePin>
	   	   		 break;
 8001f30:	e005      	b.n	8001f3e <ProcessCoils+0x6e>
	   	   			 HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,GPIO_PIN_RESET);
 8001f32:	2200      	movs	r2, #0
 8001f34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f38:	4808      	ldr	r0, [pc, #32]	; (8001f5c <ProcessCoils+0x8c>)
 8001f3a:	f002 fee7 	bl	8004d0c <HAL_GPIO_WritePin>
	   	   		 break;
 8001f3e:	bf00      	nop
	for(int i=0; i<MAXCOIL; i++)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	3301      	adds	r3, #1
 8001f44:	607b      	str	r3, [r7, #4]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	ddcb      	ble.n	8001ee4 <ProcessCoils+0x14>

	   }
	  }
	}
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	200006ac 	.word	0x200006ac
 8001f58:	20000a04 	.word	0x20000a04
 8001f5c:	40010800 	.word	0x40010800

08001f60 <ProcessTimer>:
//---------------------------------------------------------------------------
void ProcessTimer(Timer_S *Timer)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
	if(Timer->Type==TN)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	7b1b      	ldrb	r3, [r3, #12]
 8001f6c:	2b74      	cmp	r3, #116	; 0x74
 8001f6e:	d12c      	bne.n	8001fca <ProcessTimer+0x6a>
	{
	  if(!Timer->En)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	f083 0301 	eor.w	r3, r3, #1
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d008      	beq.n	8001f90 <ProcessTimer+0x30>
		{
			Timer->Q=false;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	705a      	strb	r2, [r3, #1]
			Timer->StartTick=HAL_GetTick();
 8001f84:	f001 fd38 	bl	80039f8 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	609a      	str	r2, [r3, #8]
	  else
		{
			if((HAL_GetTick()-Timer->StartTick)>Timer->Delay) Timer->Q = false;
		}
	}
}
 8001f8e:	e03a      	b.n	8002006 <ProcessTimer+0xa6>
			if((HAL_GetTick()-Timer->StartTick)>=Timer->Delay)
 8001f90:	f001 fd32 	bl	80039f8 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	1ad2      	subs	r2, r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d302      	bcc.n	8001faa <ProcessTimer+0x4a>
				Timer->Q=true;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	705a      	strb	r2, [r3, #1]
			Timer->Q = (bool)((HAL_GetTick()-Timer->StartTick)>=Timer->Delay);
 8001faa:	f001 fd25 	bl	80039f8 <HAL_GetTick>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	1ad2      	subs	r2, r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	bf2c      	ite	cs
 8001fbe:	2301      	movcs	r3, #1
 8001fc0:	2300      	movcc	r3, #0
 8001fc2:	b2da      	uxtb	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	705a      	strb	r2, [r3, #1]
}
 8001fc8:	e01d      	b.n	8002006 <ProcessTimer+0xa6>
	else if(Timer->Type==TF)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	7b1b      	ldrb	r3, [r3, #12]
 8001fce:	2b63      	cmp	r3, #99	; 0x63
 8001fd0:	d119      	bne.n	8002006 <ProcessTimer+0xa6>
	  if(Timer->En)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d008      	beq.n	8001fec <ProcessTimer+0x8c>
			Timer->Q=true;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	705a      	strb	r2, [r3, #1]
			Timer->StartTick=HAL_GetTick();
 8001fe0:	f001 fd0a 	bl	80039f8 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	609a      	str	r2, [r3, #8]
}
 8001fea:	e00c      	b.n	8002006 <ProcessTimer+0xa6>
			if((HAL_GetTick()-Timer->StartTick)>Timer->Delay) Timer->Q = false;
 8001fec:	f001 fd04 	bl	80039f8 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	1ad2      	subs	r2, r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d902      	bls.n	8002006 <ProcessTimer+0xa6>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	705a      	strb	r2, [r3, #1]
}
 8002006:	bf00      	nop
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <ProcessTimers>:
//---------------------------------------------------------------------------
void ProcessTimers()
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
	for(int i=0; i<MAXTVAR; i++)
 8002016:	2300      	movs	r3, #0
 8002018:	607b      	str	r3, [r7, #4]
 800201a:	e009      	b.n	8002030 <ProcessTimers+0x20>
	{
	  ProcessTimer(&Timers[i]);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	011b      	lsls	r3, r3, #4
 8002020:	4a07      	ldr	r2, [pc, #28]	; (8002040 <ProcessTimers+0x30>)
 8002022:	4413      	add	r3, r2
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff ff9b 	bl	8001f60 <ProcessTimer>
	for(int i=0; i<MAXTVAR; i++)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	3301      	adds	r3, #1
 800202e:	607b      	str	r3, [r7, #4]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b09      	cmp	r3, #9
 8002034:	ddf2      	ble.n	800201c <ProcessTimers+0xc>
	}
}
 8002036:	bf00      	nop
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	200008cc 	.word	0x200008cc

08002044 <SetTimerParams>:
//---------------------------------------------------------------------------
bool SetTimerParams(Timer_S *Timer, bool En, uint8_t Type, uint32_t Delay)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	607b      	str	r3, [r7, #4]
 800204e:	460b      	mov	r3, r1
 8002050:	72fb      	strb	r3, [r7, #11]
 8002052:	4613      	mov	r3, r2
 8002054:	72bb      	strb	r3, [r7, #10]
	if(Timer->Type!=Type)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	7b1b      	ldrb	r3, [r3, #12]
 800205a:	7aba      	ldrb	r2, [r7, #10]
 800205c:	429a      	cmp	r2, r3
 800205e:	d00c      	beq.n	800207a <SetTimerParams+0x36>
		{
		 memset(Timer,0,sizeof(Timer_S));
 8002060:	2210      	movs	r2, #16
 8002062:	2100      	movs	r1, #0
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f007 ff60 	bl	8009f2a <memset>
		 Timer->Type=Type;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	7aba      	ldrb	r2, [r7, #10]
 800206e:	731a      	strb	r2, [r3, #12]
		 Timer->StartTick=HAL_GetTick();
 8002070:	f001 fcc2 	bl	80039f8 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	609a      	str	r2, [r3, #8]
		}
	Timer->Delay=Delay;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	605a      	str	r2, [r3, #4]
	Timer->En=En;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	7afa      	ldrb	r2, [r7, #11]
 8002084:	701a      	strb	r2, [r3, #0]
	ProcessTimer(Timer);
 8002086:	68f8      	ldr	r0, [r7, #12]
 8002088:	f7ff ff6a 	bl	8001f60 <ProcessTimer>
	return Timer->Q;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	785b      	ldrb	r3, [r3, #1]
}
 8002090:	4618      	mov	r0, r3
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <ProcessProgLine>:
//---------------------------------------------------------------------------
bool ProcessProgLine(uint8_t *Progstring, uint32_t len, bool *result)
{
 8002098:	b590      	push	{r4, r7, lr}
 800209a:	b08f      	sub	sp, #60	; 0x3c
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
	uint8_t *MyIDX=Progstring;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Mylen=0;
 80020a8:	2300      	movs	r3, #0
 80020aa:	633b      	str	r3, [r7, #48]	; 0x30
	uint8_t data[6];
	uint8_t letter;
	uint8_t prevop=0;
 80020ac:	2300      	movs	r3, #0
 80020ae:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	int index;
	uint8_t op=0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	if(MyIDX[0]=='(')
 80020b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b28      	cmp	r3, #40	; 0x28
 80020be:	f040 82db 	bne.w	8002678 <ProcessProgLine+0x5e0>
	{
		MyIDX=MyIDX+1;
 80020c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020c4:	3301      	adds	r3, #1
 80020c6:	637b      	str	r3, [r7, #52]	; 0x34
		while((MyIDX+Mylen)<(Progstring+len))
 80020c8:	e049      	b.n	800215e <ProcessProgLine+0xc6>
		{
			if(MyIDX[Mylen]==')')
 80020ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ce:	4413      	add	r3, r2
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	2b29      	cmp	r3, #41	; 0x29
 80020d4:	d140      	bne.n	8002158 <ProcessProgLine+0xc0>
			{
				bool aa=*result;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	77fb      	strb	r3, [r7, #31]
				aa = ProcessProgLine(MyIDX,Mylen, &aa);
 80020dc:	f107 031f 	add.w	r3, r7, #31
 80020e0:	461a      	mov	r2, r3
 80020e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80020e4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80020e6:	f7ff ffd7 	bl	8002098 <ProcessProgLine>
 80020ea:	4603      	mov	r3, r0
 80020ec:	77fb      	strb	r3, [r7, #31]
				if(prevop==OR) *result=*result|aa;
 80020ee:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80020f2:	2b4f      	cmp	r3, #79	; 0x4f
 80020f4:	d10c      	bne.n	8002110 <ProcessProgLine+0x78>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	781a      	ldrb	r2, [r3, #0]
 80020fa:	7ffb      	ldrb	r3, [r7, #31]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	2b00      	cmp	r3, #0
 8002102:	bf14      	ite	ne
 8002104:	2301      	movne	r3, #1
 8002106:	2300      	moveq	r3, #0
 8002108:	b2da      	uxtb	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	701a      	strb	r2, [r3, #0]
 800210e:	e017      	b.n	8002140 <ProcessProgLine+0xa8>
				else if(prevop==AND) *result=*result&aa;
 8002110:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002114:	2b41      	cmp	r3, #65	; 0x41
 8002116:	d10c      	bne.n	8002132 <ProcessProgLine+0x9a>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	461a      	mov	r2, r3
 800211e:	7ffb      	ldrb	r3, [r7, #31]
 8002120:	4013      	ands	r3, r2
 8002122:	2b00      	cmp	r3, #0
 8002124:	bf14      	ite	ne
 8002126:	2301      	movne	r3, #1
 8002128:	2300      	moveq	r3, #0
 800212a:	b2da      	uxtb	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	701a      	strb	r2, [r3, #0]
 8002130:	e006      	b.n	8002140 <ProcessProgLine+0xa8>
				else if(prevop==0) *result = aa;
 8002132:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002136:	2b00      	cmp	r3, #0
 8002138:	d102      	bne.n	8002140 <ProcessProgLine+0xa8>
 800213a:	7ffa      	ldrb	r2, [r7, #31]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	701a      	strb	r2, [r3, #0]
				prevop=0;
 8002140:	2300      	movs	r3, #0
 8002142:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				MyIDX=MyIDX+Mylen+1;
 8002146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002148:	3301      	adds	r3, #1
 800214a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800214c:	4413      	add	r3, r2
 800214e:	637b      	str	r3, [r7, #52]	; 0x34
				Mylen=0;
 8002150:	2300      	movs	r3, #0
 8002152:	633b      	str	r3, [r7, #48]	; 0x30
				break;
 8002154:	bf00      	nop
 8002156:	e00a      	b.n	800216e <ProcessProgLine+0xd6>
			}
			else Mylen=Mylen+1;
 8002158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800215a:	3301      	adds	r3, #1
 800215c:	633b      	str	r3, [r7, #48]	; 0x30
		while((MyIDX+Mylen)<(Progstring+len))
 800215e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002162:	441a      	add	r2, r3
 8002164:	68f9      	ldr	r1, [r7, #12]
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	440b      	add	r3, r1
 800216a:	429a      	cmp	r2, r3
 800216c:	d3ad      	bcc.n	80020ca <ProcessProgLine+0x32>
		}
	}
	while((MyIDX+Mylen)<(Progstring+len))
 800216e:	e283      	b.n	8002678 <ProcessProgLine+0x5e0>
	{
		if(MyIDX[0]==TF || MyIDX[0]==TN)
 8002170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b63      	cmp	r3, #99	; 0x63
 8002176:	d003      	beq.n	8002180 <ProcessProgLine+0xe8>
 8002178:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b74      	cmp	r3, #116	; 0x74
 800217e:	d167      	bne.n	8002250 <ProcessProgLine+0x1b8>
		{
			op = MyIDX[0];
 8002180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			MyIDX=MyIDX+2;
 8002188:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800218a:	3302      	adds	r3, #2
 800218c:	637b      	str	r3, [r7, #52]	; 0x34
			memcpy(data,MyIDX,2);
 800218e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002190:	881b      	ldrh	r3, [r3, #0]
 8002192:	b29b      	uxth	r3, r3
 8002194:	84bb      	strh	r3, [r7, #36]	; 0x24
			data[2]=0;
 8002196:	2300      	movs	r3, #0
 8002198:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			sscanf((char*)data,"%d",&index);
 800219c:	f107 0220 	add.w	r2, r7, #32
 80021a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021a4:	49b3      	ldr	r1, [pc, #716]	; (8002474 <ProcessProgLine+0x3dc>)
 80021a6:	4618      	mov	r0, r3
 80021a8:	f007 fec8 	bl	8009f3c <siscanf>
			MyIDX=MyIDX+3;
 80021ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021ae:	3303      	adds	r3, #3
 80021b0:	637b      	str	r3, [r7, #52]	; 0x34
			memcpy(data,MyIDX,8);
 80021b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021b6:	2208      	movs	r2, #8
 80021b8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80021ba:	4618      	mov	r0, r3
 80021bc:	f007 feaa 	bl	8009f14 <memcpy>
			data[8]=0;
 80021c0:	2300      	movs	r3, #0
 80021c2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			for(letter=0; letter<8; letter++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80021cc:	e03b      	b.n	8002246 <ProcessProgLine+0x1ae>
			{
				if(data[letter]==DELIM)
 80021ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80021d2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80021d6:	4413      	add	r3, r2
 80021d8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80021dc:	2b7c      	cmp	r3, #124	; 0x7c
 80021de:	d12d      	bne.n	800223c <ProcessProgLine+0x1a4>
				{
				   data[letter]=0;
 80021e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80021e4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80021e8:	4413      	add	r3, r2
 80021ea:	2200      	movs	r2, #0
 80021ec:	f803 2c14 	strb.w	r2, [r3, #-20]
				   MyIDX=MyIDX+letter+1;
 80021f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80021f4:	3301      	adds	r3, #1
 80021f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80021f8:	4413      	add	r3, r2
 80021fa:	637b      	str	r3, [r7, #52]	; 0x34
				   int val;
				   sscanf((char*)data,"%d",&val);
 80021fc:	f107 0218 	add.w	r2, r7, #24
 8002200:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002204:	499b      	ldr	r1, [pc, #620]	; (8002474 <ProcessProgLine+0x3dc>)
 8002206:	4618      	mov	r0, r3
 8002208:	f007 fe98 	bl	8009f3c <siscanf>
				   bool aa=*result;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				   *result=SetTimerParams(&Timers[index],aa,op,val);
 8002214:	6a3b      	ldr	r3, [r7, #32]
 8002216:	011b      	lsls	r3, r3, #4
 8002218:	4a97      	ldr	r2, [pc, #604]	; (8002478 <ProcessProgLine+0x3e0>)
 800221a:	1898      	adds	r0, r3, r2
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002222:	f897 102b 	ldrb.w	r1, [r7, #43]	; 0x2b
 8002226:	f7ff ff0d 	bl	8002044 <SetTimerParams>
 800222a:	4603      	mov	r3, r0
 800222c:	461a      	mov	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	701a      	strb	r2, [r3, #0]
				   prevop=0;
 8002232:	2300      	movs	r3, #0
 8002234:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				   break;
 8002238:	bf00      	nop
 800223a:	e008      	b.n	800224e <ProcessProgLine+0x1b6>
			for(letter=0; letter<8; letter++)
 800223c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002240:	3301      	adds	r3, #1
 8002242:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002246:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800224a:	2b07      	cmp	r3, #7
 800224c:	d9bf      	bls.n	80021ce <ProcessProgLine+0x136>
		if(MyIDX[0]==TF || MyIDX[0]==TN)
 800224e:	e213      	b.n	8002678 <ProcessProgLine+0x5e0>
				}
			}
		}
		else if(MyIDX[0]==OR)
 8002250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	2b4f      	cmp	r3, #79	; 0x4f
 8002256:	d106      	bne.n	8002266 <ProcessProgLine+0x1ce>
		{
		  MyIDX=MyIDX+1;
 8002258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800225a:	3301      	adds	r3, #1
 800225c:	637b      	str	r3, [r7, #52]	; 0x34
		  prevop=OR;
 800225e:	234f      	movs	r3, #79	; 0x4f
 8002260:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002264:	e208      	b.n	8002678 <ProcessProgLine+0x5e0>
		}
		else if(MyIDX[0]==AND)
 8002266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b41      	cmp	r3, #65	; 0x41
 800226c:	d106      	bne.n	800227c <ProcessProgLine+0x1e4>
		{
			MyIDX=MyIDX+1;
 800226e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002270:	3301      	adds	r3, #1
 8002272:	637b      	str	r3, [r7, #52]	; 0x34
			prevop=AND;
 8002274:	2341      	movs	r3, #65	; 0x41
 8002276:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800227a:	e1fd      	b.n	8002678 <ProcessProgLine+0x5e0>
		}
		else if(MyIDX[0]==')')
 800227c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	2b29      	cmp	r3, #41	; 0x29
 8002282:	d105      	bne.n	8002290 <ProcessProgLine+0x1f8>
		{
			MyIDX=MyIDX+1;
 8002284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002286:	3301      	adds	r3, #1
 8002288:	637b      	str	r3, [r7, #52]	; 0x34
			Mylen=0;
 800228a:	2300      	movs	r3, #0
 800228c:	633b      	str	r3, [r7, #48]	; 0x30
 800228e:	e1f3      	b.n	8002678 <ProcessProgLine+0x5e0>
		}
		else if(MyIDX[0]==OT || MyIDX[0]==NOT)
 8002290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2b56      	cmp	r3, #86	; 0x56
 8002296:	d004      	beq.n	80022a2 <ProcessProgLine+0x20a>
 8002298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	2b4e      	cmp	r3, #78	; 0x4e
 800229e:	f040 8096 	bne.w	80023ce <ProcessProgLine+0x336>
		{
			op = MyIDX[0];
 80022a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			MyIDX=MyIDX+1;
 80022aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ac:	3301      	adds	r3, #1
 80022ae:	637b      	str	r3, [r7, #52]	; 0x34
			letter = MyIDX[0];
 80022b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			MyIDX=MyIDX+1;
 80022b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ba:	3301      	adds	r3, #1
 80022bc:	637b      	str	r3, [r7, #52]	; 0x34
			memcpy(data,MyIDX,2);
 80022be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022c0:	881b      	ldrh	r3, [r3, #0]
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	84bb      	strh	r3, [r7, #36]	; 0x24
			MyIDX=MyIDX+2;
 80022c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022c8:	3302      	adds	r3, #2
 80022ca:	637b      	str	r3, [r7, #52]	; 0x34
			data[2]=0;
 80022cc:	2300      	movs	r3, #0
 80022ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			sscanf((char*)data,"%d",&index);
 80022d2:	f107 0220 	add.w	r2, r7, #32
 80022d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022da:	4966      	ldr	r1, [pc, #408]	; (8002474 <ProcessProgLine+0x3dc>)
 80022dc:	4618      	mov	r0, r3
 80022de:	f007 fe2d 	bl	8009f3c <siscanf>
			bool val;
			if(letter=='X') val=Xses[index].Value;
 80022e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80022e6:	2b58      	cmp	r3, #88	; 0x58
 80022e8:	d107      	bne.n	80022fa <ProcessProgLine+0x262>
 80022ea:	6a3b      	ldr	r3, [r7, #32]
 80022ec:	4a63      	ldr	r2, [pc, #396]	; (800247c <ProcessProgLine+0x3e4>)
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	4413      	add	r3, r2
 80022f2:	799b      	ldrb	r3, [r3, #6]
 80022f4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80022f8:	e023      	b.n	8002342 <ProcessProgLine+0x2aa>
			else if(letter=='M') val=Mvars[index];
 80022fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80022fe:	2b4d      	cmp	r3, #77	; 0x4d
 8002300:	d105      	bne.n	800230e <ProcessProgLine+0x276>
 8002302:	6a3b      	ldr	r3, [r7, #32]
 8002304:	4a5e      	ldr	r2, [pc, #376]	; (8002480 <ProcessProgLine+0x3e8>)
 8002306:	5cd3      	ldrb	r3, [r2, r3]
 8002308:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 800230c:	e019      	b.n	8002342 <ProcessProgLine+0x2aa>
			else if(letter=='Y') val=Coils[index];
 800230e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002312:	2b59      	cmp	r3, #89	; 0x59
 8002314:	d105      	bne.n	8002322 <ProcessProgLine+0x28a>
 8002316:	6a3b      	ldr	r3, [r7, #32]
 8002318:	4a5a      	ldr	r2, [pc, #360]	; (8002484 <ProcessProgLine+0x3ec>)
 800231a:	5cd3      	ldrb	r3, [r2, r3]
 800231c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002320:	e00f      	b.n	8002342 <ProcessProgLine+0x2aa>
			else if(letter=='T') val=Timers[index].Q;
 8002322:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002326:	2b54      	cmp	r3, #84	; 0x54
 8002328:	d108      	bne.n	800233c <ProcessProgLine+0x2a4>
 800232a:	6a3b      	ldr	r3, [r7, #32]
 800232c:	4a52      	ldr	r2, [pc, #328]	; (8002478 <ProcessProgLine+0x3e0>)
 800232e:	011b      	lsls	r3, r3, #4
 8002330:	4413      	add	r3, r2
 8002332:	3301      	adds	r3, #1
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 800233a:	e002      	b.n	8002342 <ProcessProgLine+0x2aa>
			else val=false;
 800233c:	2300      	movs	r3, #0
 800233e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			if(op==NOT) val=!val;
 8002342:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002346:	2b4e      	cmp	r3, #78	; 0x4e
 8002348:	d111      	bne.n	800236e <ProcessProgLine+0x2d6>
 800234a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800234e:	2b00      	cmp	r3, #0
 8002350:	bf14      	ite	ne
 8002352:	2301      	movne	r3, #1
 8002354:	2300      	moveq	r3, #0
 8002356:	b2db      	uxtb	r3, r3
 8002358:	f083 0301 	eor.w	r3, r3, #1
 800235c:	b2db      	uxtb	r3, r3
 800235e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002362:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			if(prevop==OR) *result=*result|val;
 800236e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002372:	2b4f      	cmp	r3, #79	; 0x4f
 8002374:	d10d      	bne.n	8002392 <ProcessProgLine+0x2fa>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	781a      	ldrb	r2, [r3, #0]
 800237a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800237e:	4313      	orrs	r3, r2
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b00      	cmp	r3, #0
 8002384:	bf14      	ite	ne
 8002386:	2301      	movne	r3, #1
 8002388:	2300      	moveq	r3, #0
 800238a:	b2da      	uxtb	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	701a      	strb	r2, [r3, #0]
 8002390:	e019      	b.n	80023c6 <ProcessProgLine+0x32e>
			else if(prevop==AND) *result=*result&val;
 8002392:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002396:	2b41      	cmp	r3, #65	; 0x41
 8002398:	d10d      	bne.n	80023b6 <ProcessProgLine+0x31e>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	461a      	mov	r2, r3
 80023a0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80023a4:	4013      	ands	r3, r2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	bf14      	ite	ne
 80023aa:	2301      	movne	r3, #1
 80023ac:	2300      	moveq	r3, #0
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	701a      	strb	r2, [r3, #0]
 80023b4:	e007      	b.n	80023c6 <ProcessProgLine+0x32e>
			else if(prevop==0) *result=val;
 80023b6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d103      	bne.n	80023c6 <ProcessProgLine+0x32e>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80023c4:	701a      	strb	r2, [r3, #0]
			prevop=0;
 80023c6:	2300      	movs	r3, #0
 80023c8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		{
 80023cc:	e154      	b.n	8002678 <ProcessProgLine+0x5e0>
		}
		else if(MyIDX[0]==SET || MyIDX[0]==RES || MyIDX[0]==MOV || MyIDX[0]==CNTP || MyIDX[0]==CNTN || MyIDX[0]==CNTE)
 80023ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b53      	cmp	r3, #83	; 0x53
 80023d4:	d014      	beq.n	8002400 <ProcessProgLine+0x368>
 80023d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	2b52      	cmp	r3, #82	; 0x52
 80023dc:	d010      	beq.n	8002400 <ProcessProgLine+0x368>
 80023de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	2b42      	cmp	r3, #66	; 0x42
 80023e4:	d00c      	beq.n	8002400 <ProcessProgLine+0x368>
 80023e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	2b2b      	cmp	r3, #43	; 0x2b
 80023ec:	d008      	beq.n	8002400 <ProcessProgLine+0x368>
 80023ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	2b2d      	cmp	r3, #45	; 0x2d
 80023f4:	d004      	beq.n	8002400 <ProcessProgLine+0x368>
 80023f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	2b3d      	cmp	r3, #61	; 0x3d
 80023fc:	f040 8137 	bne.w	800266e <ProcessProgLine+0x5d6>
		{
			op = MyIDX[0];
 8002400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			MyIDX=MyIDX+1;
 8002408:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800240a:	3301      	adds	r3, #1
 800240c:	637b      	str	r3, [r7, #52]	; 0x34
			letter = MyIDX[0];
 800240e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			MyIDX=MyIDX+1;
 8002416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002418:	3301      	adds	r3, #1
 800241a:	637b      	str	r3, [r7, #52]	; 0x34
			memcpy(data,MyIDX,2);
 800241c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	b29b      	uxth	r3, r3
 8002422:	84bb      	strh	r3, [r7, #36]	; 0x24
			data[2]=0;
 8002424:	2300      	movs	r3, #0
 8002426:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			sscanf((char*)data,"%d",&index);
 800242a:	f107 0220 	add.w	r2, r7, #32
 800242e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002432:	4910      	ldr	r1, [pc, #64]	; (8002474 <ProcessProgLine+0x3dc>)
 8002434:	4618      	mov	r0, r3
 8002436:	f007 fd81 	bl	8009f3c <siscanf>
			if(op==SET && *result)
 800243a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800243e:	2b53      	cmp	r3, #83	; 0x53
 8002440:	d12e      	bne.n	80024a0 <ProcessProgLine+0x408>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d02a      	beq.n	80024a0 <ProcessProgLine+0x408>
			{
				if(letter=='X')
 800244a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800244e:	2b58      	cmp	r3, #88	; 0x58
 8002450:	d106      	bne.n	8002460 <ProcessProgLine+0x3c8>
				{
					Xses[index].Value=true;
 8002452:	6a3b      	ldr	r3, [r7, #32]
 8002454:	4a09      	ldr	r2, [pc, #36]	; (800247c <ProcessProgLine+0x3e4>)
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	4413      	add	r3, r2
 800245a:	2201      	movs	r2, #1
 800245c:	719a      	strb	r2, [r3, #6]
 800245e:	e01b      	b.n	8002498 <ProcessProgLine+0x400>
				}
				else if(letter=='Y')
 8002460:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002464:	2b59      	cmp	r3, #89	; 0x59
 8002466:	d10f      	bne.n	8002488 <ProcessProgLine+0x3f0>
				{
					Coils[index]=true;
 8002468:	6a3b      	ldr	r3, [r7, #32]
 800246a:	4a06      	ldr	r2, [pc, #24]	; (8002484 <ProcessProgLine+0x3ec>)
 800246c:	2101      	movs	r1, #1
 800246e:	54d1      	strb	r1, [r2, r3]
 8002470:	e012      	b.n	8002498 <ProcessProgLine+0x400>
 8002472:	bf00      	nop
 8002474:	0800af04 	.word	0x0800af04
 8002478:	200008cc 	.word	0x200008cc
 800247c:	20000a08 	.word	0x20000a08
 8002480:	20000a80 	.word	0x20000a80
 8002484:	20000a04 	.word	0x20000a04
				}
				else if(letter=='M')
 8002488:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800248c:	2b4d      	cmp	r3, #77	; 0x4d
 800248e:	d103      	bne.n	8002498 <ProcessProgLine+0x400>
				{
					Mvars[index]=true;
 8002490:	6a3b      	ldr	r3, [r7, #32]
 8002492:	4a81      	ldr	r2, [pc, #516]	; (8002698 <ProcessProgLine+0x600>)
 8002494:	2101      	movs	r1, #1
 8002496:	54d1      	strb	r1, [r2, r3]
				}
				*result = true;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	701a      	strb	r2, [r3, #0]
 800249e:	e0e3      	b.n	8002668 <ProcessProgLine+0x5d0>
			}
			else if(op==RES && *result)
 80024a0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80024a4:	2b52      	cmp	r3, #82	; 0x52
 80024a6:	d123      	bne.n	80024f0 <ProcessProgLine+0x458>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d01f      	beq.n	80024f0 <ProcessProgLine+0x458>
			{
				if(letter=='X')
 80024b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80024b4:	2b58      	cmp	r3, #88	; 0x58
 80024b6:	d106      	bne.n	80024c6 <ProcessProgLine+0x42e>
				{
					Xses[index].Value=false;
 80024b8:	6a3b      	ldr	r3, [r7, #32]
 80024ba:	4a78      	ldr	r2, [pc, #480]	; (800269c <ProcessProgLine+0x604>)
 80024bc:	00db      	lsls	r3, r3, #3
 80024be:	4413      	add	r3, r2
 80024c0:	2200      	movs	r2, #0
 80024c2:	719a      	strb	r2, [r3, #6]
 80024c4:	e010      	b.n	80024e8 <ProcessProgLine+0x450>
				}
				else if(letter=='Y')
 80024c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80024ca:	2b59      	cmp	r3, #89	; 0x59
 80024cc:	d104      	bne.n	80024d8 <ProcessProgLine+0x440>
				{
					Coils[index]=false;
 80024ce:	6a3b      	ldr	r3, [r7, #32]
 80024d0:	4a73      	ldr	r2, [pc, #460]	; (80026a0 <ProcessProgLine+0x608>)
 80024d2:	2100      	movs	r1, #0
 80024d4:	54d1      	strb	r1, [r2, r3]
 80024d6:	e007      	b.n	80024e8 <ProcessProgLine+0x450>
				}
				else if(letter=='M')
 80024d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80024dc:	2b4d      	cmp	r3, #77	; 0x4d
 80024de:	d103      	bne.n	80024e8 <ProcessProgLine+0x450>
				{
					Mvars[index]=false;
 80024e0:	6a3b      	ldr	r3, [r7, #32]
 80024e2:	4a6d      	ldr	r2, [pc, #436]	; (8002698 <ProcessProgLine+0x600>)
 80024e4:	2100      	movs	r1, #0
 80024e6:	54d1      	strb	r1, [r2, r3]
				}
				*result=false;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	701a      	strb	r2, [r3, #0]
 80024ee:	e0bb      	b.n	8002668 <ProcessProgLine+0x5d0>
			}
			else if(op==MOV)
 80024f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80024f4:	2b42      	cmp	r3, #66	; 0x42
 80024f6:	d121      	bne.n	800253c <ProcessProgLine+0x4a4>
			{
				if(letter=='X')
 80024f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80024fc:	2b58      	cmp	r3, #88	; 0x58
 80024fe:	d108      	bne.n	8002512 <ProcessProgLine+0x47a>
				{
					Xses[index].Value=*result;
 8002500:	6a3b      	ldr	r3, [r7, #32]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	7811      	ldrb	r1, [r2, #0]
 8002506:	4a65      	ldr	r2, [pc, #404]	; (800269c <ProcessProgLine+0x604>)
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	4413      	add	r3, r2
 800250c:	460a      	mov	r2, r1
 800250e:	719a      	strb	r2, [r3, #6]
 8002510:	e0aa      	b.n	8002668 <ProcessProgLine+0x5d0>
				}
				else if(letter=='Y')
 8002512:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002516:	2b59      	cmp	r3, #89	; 0x59
 8002518:	d105      	bne.n	8002526 <ProcessProgLine+0x48e>
				{
					Coils[index]=*result;
 800251a:	6a3b      	ldr	r3, [r7, #32]
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	7811      	ldrb	r1, [r2, #0]
 8002520:	4a5f      	ldr	r2, [pc, #380]	; (80026a0 <ProcessProgLine+0x608>)
 8002522:	54d1      	strb	r1, [r2, r3]
 8002524:	e0a0      	b.n	8002668 <ProcessProgLine+0x5d0>
				}
				else if(letter=='M')
 8002526:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800252a:	2b4d      	cmp	r3, #77	; 0x4d
 800252c:	f040 809c 	bne.w	8002668 <ProcessProgLine+0x5d0>
				{
					Mvars[index]=*result;
 8002530:	6a3b      	ldr	r3, [r7, #32]
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	7811      	ldrb	r1, [r2, #0]
 8002536:	4a58      	ldr	r2, [pc, #352]	; (8002698 <ProcessProgLine+0x600>)
 8002538:	54d1      	strb	r1, [r2, r3]
 800253a:	e095      	b.n	8002668 <ProcessProgLine+0x5d0>
				}
			}
			else if((op == CNTP || op == CNTN || op == CNTE) && *result)
 800253c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002540:	2b2b      	cmp	r3, #43	; 0x2b
 8002542:	d008      	beq.n	8002556 <ProcessProgLine+0x4be>
 8002544:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002548:	2b2d      	cmp	r3, #45	; 0x2d
 800254a:	d004      	beq.n	8002556 <ProcessProgLine+0x4be>
 800254c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002550:	2b3d      	cmp	r3, #61	; 0x3d
 8002552:	f040 8089 	bne.w	8002668 <ProcessProgLine+0x5d0>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 8084 	beq.w	8002668 <ProcessProgLine+0x5d0>
			{
				int val;
				if(op == CNTE)
 8002560:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002564:	2b3d      	cmp	r3, #61	; 0x3d
 8002566:	d139      	bne.n	80025dc <ProcessProgLine+0x544>
				{
					MyIDX=MyIDX+3;
 8002568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800256a:	3303      	adds	r3, #3
 800256c:	637b      	str	r3, [r7, #52]	; 0x34
					memcpy(data,MyIDX,8);
 800256e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002572:	2208      	movs	r2, #8
 8002574:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002576:	4618      	mov	r0, r3
 8002578:	f007 fccc 	bl	8009f14 <memcpy>
					data[8]=0;
 800257c:	2300      	movs	r3, #0
 800257e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
					for(letter=0; letter<8; letter++)
 8002582:	2300      	movs	r3, #0
 8002584:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002588:	e024      	b.n	80025d4 <ProcessProgLine+0x53c>
					{
						if(data[letter]==DELIM)
 800258a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800258e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002592:	4413      	add	r3, r2
 8002594:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002598:	2b7c      	cmp	r3, #124	; 0x7c
 800259a:	d116      	bne.n	80025ca <ProcessProgLine+0x532>
						{
							data[letter]=0;
 800259c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80025a0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80025a4:	4413      	add	r3, r2
 80025a6:	2200      	movs	r2, #0
 80025a8:	f803 2c14 	strb.w	r2, [r3, #-20]
							MyIDX=MyIDX+letter+1;
 80025ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80025b0:	3301      	adds	r3, #1
 80025b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025b4:	4413      	add	r3, r2
 80025b6:	637b      	str	r3, [r7, #52]	; 0x34
							sscanf((char*)data,"%d",&val);
 80025b8:	f107 0214 	add.w	r2, r7, #20
 80025bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025c0:	4938      	ldr	r1, [pc, #224]	; (80026a4 <ProcessProgLine+0x60c>)
 80025c2:	4618      	mov	r0, r3
 80025c4:	f007 fcba 	bl	8009f3c <siscanf>
							break;
 80025c8:	e008      	b.n	80025dc <ProcessProgLine+0x544>
					for(letter=0; letter<8; letter++)
 80025ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80025ce:	3301      	adds	r3, #1
 80025d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80025d4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80025d8:	2b07      	cmp	r3, #7
 80025da:	d9d6      	bls.n	800258a <ProcessProgLine+0x4f2>
						}
					}
				}
				if(op == CNTP)
 80025dc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80025e0:	2b2b      	cmp	r3, #43	; 0x2b
 80025e2:	d10e      	bne.n	8002602 <ProcessProgLine+0x56a>
				{
					CntData.CntVal[index]++;
 80025e4:	6a3c      	ldr	r4, [r7, #32]
 80025e6:	4b30      	ldr	r3, [pc, #192]	; (80026a8 <ProcessProgLine+0x610>)
 80025e8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80025ec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fe f9d9 	bl	80009a8 <__addsf3>
 80025f6:	4603      	mov	r3, r0
 80025f8:	461a      	mov	r2, r3
 80025fa:	4b2b      	ldr	r3, [pc, #172]	; (80026a8 <ProcessProgLine+0x610>)
 80025fc:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8002600:	e032      	b.n	8002668 <ProcessProgLine+0x5d0>
				}
				else if(op == CNTN)
 8002602:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002606:	2b2d      	cmp	r3, #45	; 0x2d
 8002608:	d121      	bne.n	800264e <ProcessProgLine+0x5b6>
				{
					if(CntData.CntVal[index] > 0)
 800260a:	6a3b      	ldr	r3, [r7, #32]
 800260c:	4a26      	ldr	r2, [pc, #152]	; (80026a8 <ProcessProgLine+0x610>)
 800260e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002612:	f04f 0100 	mov.w	r1, #0
 8002616:	4618      	mov	r0, r3
 8002618:	f7fe fc8a 	bl	8000f30 <__aeabi_fcmpgt>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d00e      	beq.n	8002640 <ProcessProgLine+0x5a8>
					{
						CntData.CntVal[index]--;
 8002622:	6a3c      	ldr	r4, [r7, #32]
 8002624:	4b20      	ldr	r3, [pc, #128]	; (80026a8 <ProcessProgLine+0x610>)
 8002626:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800262a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800262e:	4618      	mov	r0, r3
 8002630:	f7fe f9b8 	bl	80009a4 <__aeabi_fsub>
 8002634:	4603      	mov	r3, r0
 8002636:	461a      	mov	r2, r3
 8002638:	4b1b      	ldr	r3, [pc, #108]	; (80026a8 <ProcessProgLine+0x610>)
 800263a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800263e:	e013      	b.n	8002668 <ProcessProgLine+0x5d0>
					}
					else
					{
						CntData.CntVal[index] = 0;
 8002640:	6a3b      	ldr	r3, [r7, #32]
 8002642:	4a19      	ldr	r2, [pc, #100]	; (80026a8 <ProcessProgLine+0x610>)
 8002644:	f04f 0100 	mov.w	r1, #0
 8002648:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800264c:	e00c      	b.n	8002668 <ProcessProgLine+0x5d0>
					}
				}
				else if(op == CNTE)
 800264e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002652:	2b3d      	cmp	r3, #61	; 0x3d
 8002654:	d108      	bne.n	8002668 <ProcessProgLine+0x5d0>
				{
					CntData.CntVal[index] = val;
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	6a3c      	ldr	r4, [r7, #32]
 800265a:	4618      	mov	r0, r3
 800265c:	f7fe fa58 	bl	8000b10 <__aeabi_i2f>
 8002660:	4602      	mov	r2, r0
 8002662:	4b11      	ldr	r3, [pc, #68]	; (80026a8 <ProcessProgLine+0x610>)
 8002664:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
				}
			}
			return *result;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	e00f      	b.n	800268e <ProcessProgLine+0x5f6>
		}
		else
		{
			MyIDX=MyIDX+1;
 800266e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002670:	3301      	adds	r3, #1
 8002672:	637b      	str	r3, [r7, #52]	; 0x34
			Mylen=0;
 8002674:	2300      	movs	r3, #0
 8002676:	633b      	str	r3, [r7, #48]	; 0x30
	while((MyIDX+Mylen)<(Progstring+len))
 8002678:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800267a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800267c:	441a      	add	r2, r3
 800267e:	68f9      	ldr	r1, [r7, #12]
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	440b      	add	r3, r1
 8002684:	429a      	cmp	r2, r3
 8002686:	f4ff ad73 	bcc.w	8002170 <ProcessProgLine+0xd8>
		}
	}
	return *result;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	781b      	ldrb	r3, [r3, #0]
}
 800268e:	4618      	mov	r0, r3
 8002690:	373c      	adds	r7, #60	; 0x3c
 8002692:	46bd      	mov	sp, r7
 8002694:	bd90      	pop	{r4, r7, pc}
 8002696:	bf00      	nop
 8002698:	20000a80 	.word	0x20000a80
 800269c:	20000a08 	.word	0x20000a08
 80026a0:	20000a04 	.word	0x20000a04
 80026a4:	0800af04 	.word	0x0800af04
 80026a8:	200009c8 	.word	0x200009c8

080026ac <ProgInit>:
//---------------------------------------------------------------------------
void ProgInit()
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
	if(!FlashIsProgrammed) return;
 80026b2:	4b39      	ldr	r3, [pc, #228]	; (8002798 <ProgInit+0xec>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	f083 0301 	eor.w	r3, r3, #1
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d165      	bne.n	800278c <ProgInit+0xe0>
	if(ProgrammingMode) return;
 80026c0:	4b36      	ldr	r3, [pc, #216]	; (800279c <ProgInit+0xf0>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d163      	bne.n	8002790 <ProgInit+0xe4>
	ParsersInit();
 80026c8:	f7ff f8de 	bl	8001888 <ParsersInit>
	//W25qxx_ReadPage(pageData,1,0,256);
	Flash_ReadPage(pageData,1,256);
 80026cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026d0:	2101      	movs	r1, #1
 80026d2:	4833      	ldr	r0, [pc, #204]	; (80027a0 <ProgInit+0xf4>)
 80026d4:	f7ff f88a 	bl	80017ec <Flash_ReadPage>
	uint8_t *data = pageData + 3; //MESUT, Led icin kod yazildi L5\n gibi
 80026d8:	4b32      	ldr	r3, [pc, #200]	; (80027a4 <ProgInit+0xf8>)
 80026da:	60fb      	str	r3, [r7, #12]
	uint16_t count, mask;
	memcpy(&mask, data, 2);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	881b      	ldrh	r3, [r3, #0]
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	80bb      	strh	r3, [r7, #4]
	if(mask>255)
 80026e4:	88bb      	ldrh	r3, [r7, #4]
 80026e6:	2bff      	cmp	r3, #255	; 0xff
 80026e8:	d903      	bls.n	80026f2 <ProgInit+0x46>
	{
		FlashIsProgrammed=false;
 80026ea:	4b2b      	ldr	r3, [pc, #172]	; (8002798 <ProgInit+0xec>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	701a      	strb	r2, [r3, #0]
		return;
 80026f0:	e04f      	b.n	8002792 <ProgInit+0xe6>
	}

	SetUp_PullUp_Mask(mask);
 80026f2:	88bb      	ldrh	r3, [r7, #4]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff f8e7 	bl	80018c8 <SetUp_PullUp_Mask>
	data=data+2; //MESUT pageData[4] pageData[5] datalar kac tane input oldugunu veriyor
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	3302      	adds	r3, #2
 80026fe:	60fb      	str	r3, [r7, #12]
	memcpy(&count, data, 2); //data input sayisi 5 ve Count a aktariliyor.
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	881b      	ldrh	r3, [r3, #0]
 8002704:	b29b      	uxth	r3, r3
 8002706:	80fb      	strh	r3, [r7, #6]

	if(count>MAXIOVAR)
 8002708:	88fb      	ldrh	r3, [r7, #6]
 800270a:	2b0f      	cmp	r3, #15
 800270c:	d903      	bls.n	8002716 <ProgInit+0x6a>
	{
		FlashIsProgrammed=false;
 800270e:	4b22      	ldr	r3, [pc, #136]	; (8002798 <ProgInit+0xec>)
 8002710:	2200      	movs	r2, #0
 8002712:	701a      	strb	r2, [r3, #0]
		return;
 8002714:	e03d      	b.n	8002792 <ProgInit+0xe6>
	}

	data=data+2; //MESUT pageData[6]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	3302      	adds	r3, #2
 800271a:	60fb      	str	r3, [r7, #12]

	for(int i=0; i<count; i++)
 800271c:	2300      	movs	r3, #0
 800271e:	60bb      	str	r3, [r7, #8]
 8002720:	e01a      	b.n	8002758 <ProgInit+0xac>
	{
		memcpy(&mask, data, 2);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	881b      	ldrh	r3, [r3, #0]
 8002726:	b29b      	uxth	r3, r3
 8002728:	80bb      	strh	r3, [r7, #4]
		if(mask>20)
 800272a:	88bb      	ldrh	r3, [r7, #4]
 800272c:	2b14      	cmp	r3, #20
 800272e:	d903      	bls.n	8002738 <ProgInit+0x8c>
		{
			FlashIsProgrammed=false;
 8002730:	4b19      	ldr	r3, [pc, #100]	; (8002798 <ProgInit+0xec>)
 8002732:	2200      	movs	r2, #0
 8002734:	701a      	strb	r2, [r3, #0]
			return;
 8002736:	e02c      	b.n	8002792 <ProgInit+0xe6>
		}
		data=data+2;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	3302      	adds	r3, #2
 800273c:	60fb      	str	r3, [r7, #12]
		ParseXString(data,mask);
 800273e:	88bb      	ldrh	r3, [r7, #4]
 8002740:	4619      	mov	r1, r3
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f7ff f944 	bl	80019d0 <ParseXString>
		data=data+mask;
 8002748:	88bb      	ldrh	r3, [r7, #4]
 800274a:	461a      	mov	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	4413      	add	r3, r2
 8002750:	60fb      	str	r3, [r7, #12]
	for(int i=0; i<count; i++)
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	3301      	adds	r3, #1
 8002756:	60bb      	str	r3, [r7, #8]
 8002758:	88fb      	ldrh	r3, [r7, #6]
 800275a:	461a      	mov	r2, r3
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	4293      	cmp	r3, r2
 8002760:	dbdf      	blt.n	8002722 <ProgInit+0x76>
	}

	memcpy(&mask, data, 2);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	881b      	ldrh	r3, [r3, #0]
 8002766:	b29b      	uxth	r3, r3
 8002768:	80bb      	strh	r3, [r7, #4]
	data=data+2;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	3302      	adds	r3, #2
 800276e:	60fb      	str	r3, [r7, #12]
	ProgLen=mask;
 8002770:	88bb      	ldrh	r3, [r7, #4]
 8002772:	461a      	mov	r2, r3
 8002774:	4b0c      	ldr	r3, [pc, #48]	; (80027a8 <ProgInit+0xfc>)
 8002776:	601a      	str	r2, [r3, #0]
	pageDataIndex = (uint16_t)(data-pageData);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4a09      	ldr	r2, [pc, #36]	; (80027a0 <ProgInit+0xf4>)
 800277c:	1a9b      	subs	r3, r3, r2
 800277e:	b29a      	uxth	r2, r3
 8002780:	4b0a      	ldr	r3, [pc, #40]	; (80027ac <ProgInit+0x100>)
 8002782:	801a      	strh	r2, [r3, #0]
	ProgInited=true;
 8002784:	4b0a      	ldr	r3, [pc, #40]	; (80027b0 <ProgInit+0x104>)
 8002786:	2201      	movs	r2, #1
 8002788:	701a      	strb	r2, [r3, #0]
 800278a:	e002      	b.n	8002792 <ProgInit+0xe6>
	if(!FlashIsProgrammed) return;
 800278c:	bf00      	nop
 800278e:	e000      	b.n	8002792 <ProgInit+0xe6>
	if(ProgrammingMode) return;
 8002790:	bf00      	nop
}
 8002792:	3710      	adds	r7, #16
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	20000858 	.word	0x20000858
 800279c:	20000718 	.word	0x20000718
 80027a0:	20000758 	.word	0x20000758
 80027a4:	2000075b 	.word	0x2000075b
 80027a8:	2000085c 	.word	0x2000085c
 80027ac:	20000870 	.word	0x20000870
 80027b0:	20000719 	.word	0x20000719

080027b4 <ProcessProgramm>:
//---------------------------------------------------------------------------
void ProcessProgramm()
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b0c4      	sub	sp, #272	; 0x110
 80027b8:	af00      	add	r7, sp, #0
	uint8_t * ProgI = pageData+pageDataIndex;
 80027ba:	4b4c      	ldr	r3, [pc, #304]	; (80028ec <ProcessProgramm+0x138>)
 80027bc:	881b      	ldrh	r3, [r3, #0]
 80027be:	461a      	mov	r2, r3
 80027c0:	4b4b      	ldr	r3, [pc, #300]	; (80028f0 <ProcessProgramm+0x13c>)
 80027c2:	4413      	add	r3, r2
 80027c4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	uint16_t outlen=0;
 80027c8:	2300      	movs	r3, #0
 80027ca:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	uint16_t inlen=0;
 80027ce:	2300      	movs	r3, #0
 80027d0:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint16_t index=0;
 80027d4:	2300      	movs	r3, #0
 80027d6:	f8a7 3106 	strh.w	r3, [r7, #262]	; 0x106
	uint8_t Page=0;
 80027da:	2300      	movs	r3, #0
 80027dc:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
	bool result=true;
 80027e0:	2301      	movs	r3, #1
 80027e2:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104

	//W25qxx_ReadPage(pageData,(uint32_t)(Page+1),0,256);
	Flash_ReadPage(pageData,(uint32_t)(Page+1),256);
 80027e6:	f897 3105 	ldrb.w	r3, [r7, #261]	; 0x105
 80027ea:	3301      	adds	r3, #1
 80027ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027f0:	4619      	mov	r1, r3
 80027f2:	483f      	ldr	r0, [pc, #252]	; (80028f0 <ProcessProgramm+0x13c>)
 80027f4:	f7fe fffa 	bl	80017ec <Flash_ReadPage>
	uint8_t ProgIDX[256];
	while(index<ProgLen)
 80027f8:	e058      	b.n	80028ac <ProcessProgramm+0xf8>
	{
		if(ProgI>=(pageData+256)) //  
 80027fa:	4a3e      	ldr	r2, [pc, #248]	; (80028f4 <ProcessProgramm+0x140>)
 80027fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002800:	4293      	cmp	r3, r2
 8002802:	d313      	bcc.n	800282c <ProcessProgramm+0x78>
		{
			Page=Page+1;
 8002804:	f897 3105 	ldrb.w	r3, [r7, #261]	; 0x105
 8002808:	3301      	adds	r3, #1
 800280a:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
			ProgI=pageData;
 800280e:	4b38      	ldr	r3, [pc, #224]	; (80028f0 <ProcessProgramm+0x13c>)
 8002810:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			//W25qxx_ReadPage(pageData,(uint32_t)(Page+1),0,256);
			Flash_ReadPage(pageData,(uint32_t)(Page+1),256);
 8002814:	f897 3105 	ldrb.w	r3, [r7, #261]	; 0x105
 8002818:	3301      	adds	r3, #1
 800281a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800281e:	4619      	mov	r1, r3
 8002820:	4833      	ldr	r0, [pc, #204]	; (80028f0 <ProcessProgramm+0x13c>)
 8002822:	f7fe ffe3 	bl	80017ec <Flash_ReadPage>
			inlen=0;
 8002826:	2300      	movs	r3, #0
 8002828:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
		}
		if(ProgI[inlen]==ACT_DELIM)
 800282c:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
 8002830:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002834:	4413      	add	r3, r2
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	2b0d      	cmp	r3, #13
 800283a:	d11e      	bne.n	800287a <ProcessProgramm+0xc6>
		{
			result=true;
 800283c:	2301      	movs	r3, #1
 800283e:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
			ProgIDX[outlen]=0;
 8002842:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 8002846:	1d3a      	adds	r2, r7, #4
 8002848:	2100      	movs	r1, #0
 800284a:	54d1      	strb	r1, [r2, r3]
			ProcessProgLine(ProgIDX,outlen, &result);
 800284c:	f8b7 110a 	ldrh.w	r1, [r7, #266]	; 0x10a
 8002850:	f507 7282 	add.w	r2, r7, #260	; 0x104
 8002854:	1d3b      	adds	r3, r7, #4
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff fc1e 	bl	8002098 <ProcessProgLine>
			outlen=0;
 800285c:	2300      	movs	r3, #0
 800285e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
			ProgI=ProgI+inlen+1;
 8002862:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
 8002866:	3301      	adds	r3, #1
 8002868:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800286c:	4413      	add	r3, r2
 800286e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			//index=index+1;
			inlen=0;
 8002872:	2300      	movs	r3, #0
 8002874:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
 8002878:	e013      	b.n	80028a2 <ProcessProgramm+0xee>
		}
		else
		{
			ProgIDX[outlen]=ProgI[inlen];
 800287a:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
 800287e:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002882:	441a      	add	r2, r3
 8002884:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 8002888:	7811      	ldrb	r1, [r2, #0]
 800288a:	1d3a      	adds	r2, r7, #4
 800288c:	54d1      	strb	r1, [r2, r3]
			outlen=outlen+1;
 800288e:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 8002892:	3301      	adds	r3, #1
 8002894:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
			inlen=inlen+1;
 8002898:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
 800289c:	3301      	adds	r3, #1
 800289e:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
		}
		index=index+1;
 80028a2:	f8b7 3106 	ldrh.w	r3, [r7, #262]	; 0x106
 80028a6:	3301      	adds	r3, #1
 80028a8:	f8a7 3106 	strh.w	r3, [r7, #262]	; 0x106
	while(index<ProgLen)
 80028ac:	f8b7 2106 	ldrh.w	r2, [r7, #262]	; 0x106
 80028b0:	4b11      	ldr	r3, [pc, #68]	; (80028f8 <ProcessProgramm+0x144>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d3a0      	bcc.n	80027fa <ProcessProgramm+0x46>
	}
	if(outlen>0)
 80028b8:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00f      	beq.n	80028e0 <ProcessProgramm+0x12c>
	{
		result=true;
 80028c0:	2301      	movs	r3, #1
 80028c2:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		ProgIDX[outlen]=0;
 80028c6:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 80028ca:	1d3a      	adds	r2, r7, #4
 80028cc:	2100      	movs	r1, #0
 80028ce:	54d1      	strb	r1, [r2, r3]
		ProcessProgLine(ProgIDX,outlen, &result);
 80028d0:	f8b7 110a 	ldrh.w	r1, [r7, #266]	; 0x10a
 80028d4:	f507 7282 	add.w	r2, r7, #260	; 0x104
 80028d8:	1d3b      	adds	r3, r7, #4
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff fbdc 	bl	8002098 <ProcessProgLine>
	}
}
 80028e0:	bf00      	nop
 80028e2:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20000870 	.word	0x20000870
 80028f0:	20000758 	.word	0x20000758
 80028f4:	20000858 	.word	0x20000858
 80028f8:	2000085c 	.word	0x2000085c

080028fc <ProcessIO>:
//---------------------------------------------------------------------------
void ProcessIO()
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
	if(ProgrammingMode || !FlashIsProgrammed || !ProgInited)
 8002900:	4b36      	ldr	r3, [pc, #216]	; (80029dc <ProcessIO+0xe0>)
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d10d      	bne.n	8002924 <ProcessIO+0x28>
 8002908:	4b35      	ldr	r3, [pc, #212]	; (80029e0 <ProcessIO+0xe4>)
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	f083 0301 	eor.w	r3, r3, #1
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d106      	bne.n	8002924 <ProcessIO+0x28>
 8002916:	4b33      	ldr	r3, [pc, #204]	; (80029e4 <ProcessIO+0xe8>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	f083 0301 	eor.w	r3, r3, #1
 800291e:	b2db      	uxtb	r3, r3
 8002920:	2b00      	cmp	r3, #0
 8002922:	d050      	beq.n	80029c6 <ProcessIO+0xca>
		{
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,GPIO_PIN_RESET);
 8002924:	2200      	movs	r2, #0
 8002926:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800292a:	482f      	ldr	r0, [pc, #188]	; (80029e8 <ProcessIO+0xec>)
 800292c:	f002 f9ee 	bl	8004d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,GPIO_PIN_RESET);
 8002930:	2200      	movs	r2, #0
 8002932:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002936:	482c      	ldr	r0, [pc, #176]	; (80029e8 <ProcessIO+0xec>)
 8002938:	f002 f9e8 	bl	8004d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NP1_GPIO_Port,NP1_Pin,GPIO_PIN_SET);
 800293c:	2201      	movs	r2, #1
 800293e:	2180      	movs	r1, #128	; 0x80
 8002940:	482a      	ldr	r0, [pc, #168]	; (80029ec <ProcessIO+0xf0>)
 8002942:	f002 f9e3 	bl	8004d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NP2_GPIO_Port,NP2_Pin,GPIO_PIN_SET);
 8002946:	2201      	movs	r2, #1
 8002948:	2140      	movs	r1, #64	; 0x40
 800294a:	4828      	ldr	r0, [pc, #160]	; (80029ec <ProcessIO+0xf0>)
 800294c:	f002 f9de 	bl	8004d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NP3_GPIO_Port,NP3_Pin,GPIO_PIN_SET);
 8002950:	2201      	movs	r2, #1
 8002952:	2120      	movs	r1, #32
 8002954:	4825      	ldr	r0, [pc, #148]	; (80029ec <ProcessIO+0xf0>)
 8002956:	f002 f9d9 	bl	8004d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NP4_GPIO_Port,NP4_Pin,GPIO_PIN_SET);
 800295a:	2201      	movs	r2, #1
 800295c:	2110      	movs	r1, #16
 800295e:	4823      	ldr	r0, [pc, #140]	; (80029ec <ProcessIO+0xf0>)
 8002960:	f002 f9d4 	bl	8004d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NP5_GPIO_Port,NP5_Pin,GPIO_PIN_SET);
 8002964:	2201      	movs	r2, #1
 8002966:	2108      	movs	r1, #8
 8002968:	4820      	ldr	r0, [pc, #128]	; (80029ec <ProcessIO+0xf0>)
 800296a:	f002 f9cf 	bl	8004d0c <HAL_GPIO_WritePin>
		if(!ProgrammingMode && FlashIsProgrammed && !ProgInited)
 800296e:	4b1b      	ldr	r3, [pc, #108]	; (80029dc <ProcessIO+0xe0>)
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	f083 0301 	eor.w	r3, r3, #1
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b00      	cmp	r3, #0
 800297a:	d00d      	beq.n	8002998 <ProcessIO+0x9c>
 800297c:	4b18      	ldr	r3, [pc, #96]	; (80029e0 <ProcessIO+0xe4>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d009      	beq.n	8002998 <ProcessIO+0x9c>
 8002984:	4b17      	ldr	r3, [pc, #92]	; (80029e4 <ProcessIO+0xe8>)
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	f083 0301 	eor.w	r3, r3, #1
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d002      	beq.n	8002998 <ProcessIO+0x9c>
			ProgInit();
 8002992:	f7ff fe8b 	bl	80026ac <ProgInit>
 8002996:	e016      	b.n	80029c6 <ProcessIO+0xca>
		else if(!ProgrammingMode && !FlashIsProgrammed && !ProgInited)
 8002998:	4b10      	ldr	r3, [pc, #64]	; (80029dc <ProcessIO+0xe0>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	f083 0301 	eor.w	r3, r3, #1
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d018      	beq.n	80029d8 <ProcessIO+0xdc>
 80029a6:	4b0e      	ldr	r3, [pc, #56]	; (80029e0 <ProcessIO+0xe4>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	f083 0301 	eor.w	r3, r3, #1
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d011      	beq.n	80029d8 <ProcessIO+0xdc>
 80029b4:	4b0b      	ldr	r3, [pc, #44]	; (80029e4 <ProcessIO+0xe8>)
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	f083 0301 	eor.w	r3, r3, #1
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00a      	beq.n	80029d8 <ProcessIO+0xdc>
		{
			TestFlash();
 80029c2:	f7fe fcd3 	bl	800136c <TestFlash>
		}
		else
			return;
		}
	ProcessXs();
 80029c6:	f7ff f9f3 	bl	8001db0 <ProcessXs>
	ProcessTimers();
 80029ca:	f7ff fb21 	bl	8002010 <ProcessTimers>
	ProcessProgramm();
 80029ce:	f7ff fef1 	bl	80027b4 <ProcessProgramm>
	ProcessCoils();
 80029d2:	f7ff fa7d 	bl	8001ed0 <ProcessCoils>
 80029d6:	e000      	b.n	80029da <ProcessIO+0xde>
			return;
 80029d8:	bf00      	nop
}
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	20000718 	.word	0x20000718
 80029e0:	20000858 	.word	0x20000858
 80029e4:	20000719 	.word	0x20000719
 80029e8:	40010800 	.word	0x40010800
 80029ec:	40010c00 	.word	0x40010c00

080029f0 <LED_Service>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t BackTick;
uint8_t Ticks;
void LED_Service()
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
	if(!ProgrammingMode)
 80029f4:	4b31      	ldr	r3, [pc, #196]	; (8002abc <LED_Service+0xcc>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	f083 0301 	eor.w	r3, r3, #1
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d044      	beq.n	8002a8c <LED_Service+0x9c>
	 {
		 if(FlashIsProgrammed && ProgInited)
 8002a02:	4b2f      	ldr	r3, [pc, #188]	; (8002ac0 <LED_Service+0xd0>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d026      	beq.n	8002a58 <LED_Service+0x68>
 8002a0a:	4b2e      	ldr	r3, [pc, #184]	; (8002ac4 <LED_Service+0xd4>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d022      	beq.n	8002a58 <LED_Service+0x68>
		 {
			 if((HAL_GetTick()-BackTick)>1500)
 8002a12:	f000 fff1 	bl	80039f8 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	4b2b      	ldr	r3, [pc, #172]	; (8002ac8 <LED_Service+0xd8>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d909      	bls.n	8002a3a <LED_Service+0x4a>
				 {
				 HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 8002a26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a2a:	4828      	ldr	r0, [pc, #160]	; (8002acc <LED_Service+0xdc>)
 8002a2c:	f002 f986 	bl	8004d3c <HAL_GPIO_TogglePin>
				 BackTick=HAL_GetTick();
 8002a30:	f000 ffe2 	bl	80039f8 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	4b24      	ldr	r3, [pc, #144]	; (8002ac8 <LED_Service+0xd8>)
 8002a38:	601a      	str	r2, [r3, #0]
				 }
			 if(Ticks<2) Ticks++;
 8002a3a:	4b25      	ldr	r3, [pc, #148]	; (8002ad0 <LED_Service+0xe0>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d806      	bhi.n	8002a50 <LED_Service+0x60>
 8002a42:	4b23      	ldr	r3, [pc, #140]	; (8002ad0 <LED_Service+0xe0>)
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	3301      	adds	r3, #1
 8002a48:	b2da      	uxtb	r2, r3
 8002a4a:	4b21      	ldr	r3, [pc, #132]	; (8002ad0 <LED_Service+0xe0>)
 8002a4c:	701a      	strb	r2, [r3, #0]
 8002a4e:	e033      	b.n	8002ab8 <LED_Service+0xc8>
			 else CareOuts=true;
 8002a50:	4b20      	ldr	r3, [pc, #128]	; (8002ad4 <LED_Service+0xe4>)
 8002a52:	2201      	movs	r2, #1
 8002a54:	701a      	strb	r2, [r3, #0]
			 if(Ticks<2) Ticks++;
 8002a56:	e02f      	b.n	8002ab8 <LED_Service+0xc8>
		 }
		 else
		 {
			 Ticks=0;
 8002a58:	4b1d      	ldr	r3, [pc, #116]	; (8002ad0 <LED_Service+0xe0>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	701a      	strb	r2, [r3, #0]
			 CareOuts=false;
 8002a5e:	4b1d      	ldr	r3, [pc, #116]	; (8002ad4 <LED_Service+0xe4>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	701a      	strb	r2, [r3, #0]
			 if((HAL_GetTick()-BackTick)>300)
 8002a64:	f000 ffc8 	bl	80039f8 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	4b17      	ldr	r3, [pc, #92]	; (8002ac8 <LED_Service+0xd8>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002a74:	d920      	bls.n	8002ab8 <LED_Service+0xc8>
				 {
				 HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 8002a76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a7a:	4814      	ldr	r0, [pc, #80]	; (8002acc <LED_Service+0xdc>)
 8002a7c:	f002 f95e 	bl	8004d3c <HAL_GPIO_TogglePin>
				 BackTick=HAL_GetTick();
 8002a80:	f000 ffba 	bl	80039f8 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	4b10      	ldr	r3, [pc, #64]	; (8002ac8 <LED_Service+0xd8>)
 8002a88:	601a      	str	r2, [r3, #0]
		 Ticks=0;
		 CareOuts=false;
		 HAL_GPIO_WritePin(LED_GPIO_Port,LED_Pin, GPIO_PIN_RESET);
		 BackTick=HAL_GetTick();
	 }
}
 8002a8a:	e015      	b.n	8002ab8 <LED_Service+0xc8>
	 else if(ProgrammingMode)
 8002a8c:	4b0b      	ldr	r3, [pc, #44]	; (8002abc <LED_Service+0xcc>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d011      	beq.n	8002ab8 <LED_Service+0xc8>
		 Ticks=0;
 8002a94:	4b0e      	ldr	r3, [pc, #56]	; (8002ad0 <LED_Service+0xe0>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	701a      	strb	r2, [r3, #0]
		 CareOuts=false;
 8002a9a:	4b0e      	ldr	r3, [pc, #56]	; (8002ad4 <LED_Service+0xe4>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	701a      	strb	r2, [r3, #0]
		 HAL_GPIO_WritePin(LED_GPIO_Port,LED_Pin, GPIO_PIN_RESET);
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002aa6:	4809      	ldr	r0, [pc, #36]	; (8002acc <LED_Service+0xdc>)
 8002aa8:	f002 f930 	bl	8004d0c <HAL_GPIO_WritePin>
		 BackTick=HAL_GetTick();
 8002aac:	f000 ffa4 	bl	80039f8 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <LED_Service+0xd8>)
 8002ab4:	601a      	str	r2, [r3, #0]
}
 8002ab6:	e7ff      	b.n	8002ab8 <LED_Service+0xc8>
 8002ab8:	bf00      	nop
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	20000718 	.word	0x20000718
 8002ac0:	20000858 	.word	0x20000858
 8002ac4:	20000719 	.word	0x20000719
 8002ac8:	20000b2c 	.word	0x20000b2c
 8002acc:	40011000 	.word	0x40011000
 8002ad0:	20000a9c 	.word	0x20000a9c
 8002ad4:	200006ac 	.word	0x200006ac

08002ad8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	BackTick=0;
 8002adc:	4b1a      	ldr	r3, [pc, #104]	; (8002b48 <main+0x70>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ae2:	f000 ff31 	bl	8003948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ae6:	f000 f837 	bl	8002b58 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  //HAL_Delay(300);
  ADCReady=false;
 8002aea:	4b18      	ldr	r3, [pc, #96]	; (8002b4c <main+0x74>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002af0:	f000 f9be 	bl	8002e70 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002af4:	f000 f890 	bl	8002c18 <MX_ADC1_Init>
  MX_SPI2_Init();
 8002af8:	f000 f966 	bl	8002dc8 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 8002afc:	f006 fd48 	bl	8009590 <MX_USB_DEVICE_Init>
  MX_DMA_Init();
 8002b00:	f000 f998 	bl	8002e34 <MX_DMA_Init>
  MX_IWDG_Init();
 8002b04:	f000 f946 	bl	8002d94 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
//-----------------
  MX_ADC1_Init();
 8002b08:	f000 f886 	bl	8002c18 <MX_ADC1_Init>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADCValues,10);
 8002b0c:	220a      	movs	r2, #10
 8002b0e:	4910      	ldr	r1, [pc, #64]	; (8002b50 <main+0x78>)
 8002b10:	4810      	ldr	r0, [pc, #64]	; (8002b54 <main+0x7c>)
 8002b12:	f001 f875 	bl	8003c00 <HAL_ADC_Start_DMA>
//-----------------
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  InitGlobals();
 8002b16:	f7fe fd21 	bl	800155c <InitGlobals>
  WDT();
 8002b1a:	f000 fa2f 	bl	8002f7c <WDT>
  FlasherInit();
 8002b1e:	f7fe fa37 	bl	8000f90 <FlasherInit>
  WDT();
 8002b22:	f000 fa2b 	bl	8002f7c <WDT>
  while (1)
  {
	 // void USB_RX_MainProcess();
	 if(ADCReady) ProcessADC();
 8002b26:	4b09      	ldr	r3, [pc, #36]	; (8002b4c <main+0x74>)
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <main+0x5a>
 8002b2e:	f000 fb73 	bl	8003218 <ProcessADC>
	 USB_RX_MainProcess();
 8002b32:	f000 fabd 	bl	80030b0 <USB_RX_MainProcess>
	 WDT();
 8002b36:	f000 fa21 	bl	8002f7c <WDT>
	 ProcessIO();
 8002b3a:	f7ff fedf 	bl	80028fc <ProcessIO>
	 WDT();
 8002b3e:	f000 fa1d 	bl	8002f7c <WDT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	 LED_Service();
 8002b42:	f7ff ff55 	bl	80029f0 <LED_Service>
	 if(ADCReady) ProcessADC();
 8002b46:	e7ee      	b.n	8002b26 <main+0x4e>
 8002b48:	20000b2c 	.word	0x20000b2c
 8002b4c:	20000b30 	.word	0x20000b30
 8002b50:	20000ad4 	.word	0x20000ad4
 8002b54:	20000aa0 	.word	0x20000aa0

08002b58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b094      	sub	sp, #80	; 0x50
 8002b5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b62:	2228      	movs	r2, #40	; 0x28
 8002b64:	2100      	movs	r1, #0
 8002b66:	4618      	mov	r0, r3
 8002b68:	f007 f9df 	bl	8009f2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b6c:	f107 0314 	add.w	r3, r7, #20
 8002b70:	2200      	movs	r2, #0
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	605a      	str	r2, [r3, #4]
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	60da      	str	r2, [r3, #12]
 8002b7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b7c:	1d3b      	adds	r3, r7, #4
 8002b7e:	2200      	movs	r2, #0
 8002b80:	601a      	str	r2, [r3, #0]
 8002b82:	605a      	str	r2, [r3, #4]
 8002b84:	609a      	str	r2, [r3, #8]
 8002b86:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002b88:	2309      	movs	r3, #9
 8002b8a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b90:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002b92:	2300      	movs	r3, #0
 8002b94:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b96:	2301      	movs	r3, #1
 8002b98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ba2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ba6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8002ba8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002bac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f003 f804 	bl	8005bc0 <HAL_RCC_OscConfig>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8002bbe:	f000 fcdb 	bl	8003578 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bc2:	230f      	movs	r3, #15
 8002bc4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002bce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bd2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002bd8:	f107 0314 	add.w	r3, r7, #20
 8002bdc:	2101      	movs	r1, #1
 8002bde:	4618      	mov	r0, r3
 8002be0:	f003 fa6e 	bl	80060c0 <HAL_RCC_ClockConfig>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002bea:	f000 fcc5 	bl	8003578 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8002bee:	2312      	movs	r3, #18
 8002bf0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8002bf2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002bf6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8002bf8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002bfc:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bfe:	1d3b      	adds	r3, r7, #4
 8002c00:	4618      	mov	r0, r3
 8002c02:	f003 fbc9 	bl	8006398 <HAL_RCCEx_PeriphCLKConfig>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002c0c:	f000 fcb4 	bl	8003578 <Error_Handler>
  }
}
 8002c10:	bf00      	nop
 8002c12:	3750      	adds	r7, #80	; 0x50
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
	  //HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADCValues,10);
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002c1e:	1d3b      	adds	r3, r7, #4
 8002c20:	2200      	movs	r2, #0
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	605a      	str	r2, [r3, #4]
 8002c26:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8002c28:	4b58      	ldr	r3, [pc, #352]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002c2a:	4a59      	ldr	r2, [pc, #356]	; (8002d90 <MX_ADC1_Init+0x178>)
 8002c2c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002c2e:	4b57      	ldr	r3, [pc, #348]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002c30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c34:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002c36:	4b55      	ldr	r3, [pc, #340]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002c38:	2201      	movs	r2, #1
 8002c3a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c3c:	4b53      	ldr	r3, [pc, #332]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c42:	4b52      	ldr	r3, [pc, #328]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002c44:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002c48:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c4a:	4b50      	ldr	r3, [pc, #320]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 10;
 8002c50:	4b4e      	ldr	r3, [pc, #312]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002c52:	220a      	movs	r2, #10
 8002c54:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c56:	484d      	ldr	r0, [pc, #308]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002c58:	f000 fefa 	bl	8003a50 <HAL_ADC_Init>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8002c62:	f000 fc89 	bl	8003578 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002c66:	2300      	movs	r3, #0
 8002c68:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8002c6e:	2302      	movs	r3, #2
 8002c70:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c72:	1d3b      	adds	r3, r7, #4
 8002c74:	4619      	mov	r1, r3
 8002c76:	4845      	ldr	r0, [pc, #276]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002c78:	f001 f988 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002c82:	f000 fc79 	bl	8003578 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002c86:	2301      	movs	r3, #1
 8002c88:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c8e:	1d3b      	adds	r3, r7, #4
 8002c90:	4619      	mov	r1, r3
 8002c92:	483e      	ldr	r0, [pc, #248]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002c94:	f001 f97a 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8002c9e:	f000 fc6b 	bl	8003578 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002caa:	1d3b      	adds	r3, r7, #4
 8002cac:	4619      	mov	r1, r3
 8002cae:	4837      	ldr	r0, [pc, #220]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002cb0:	f001 f96c 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8002cba:	f000 fc5d 	bl	8003578 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002cc2:	2304      	movs	r3, #4
 8002cc4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cc6:	1d3b      	adds	r3, r7, #4
 8002cc8:	4619      	mov	r1, r3
 8002cca:	4830      	ldr	r0, [pc, #192]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002ccc:	f001 f95e 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8002cd6:	f000 fc4f 	bl	8003578 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002cda:	2304      	movs	r3, #4
 8002cdc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002cde:	2305      	movs	r3, #5
 8002ce0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ce2:	1d3b      	adds	r3, r7, #4
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	4829      	ldr	r0, [pc, #164]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002ce8:	f001 f950 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002cf2:	f000 fc41 	bl	8003578 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002cf6:	2305      	movs	r3, #5
 8002cf8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002cfa:	2306      	movs	r3, #6
 8002cfc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cfe:	1d3b      	adds	r3, r7, #4
 8002d00:	4619      	mov	r1, r3
 8002d02:	4822      	ldr	r0, [pc, #136]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002d04:	f001 f942 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8002d0e:	f000 fc33 	bl	8003578 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002d12:	2306      	movs	r3, #6
 8002d14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8002d16:	2307      	movs	r3, #7
 8002d18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d1a:	1d3b      	adds	r3, r7, #4
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	481b      	ldr	r0, [pc, #108]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002d20:	f001 f934 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8002d2a:	f000 fc25 	bl	8003578 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002d2e:	2307      	movs	r3, #7
 8002d30:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8002d32:	2308      	movs	r3, #8
 8002d34:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d36:	1d3b      	adds	r3, r7, #4
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4814      	ldr	r0, [pc, #80]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002d3c:	f001 f926 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 8002d46:	f000 fc17 	bl	8003578 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8002d4a:	2311      	movs	r3, #17
 8002d4c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8002d4e:	2309      	movs	r3, #9
 8002d50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d52:	1d3b      	adds	r3, r7, #4
 8002d54:	4619      	mov	r1, r3
 8002d56:	480d      	ldr	r0, [pc, #52]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002d58:	f001 f918 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <MX_ADC1_Init+0x14e>
  {
    Error_Handler();
 8002d62:	f000 fc09 	bl	8003578 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002d66:	2310      	movs	r3, #16
 8002d68:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8002d6a:	230a      	movs	r3, #10
 8002d6c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d6e:	1d3b      	adds	r3, r7, #4
 8002d70:	4619      	mov	r1, r3
 8002d72:	4806      	ldr	r0, [pc, #24]	; (8002d8c <MX_ADC1_Init+0x174>)
 8002d74:	f001 f90a 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 8002d7e:	f000 fbfb 	bl	8003578 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002d82:	bf00      	nop
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20000aa0 	.word	0x20000aa0
 8002d90:	40012400 	.word	0x40012400

08002d94 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002d98:	4b09      	ldr	r3, [pc, #36]	; (8002dc0 <MX_IWDG_Init+0x2c>)
 8002d9a:	4a0a      	ldr	r2, [pc, #40]	; (8002dc4 <MX_IWDG_Init+0x30>)
 8002d9c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_128;
 8002d9e:	4b08      	ldr	r3, [pc, #32]	; (8002dc0 <MX_IWDG_Init+0x2c>)
 8002da0:	2205      	movs	r2, #5
 8002da2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2000;
 8002da4:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <MX_IWDG_Init+0x2c>)
 8002da6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002daa:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002dac:	4804      	ldr	r0, [pc, #16]	; (8002dc0 <MX_IWDG_Init+0x2c>)
 8002dae:	f001 ffdd 	bl	8004d6c <HAL_IWDG_Init>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8002db8:	f000 fbde 	bl	8003578 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002dbc:	bf00      	nop
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	20000a90 	.word	0x20000a90
 8002dc4:	40003000 	.word	0x40003000

08002dc8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002dcc:	4b17      	ldr	r3, [pc, #92]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002dce:	4a18      	ldr	r2, [pc, #96]	; (8002e30 <MX_SPI2_Init+0x68>)
 8002dd0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002dd2:	4b16      	ldr	r3, [pc, #88]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002dd4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002dd8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002dda:	4b14      	ldr	r3, [pc, #80]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002de0:	4b12      	ldr	r3, [pc, #72]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002de6:	4b11      	ldr	r3, [pc, #68]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002dec:	4b0f      	ldr	r3, [pc, #60]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002df2:	4b0e      	ldr	r3, [pc, #56]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002df4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002df8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002dfa:	4b0c      	ldr	r3, [pc, #48]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002dfc:	2218      	movs	r2, #24
 8002dfe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e00:	4b0a      	ldr	r3, [pc, #40]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e06:	4b09      	ldr	r3, [pc, #36]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e0c:	4b07      	ldr	r3, [pc, #28]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002e12:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002e14:	220a      	movs	r2, #10
 8002e16:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002e18:	4804      	ldr	r0, [pc, #16]	; (8002e2c <MX_SPI2_Init+0x64>)
 8002e1a:	f003 fb73 	bl	8006504 <HAL_SPI_Init>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002e24:	f000 fba8 	bl	8003578 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002e28:	bf00      	nop
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	20000874 	.word	0x20000874
 8002e30:	40003800 	.word	0x40003800

08002e34 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e3a:	4b0c      	ldr	r3, [pc, #48]	; (8002e6c <MX_DMA_Init+0x38>)
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	4a0b      	ldr	r2, [pc, #44]	; (8002e6c <MX_DMA_Init+0x38>)
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	6153      	str	r3, [r2, #20]
 8002e46:	4b09      	ldr	r3, [pc, #36]	; (8002e6c <MX_DMA_Init+0x38>)
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	607b      	str	r3, [r7, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e52:	2200      	movs	r2, #0
 8002e54:	2100      	movs	r1, #0
 8002e56:	200b      	movs	r0, #11
 8002e58:	f001 fb63 	bl	8004522 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002e5c:	200b      	movs	r0, #11
 8002e5e:	f001 fb7c 	bl	800455a <HAL_NVIC_EnableIRQ>

}
 8002e62:	bf00      	nop
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40021000 	.word	0x40021000

08002e70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b088      	sub	sp, #32
 8002e74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e76:	f107 0310 	add.w	r3, r7, #16
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	605a      	str	r2, [r3, #4]
 8002e80:	609a      	str	r2, [r3, #8]
 8002e82:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e84:	4b39      	ldr	r3, [pc, #228]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	4a38      	ldr	r2, [pc, #224]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002e8a:	f043 0310 	orr.w	r3, r3, #16
 8002e8e:	6193      	str	r3, [r2, #24]
 8002e90:	4b36      	ldr	r3, [pc, #216]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	f003 0310 	and.w	r3, r3, #16
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e9c:	4b33      	ldr	r3, [pc, #204]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	4a32      	ldr	r2, [pc, #200]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002ea2:	f043 0320 	orr.w	r3, r3, #32
 8002ea6:	6193      	str	r3, [r2, #24]
 8002ea8:	4b30      	ldr	r3, [pc, #192]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	f003 0320 	and.w	r3, r3, #32
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb4:	4b2d      	ldr	r3, [pc, #180]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	4a2c      	ldr	r2, [pc, #176]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002eba:	f043 0304 	orr.w	r3, r3, #4
 8002ebe:	6193      	str	r3, [r2, #24]
 8002ec0:	4b2a      	ldr	r3, [pc, #168]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	f003 0304 	and.w	r3, r3, #4
 8002ec8:	607b      	str	r3, [r7, #4]
 8002eca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ecc:	4b27      	ldr	r3, [pc, #156]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	4a26      	ldr	r2, [pc, #152]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002ed2:	f043 0308 	orr.w	r3, r3, #8
 8002ed6:	6193      	str	r3, [r2, #24]
 8002ed8:	4b24      	ldr	r3, [pc, #144]	; (8002f6c <MX_GPIO_Init+0xfc>)
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	f003 0308 	and.w	r3, r3, #8
 8002ee0:	603b      	str	r3, [r7, #0]
 8002ee2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002eea:	4821      	ldr	r0, [pc, #132]	; (8002f70 <MX_GPIO_Init+0x100>)
 8002eec:	f001 ff0e 	bl	8004d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, F_CS_Pin|NP5_Pin|NP4_Pin|NP3_Pin 
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f241 01f8 	movw	r1, #4344	; 0x10f8
 8002ef6:	481f      	ldr	r0, [pc, #124]	; (8002f74 <MX_GPIO_Init+0x104>)
 8002ef8:	f001 ff08 	bl	8004d0c <HAL_GPIO_WritePin>
                          |NP2_Pin|NP1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN2_Pin|EN1_Pin, GPIO_PIN_RESET);
 8002efc:	2200      	movs	r2, #0
 8002efe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002f02:	481d      	ldr	r0, [pc, #116]	; (8002f78 <MX_GPIO_Init+0x108>)
 8002f04:	f001 ff02 	bl	8004d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002f08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f12:	2300      	movs	r3, #0
 8002f14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f16:	2303      	movs	r3, #3
 8002f18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002f1a:	f107 0310 	add.w	r3, r7, #16
 8002f1e:	4619      	mov	r1, r3
 8002f20:	4813      	ldr	r0, [pc, #76]	; (8002f70 <MX_GPIO_Init+0x100>)
 8002f22:	f001 fd99 	bl	8004a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : F_CS_Pin NP5_Pin NP4_Pin NP3_Pin 
                           NP2_Pin NP1_Pin */
  GPIO_InitStruct.Pin = F_CS_Pin|NP5_Pin|NP4_Pin|NP3_Pin 
 8002f26:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8002f2a:	613b      	str	r3, [r7, #16]
                          |NP2_Pin|NP1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f30:	2301      	movs	r3, #1
 8002f32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f34:	2303      	movs	r3, #3
 8002f36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f38:	f107 0310 	add.w	r3, r7, #16
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	480d      	ldr	r0, [pc, #52]	; (8002f74 <MX_GPIO_Init+0x104>)
 8002f40:	f001 fd8a 	bl	8004a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN2_Pin EN1_Pin */
  GPIO_InitStruct.Pin = EN2_Pin|EN1_Pin;
 8002f44:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002f48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f52:	2303      	movs	r3, #3
 8002f54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f56:	f107 0310 	add.w	r3, r7, #16
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	4806      	ldr	r0, [pc, #24]	; (8002f78 <MX_GPIO_Init+0x108>)
 8002f5e:	f001 fd7b 	bl	8004a58 <HAL_GPIO_Init>

}
 8002f62:	bf00      	nop
 8002f64:	3720      	adds	r7, #32
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	40011000 	.word	0x40011000
 8002f74:	40010c00 	.word	0x40010c00
 8002f78:	40010800 	.word	0x40010800

08002f7c <WDT>:

/* USER CODE BEGIN 4 */
//-----------------------------------------------------------------------------------
void WDT()
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8002f80:	4802      	ldr	r0, [pc, #8]	; (8002f8c <WDT+0x10>)
 8002f82:	f001 ff2c 	bl	8004dde <HAL_IWDG_Refresh>
}
 8002f86:	bf00      	nop
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	20000a90 	.word	0x20000a90

08002f90 <Send_Data_To_CDC>:
    ITM_SendChar((*ptr++));
  return len;
}
//----------------------------------------------------------------------------------
bool Send_Data_To_CDC(uint8_t * Data, uint8_t Len)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	70fb      	strb	r3, [r7, #3]
	if(Len>MAX_BUF) return false;
 8002f9c:	78fb      	ldrb	r3, [r7, #3]
 8002f9e:	2b64      	cmp	r3, #100	; 0x64
 8002fa0:	d901      	bls.n	8002fa6 <Send_Data_To_CDC+0x16>
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	e032      	b.n	800300c <Send_Data_To_CDC+0x7c>
	if(Data==NULL) return false;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d101      	bne.n	8002fb0 <Send_Data_To_CDC+0x20>
 8002fac:	2300      	movs	r3, #0
 8002fae:	e02d      	b.n	800300c <Send_Data_To_CDC+0x7c>
	if(Data[0]==0) return false;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <Send_Data_To_CDC+0x2c>
 8002fb8:	2300      	movs	r3, #0
 8002fba:	e027      	b.n	800300c <Send_Data_To_CDC+0x7c>
	memcpy(SendData.Data,Data,Len);
 8002fbc:	78fb      	ldrb	r3, [r7, #3]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	6879      	ldr	r1, [r7, #4]
 8002fc2:	4814      	ldr	r0, [pc, #80]	; (8003014 <Send_Data_To_CDC+0x84>)
 8002fc4:	f006 ffa6 	bl	8009f14 <memcpy>
	if(Len>0) SendData.len=Len;
 8002fc8:	78fb      	ldrb	r3, [r7, #3]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d003      	beq.n	8002fd6 <Send_Data_To_CDC+0x46>
 8002fce:	78fb      	ldrb	r3, [r7, #3]
 8002fd0:	4a10      	ldr	r2, [pc, #64]	; (8003014 <Send_Data_To_CDC+0x84>)
 8002fd2:	60d3      	str	r3, [r2, #12]
 8002fd4:	e005      	b.n	8002fe2 <Send_Data_To_CDC+0x52>
	else SendData.len=strlen((char*)Data);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7fd f8ba 	bl	8000150 <strlen>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	4b0d      	ldr	r3, [pc, #52]	; (8003014 <Send_Data_To_CDC+0x84>)
 8002fe0:	60da      	str	r2, [r3, #12]
	uint8_t result = CDC_Transmit_FS(SendData.Data, SendData.len);
 8002fe2:	4b0c      	ldr	r3, [pc, #48]	; (8003014 <Send_Data_To_CDC+0x84>)
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	4619      	mov	r1, r3
 8002fea:	480a      	ldr	r0, [pc, #40]	; (8003014 <Send_Data_To_CDC+0x84>)
 8002fec:	f006 fb8e 	bl	800970c <CDC_Transmit_FS>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	73fb      	strb	r3, [r7, #15]
	SendData.len=0;
 8002ff4:	4b07      	ldr	r3, [pc, #28]	; (8003014 <Send_Data_To_CDC+0x84>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	60da      	str	r2, [r3, #12]
	if(result==USBD_BUSY || result==USBD_FAIL) return false;
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d002      	beq.n	8003006 <Send_Data_To_CDC+0x76>
 8003000:	7bfb      	ldrb	r3, [r7, #15]
 8003002:	2b02      	cmp	r3, #2
 8003004:	d101      	bne.n	800300a <Send_Data_To_CDC+0x7a>
 8003006:	2300      	movs	r3, #0
 8003008:	e000      	b.n	800300c <Send_Data_To_CDC+0x7c>
	return true;
 800300a:	2301      	movs	r3, #1
}
 800300c:	4618      	mov	r0, r3
 800300e:	3710      	adds	r7, #16
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	20000860 	.word	0x20000860

08003018 <CDC_RX_IRQ_Handler>:
//------------------------------------------------------------------------------
void CDC_RX_IRQ_Handler(USBD_HandleTypeDef * usbfs)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
	if(usbfs->pClassData==NULL) return;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8003026:	2b00      	cmp	r3, #0
 8003028:	d037      	beq.n	800309a <CDC_RX_IRQ_Handler+0x82>
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)usbfs->pClassData;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8003030:	60fb      	str	r3, [r7, #12]
	if(hcdc->RxLength==0) return;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003038:	2b00      	cmp	r3, #0
 800303a:	d030      	beq.n	800309e <CDC_RX_IRQ_Handler+0x86>
	if(RecvData.len>0 || BusyFlag)
 800303c:	4b1a      	ldr	r3, [pc, #104]	; (80030a8 <CDC_RX_IRQ_Handler+0x90>)
 800303e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003040:	2b00      	cmp	r3, #0
 8003042:	d103      	bne.n	800304c <CDC_RX_IRQ_Handler+0x34>
 8003044:	4b19      	ldr	r3, [pc, #100]	; (80030ac <CDC_RX_IRQ_Handler+0x94>)
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d004      	beq.n	8003056 <CDC_RX_IRQ_Handler+0x3e>
		{
		hcdc->RxLength=0;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		/*uint8_t answ[2];
		answ[0]=COMMAND_PREFIX;
		answ[1]=BUSY_ANSWER;
		Send_Data_To_CDC(answ, 2);*/
		return;				//?    
 8003054:	e024      	b.n	80030a0 <CDC_RX_IRQ_Handler+0x88>
		}
	if(hcdc->RxBuffer[0]==0)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d107      	bne.n	8003072 <CDC_RX_IRQ_Handler+0x5a>
	{
		RecvData.len=0;
 8003062:	4b11      	ldr	r3, [pc, #68]	; (80030a8 <CDC_RX_IRQ_Handler+0x90>)
 8003064:	2200      	movs	r2, #0
 8003066:	665a      	str	r2, [r3, #100]	; 0x64
		hcdc->RxLength=0;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2200      	movs	r2, #0
 800306c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		return;
 8003070:	e016      	b.n	80030a0 <CDC_RX_IRQ_Handler+0x88>
	}
	else
	{
		memcpy(RecvData.Data,hcdc->RxBuffer,hcdc->RxLength);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800307e:	461a      	mov	r2, r3
 8003080:	4809      	ldr	r0, [pc, #36]	; (80030a8 <CDC_RX_IRQ_Handler+0x90>)
 8003082:	f006 ff47 	bl	8009f14 <memcpy>
		RecvData.len=hcdc->RxLength;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800308c:	4a06      	ldr	r2, [pc, #24]	; (80030a8 <CDC_RX_IRQ_Handler+0x90>)
 800308e:	6653      	str	r3, [r2, #100]	; 0x64
		hcdc->RxLength=0;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
 8003098:	e002      	b.n	80030a0 <CDC_RX_IRQ_Handler+0x88>
	if(usbfs->pClassData==NULL) return;
 800309a:	bf00      	nop
 800309c:	e000      	b.n	80030a0 <CDC_RX_IRQ_Handler+0x88>
	if(hcdc->RxLength==0) return;
 800309e:	bf00      	nop
	}
}
 80030a0:	3710      	adds	r7, #16
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	200006b0 	.word	0x200006b0
 80030ac:	200006ad 	.word	0x200006ad

080030b0 <USB_RX_MainProcess>:
//-----------------------------------------------------------------------------
uint8_t DataStage;
void USB_RX_MainProcess()
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
	  if(RecvData.len>0) //? 
 80030b4:	4b0f      	ldr	r3, [pc, #60]	; (80030f4 <USB_RX_MainProcess+0x44>)
 80030b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d018      	beq.n	80030ee <USB_RX_MainProcess+0x3e>
	  {
		  BusyFlag=true;
 80030bc:	4b0e      	ldr	r3, [pc, #56]	; (80030f8 <USB_RX_MainProcess+0x48>)
 80030be:	2201      	movs	r2, #1
 80030c0:	701a      	strb	r2, [r3, #0]
		  // 
		  if(RecvData.Data[0]=='V' || RecvData.Data[0]=='v')
 80030c2:	4b0c      	ldr	r3, [pc, #48]	; (80030f4 <USB_RX_MainProcess+0x44>)
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	2b56      	cmp	r3, #86	; 0x56
 80030c8:	d003      	beq.n	80030d2 <USB_RX_MainProcess+0x22>
 80030ca:	4b0a      	ldr	r3, [pc, #40]	; (80030f4 <USB_RX_MainProcess+0x44>)
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	2b76      	cmp	r3, #118	; 0x76
 80030d0:	d104      	bne.n	80030dc <USB_RX_MainProcess+0x2c>
		  {
			  Send_Data_To_CDC((uint8_t*)FirmVer,strlen((char *)FirmVer));
 80030d2:	2105      	movs	r1, #5
 80030d4:	4809      	ldr	r0, [pc, #36]	; (80030fc <USB_RX_MainProcess+0x4c>)
 80030d6:	f7ff ff5b 	bl	8002f90 <Send_Data_To_CDC>
 80030da:	e002      	b.n	80030e2 <USB_RX_MainProcess+0x32>
		  }
		  else
		  {
			  PC_BuffProcessing(&RecvData);
 80030dc:	4805      	ldr	r0, [pc, #20]	; (80030f4 <USB_RX_MainProcess+0x44>)
 80030de:	f7fe f9b7 	bl	8001450 <PC_BuffProcessing>
		  }
		  // 
		  RecvData.len=0; //  ?? .
 80030e2:	4b04      	ldr	r3, [pc, #16]	; (80030f4 <USB_RX_MainProcess+0x44>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	665a      	str	r2, [r3, #100]	; 0x64
		  BusyFlag=false;
 80030e8:	4b03      	ldr	r3, [pc, #12]	; (80030f8 <USB_RX_MainProcess+0x48>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	701a      	strb	r2, [r3, #0]
	  }
}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	200006b0 	.word	0x200006b0
 80030f8:	200006ad 	.word	0x200006ad
 80030fc:	0800af08 	.word	0x0800af08

08003100 <SysTickEvent>:
//------------------------------------------------------------------------------
void SysTickEvent()
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
	return;
 8003104:	bf00      	nop
}
 8003106:	46bd      	mov	sp, r7
 8003108:	bc80      	pop	{r7}
 800310a:	4770      	bx	lr

0800310c <ADC_Interrupt_Handler>:

//----------------------------------------------------------------------------------
void ADC_Interrupt_Handler()
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
	ADCReady=true;
 8003110:	4b03      	ldr	r3, [pc, #12]	; (8003120 <ADC_Interrupt_Handler+0x14>)
 8003112:	2201      	movs	r2, #1
 8003114:	701a      	strb	r2, [r3, #0]
}
 8003116:	bf00      	nop
 8003118:	46bd      	mov	sp, r7
 800311a:	bc80      	pop	{r7}
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	20000b30 	.word	0x20000b30

08003124 <CalcProcents>:
//----------------------------------------------------------------------------------
void CalcProcents()
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
	WDT();
 8003128:	f7ff ff28 	bl	8002f7c <WDT>
	if(Channels.Vin>0)
 800312c:	4b38      	ldr	r3, [pc, #224]	; (8003210 <CalcProcents+0xec>)
 800312e:	69db      	ldr	r3, [r3, #28]
 8003130:	f04f 0100 	mov.w	r1, #0
 8003134:	4618      	mov	r0, r3
 8003136:	f7fd fefb 	bl	8000f30 <__aeabi_fcmpgt>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d055      	beq.n	80031ec <CalcProcents+0xc8>
	{
	Channels.CH1p= (Channels.CH1/Channels.Vin)*100.0;
 8003140:	4b33      	ldr	r3, [pc, #204]	; (8003210 <CalcProcents+0xec>)
 8003142:	689a      	ldr	r2, [r3, #8]
 8003144:	4b32      	ldr	r3, [pc, #200]	; (8003210 <CalcProcents+0xec>)
 8003146:	69db      	ldr	r3, [r3, #28]
 8003148:	4619      	mov	r1, r3
 800314a:	4610      	mov	r0, r2
 800314c:	f7fd fde8 	bl	8000d20 <__aeabi_fdiv>
 8003150:	4603      	mov	r3, r0
 8003152:	4930      	ldr	r1, [pc, #192]	; (8003214 <CalcProcents+0xf0>)
 8003154:	4618      	mov	r0, r3
 8003156:	f7fd fd2f 	bl	8000bb8 <__aeabi_fmul>
 800315a:	4603      	mov	r3, r0
 800315c:	461a      	mov	r2, r3
 800315e:	4b2c      	ldr	r3, [pc, #176]	; (8003210 <CalcProcents+0xec>)
 8003160:	625a      	str	r2, [r3, #36]	; 0x24
	Channels.CH2p= (Channels.CH2/Channels.Vin)*100.0;
 8003162:	4b2b      	ldr	r3, [pc, #172]	; (8003210 <CalcProcents+0xec>)
 8003164:	68da      	ldr	r2, [r3, #12]
 8003166:	4b2a      	ldr	r3, [pc, #168]	; (8003210 <CalcProcents+0xec>)
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	4619      	mov	r1, r3
 800316c:	4610      	mov	r0, r2
 800316e:	f7fd fdd7 	bl	8000d20 <__aeabi_fdiv>
 8003172:	4603      	mov	r3, r0
 8003174:	4927      	ldr	r1, [pc, #156]	; (8003214 <CalcProcents+0xf0>)
 8003176:	4618      	mov	r0, r3
 8003178:	f7fd fd1e 	bl	8000bb8 <__aeabi_fmul>
 800317c:	4603      	mov	r3, r0
 800317e:	461a      	mov	r2, r3
 8003180:	4b23      	ldr	r3, [pc, #140]	; (8003210 <CalcProcents+0xec>)
 8003182:	629a      	str	r2, [r3, #40]	; 0x28
	Channels.CH3p= (Channels.CH3/Channels.Vin)*100.0;
 8003184:	4b22      	ldr	r3, [pc, #136]	; (8003210 <CalcProcents+0xec>)
 8003186:	691a      	ldr	r2, [r3, #16]
 8003188:	4b21      	ldr	r3, [pc, #132]	; (8003210 <CalcProcents+0xec>)
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	4619      	mov	r1, r3
 800318e:	4610      	mov	r0, r2
 8003190:	f7fd fdc6 	bl	8000d20 <__aeabi_fdiv>
 8003194:	4603      	mov	r3, r0
 8003196:	491f      	ldr	r1, [pc, #124]	; (8003214 <CalcProcents+0xf0>)
 8003198:	4618      	mov	r0, r3
 800319a:	f7fd fd0d 	bl	8000bb8 <__aeabi_fmul>
 800319e:	4603      	mov	r3, r0
 80031a0:	461a      	mov	r2, r3
 80031a2:	4b1b      	ldr	r3, [pc, #108]	; (8003210 <CalcProcents+0xec>)
 80031a4:	62da      	str	r2, [r3, #44]	; 0x2c
	Channels.CH4p= (Channels.CH4/Channels.Vin)*100.0;
 80031a6:	4b1a      	ldr	r3, [pc, #104]	; (8003210 <CalcProcents+0xec>)
 80031a8:	695a      	ldr	r2, [r3, #20]
 80031aa:	4b19      	ldr	r3, [pc, #100]	; (8003210 <CalcProcents+0xec>)
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	4619      	mov	r1, r3
 80031b0:	4610      	mov	r0, r2
 80031b2:	f7fd fdb5 	bl	8000d20 <__aeabi_fdiv>
 80031b6:	4603      	mov	r3, r0
 80031b8:	4916      	ldr	r1, [pc, #88]	; (8003214 <CalcProcents+0xf0>)
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fd fcfc 	bl	8000bb8 <__aeabi_fmul>
 80031c0:	4603      	mov	r3, r0
 80031c2:	461a      	mov	r2, r3
 80031c4:	4b12      	ldr	r3, [pc, #72]	; (8003210 <CalcProcents+0xec>)
 80031c6:	631a      	str	r2, [r3, #48]	; 0x30
	Channels.CH5p= (Channels.CH5/Channels.Vin)*100.0;
 80031c8:	4b11      	ldr	r3, [pc, #68]	; (8003210 <CalcProcents+0xec>)
 80031ca:	699a      	ldr	r2, [r3, #24]
 80031cc:	4b10      	ldr	r3, [pc, #64]	; (8003210 <CalcProcents+0xec>)
 80031ce:	69db      	ldr	r3, [r3, #28]
 80031d0:	4619      	mov	r1, r3
 80031d2:	4610      	mov	r0, r2
 80031d4:	f7fd fda4 	bl	8000d20 <__aeabi_fdiv>
 80031d8:	4603      	mov	r3, r0
 80031da:	490e      	ldr	r1, [pc, #56]	; (8003214 <CalcProcents+0xf0>)
 80031dc:	4618      	mov	r0, r3
 80031de:	f7fd fceb 	bl	8000bb8 <__aeabi_fmul>
 80031e2:	4603      	mov	r3, r0
 80031e4:	461a      	mov	r2, r3
 80031e6:	4b0a      	ldr	r3, [pc, #40]	; (8003210 <CalcProcents+0xec>)
 80031e8:	635a      	str	r2, [r3, #52]	; 0x34
	Channels.CH2p= 100;
	Channels.CH3p= 100;
	Channels.CH4p= 100;
	Channels.CH5p= 100;
    }
}
 80031ea:	e00e      	b.n	800320a <CalcProcents+0xe6>
	Channels.CH1p= 100;
 80031ec:	4b08      	ldr	r3, [pc, #32]	; (8003210 <CalcProcents+0xec>)
 80031ee:	4a09      	ldr	r2, [pc, #36]	; (8003214 <CalcProcents+0xf0>)
 80031f0:	625a      	str	r2, [r3, #36]	; 0x24
	Channels.CH2p= 100;
 80031f2:	4b07      	ldr	r3, [pc, #28]	; (8003210 <CalcProcents+0xec>)
 80031f4:	4a07      	ldr	r2, [pc, #28]	; (8003214 <CalcProcents+0xf0>)
 80031f6:	629a      	str	r2, [r3, #40]	; 0x28
	Channels.CH3p= 100;
 80031f8:	4b05      	ldr	r3, [pc, #20]	; (8003210 <CalcProcents+0xec>)
 80031fa:	4a06      	ldr	r2, [pc, #24]	; (8003214 <CalcProcents+0xf0>)
 80031fc:	62da      	str	r2, [r3, #44]	; 0x2c
	Channels.CH4p= 100;
 80031fe:	4b04      	ldr	r3, [pc, #16]	; (8003210 <CalcProcents+0xec>)
 8003200:	4a04      	ldr	r2, [pc, #16]	; (8003214 <CalcProcents+0xf0>)
 8003202:	631a      	str	r2, [r3, #48]	; 0x30
	Channels.CH5p= 100;
 8003204:	4b02      	ldr	r3, [pc, #8]	; (8003210 <CalcProcents+0xec>)
 8003206:	4a03      	ldr	r2, [pc, #12]	; (8003214 <CalcProcents+0xf0>)
 8003208:	635a      	str	r2, [r3, #52]	; 0x34
}
 800320a:	bf00      	nop
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	20000720 	.word	0x20000720
 8003214:	42c80000 	.word	0x42c80000

08003218 <ProcessADC>:
//----------------------------------------------------------------------------------
//#define USE_VREF;
//#define PLC_DEBUG
void ProcessADC()
{
 8003218:	b590      	push	{r4, r7, lr}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
#ifdef USE_VREF
if(ADCValues[8]>0)
Vref = 1.16*4095.0/(float)(ADCValues[8]);
else Vref =3.3;
#else
Vref = 3.3;
 800321e:	4bb8      	ldr	r3, [pc, #736]	; (8003500 <ProcessADC+0x2e8>)
 8003220:	607b      	str	r3, [r7, #4]
#endif
#ifndef PLC_DEBUG
temp = (float)ADCValues[9]*Vref/4095.0;
 8003222:	4bb8      	ldr	r3, [pc, #736]	; (8003504 <ProcessADC+0x2ec>)
 8003224:	8a5b      	ldrh	r3, [r3, #18]
 8003226:	b29b      	uxth	r3, r3
 8003228:	4618      	mov	r0, r3
 800322a:	f7fd fc6d 	bl	8000b08 <__aeabi_ui2f>
 800322e:	4603      	mov	r3, r0
 8003230:	6879      	ldr	r1, [r7, #4]
 8003232:	4618      	mov	r0, r3
 8003234:	f7fd fcc0 	bl	8000bb8 <__aeabi_fmul>
 8003238:	4603      	mov	r3, r0
 800323a:	49b3      	ldr	r1, [pc, #716]	; (8003508 <ProcessADC+0x2f0>)
 800323c:	4618      	mov	r0, r3
 800323e:	f7fd fd6f 	bl	8000d20 <__aeabi_fdiv>
 8003242:	4603      	mov	r3, r0
 8003244:	603b      	str	r3, [r7, #0]
Channels.Temp = ((1.43-temp)/4.3)+25.0;
 8003246:	6838      	ldr	r0, [r7, #0]
 8003248:	f7fd f8ee 	bl	8000428 <__aeabi_f2d>
 800324c:	4603      	mov	r3, r0
 800324e:	460c      	mov	r4, r1
 8003250:	461a      	mov	r2, r3
 8003252:	4623      	mov	r3, r4
 8003254:	a1a0      	add	r1, pc, #640	; (adr r1, 80034d8 <ProcessADC+0x2c0>)
 8003256:	e9d1 0100 	ldrd	r0, r1, [r1]
 800325a:	f7fc ff85 	bl	8000168 <__aeabi_dsub>
 800325e:	4603      	mov	r3, r0
 8003260:	460c      	mov	r4, r1
 8003262:	4618      	mov	r0, r3
 8003264:	4621      	mov	r1, r4
 8003266:	a39e      	add	r3, pc, #632	; (adr r3, 80034e0 <ProcessADC+0x2c8>)
 8003268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326c:	f7fd fa5e 	bl	800072c <__aeabi_ddiv>
 8003270:	4603      	mov	r3, r0
 8003272:	460c      	mov	r4, r1
 8003274:	4618      	mov	r0, r3
 8003276:	4621      	mov	r1, r4
 8003278:	f04f 0200 	mov.w	r2, #0
 800327c:	4ba3      	ldr	r3, [pc, #652]	; (800350c <ProcessADC+0x2f4>)
 800327e:	f7fc ff75 	bl	800016c <__adddf3>
 8003282:	4603      	mov	r3, r0
 8003284:	460c      	mov	r4, r1
 8003286:	4618      	mov	r0, r3
 8003288:	4621      	mov	r1, r4
 800328a:	f7fd fb37 	bl	80008fc <__aeabi_d2f>
 800328e:	4602      	mov	r2, r0
 8003290:	4b9f      	ldr	r3, [pc, #636]	; (8003510 <ProcessADC+0x2f8>)
 8003292:	621a      	str	r2, [r3, #32]
Channels.FB1 = (float)(ADCValues[0]/4095.0)*100.0;
 8003294:	4b9b      	ldr	r3, [pc, #620]	; (8003504 <ProcessADC+0x2ec>)
 8003296:	881b      	ldrh	r3, [r3, #0]
 8003298:	b29b      	uxth	r3, r3
 800329a:	4618      	mov	r0, r3
 800329c:	f7fd f8b2 	bl	8000404 <__aeabi_i2d>
 80032a0:	a391      	add	r3, pc, #580	; (adr r3, 80034e8 <ProcessADC+0x2d0>)
 80032a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a6:	f7fd fa41 	bl	800072c <__aeabi_ddiv>
 80032aa:	4603      	mov	r3, r0
 80032ac:	460c      	mov	r4, r1
 80032ae:	4618      	mov	r0, r3
 80032b0:	4621      	mov	r1, r4
 80032b2:	f7fd fb23 	bl	80008fc <__aeabi_d2f>
 80032b6:	4603      	mov	r3, r0
 80032b8:	4996      	ldr	r1, [pc, #600]	; (8003514 <ProcessADC+0x2fc>)
 80032ba:	4618      	mov	r0, r3
 80032bc:	f7fd fc7c 	bl	8000bb8 <__aeabi_fmul>
 80032c0:	4603      	mov	r3, r0
 80032c2:	461a      	mov	r2, r3
 80032c4:	4b92      	ldr	r3, [pc, #584]	; (8003510 <ProcessADC+0x2f8>)
 80032c6:	601a      	str	r2, [r3, #0]
Channels.FB2 = (float)(ADCValues[1]/4095.0)*100.0;
 80032c8:	4b8e      	ldr	r3, [pc, #568]	; (8003504 <ProcessADC+0x2ec>)
 80032ca:	885b      	ldrh	r3, [r3, #2]
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7fd f898 	bl	8000404 <__aeabi_i2d>
 80032d4:	a384      	add	r3, pc, #528	; (adr r3, 80034e8 <ProcessADC+0x2d0>)
 80032d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032da:	f7fd fa27 	bl	800072c <__aeabi_ddiv>
 80032de:	4603      	mov	r3, r0
 80032e0:	460c      	mov	r4, r1
 80032e2:	4618      	mov	r0, r3
 80032e4:	4621      	mov	r1, r4
 80032e6:	f7fd fb09 	bl	80008fc <__aeabi_d2f>
 80032ea:	4603      	mov	r3, r0
 80032ec:	4989      	ldr	r1, [pc, #548]	; (8003514 <ProcessADC+0x2fc>)
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7fd fc62 	bl	8000bb8 <__aeabi_fmul>
 80032f4:	4603      	mov	r3, r0
 80032f6:	461a      	mov	r2, r3
 80032f8:	4b85      	ldr	r3, [pc, #532]	; (8003510 <ProcessADC+0x2f8>)
 80032fa:	605a      	str	r2, [r3, #4]
temp = (float)ADCValues[2]*Vref/4095.0;
 80032fc:	4b81      	ldr	r3, [pc, #516]	; (8003504 <ProcessADC+0x2ec>)
 80032fe:	889b      	ldrh	r3, [r3, #4]
 8003300:	b29b      	uxth	r3, r3
 8003302:	4618      	mov	r0, r3
 8003304:	f7fd fc00 	bl	8000b08 <__aeabi_ui2f>
 8003308:	4603      	mov	r3, r0
 800330a:	6879      	ldr	r1, [r7, #4]
 800330c:	4618      	mov	r0, r3
 800330e:	f7fd fc53 	bl	8000bb8 <__aeabi_fmul>
 8003312:	4603      	mov	r3, r0
 8003314:	497c      	ldr	r1, [pc, #496]	; (8003508 <ProcessADC+0x2f0>)
 8003316:	4618      	mov	r0, r3
 8003318:	f7fd fd02 	bl	8000d20 <__aeabi_fdiv>
 800331c:	4603      	mov	r3, r0
 800331e:	603b      	str	r3, [r7, #0]
Channels.CH1 = (24.49*temp)/2.49;
 8003320:	6838      	ldr	r0, [r7, #0]
 8003322:	f7fd f881 	bl	8000428 <__aeabi_f2d>
 8003326:	a372      	add	r3, pc, #456	; (adr r3, 80034f0 <ProcessADC+0x2d8>)
 8003328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800332c:	f7fd f8d4 	bl	80004d8 <__aeabi_dmul>
 8003330:	4603      	mov	r3, r0
 8003332:	460c      	mov	r4, r1
 8003334:	4618      	mov	r0, r3
 8003336:	4621      	mov	r1, r4
 8003338:	a36f      	add	r3, pc, #444	; (adr r3, 80034f8 <ProcessADC+0x2e0>)
 800333a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800333e:	f7fd f9f5 	bl	800072c <__aeabi_ddiv>
 8003342:	4603      	mov	r3, r0
 8003344:	460c      	mov	r4, r1
 8003346:	4618      	mov	r0, r3
 8003348:	4621      	mov	r1, r4
 800334a:	f7fd fad7 	bl	80008fc <__aeabi_d2f>
 800334e:	4602      	mov	r2, r0
 8003350:	4b6f      	ldr	r3, [pc, #444]	; (8003510 <ProcessADC+0x2f8>)
 8003352:	609a      	str	r2, [r3, #8]
temp = (float)ADCValues[3]*Vref/4095.0;
 8003354:	4b6b      	ldr	r3, [pc, #428]	; (8003504 <ProcessADC+0x2ec>)
 8003356:	88db      	ldrh	r3, [r3, #6]
 8003358:	b29b      	uxth	r3, r3
 800335a:	4618      	mov	r0, r3
 800335c:	f7fd fbd4 	bl	8000b08 <__aeabi_ui2f>
 8003360:	4603      	mov	r3, r0
 8003362:	6879      	ldr	r1, [r7, #4]
 8003364:	4618      	mov	r0, r3
 8003366:	f7fd fc27 	bl	8000bb8 <__aeabi_fmul>
 800336a:	4603      	mov	r3, r0
 800336c:	4966      	ldr	r1, [pc, #408]	; (8003508 <ProcessADC+0x2f0>)
 800336e:	4618      	mov	r0, r3
 8003370:	f7fd fcd6 	bl	8000d20 <__aeabi_fdiv>
 8003374:	4603      	mov	r3, r0
 8003376:	603b      	str	r3, [r7, #0]
Channels.CH2 = (24.49*temp)/2.49;
 8003378:	6838      	ldr	r0, [r7, #0]
 800337a:	f7fd f855 	bl	8000428 <__aeabi_f2d>
 800337e:	a35c      	add	r3, pc, #368	; (adr r3, 80034f0 <ProcessADC+0x2d8>)
 8003380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003384:	f7fd f8a8 	bl	80004d8 <__aeabi_dmul>
 8003388:	4603      	mov	r3, r0
 800338a:	460c      	mov	r4, r1
 800338c:	4618      	mov	r0, r3
 800338e:	4621      	mov	r1, r4
 8003390:	a359      	add	r3, pc, #356	; (adr r3, 80034f8 <ProcessADC+0x2e0>)
 8003392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003396:	f7fd f9c9 	bl	800072c <__aeabi_ddiv>
 800339a:	4603      	mov	r3, r0
 800339c:	460c      	mov	r4, r1
 800339e:	4618      	mov	r0, r3
 80033a0:	4621      	mov	r1, r4
 80033a2:	f7fd faab 	bl	80008fc <__aeabi_d2f>
 80033a6:	4602      	mov	r2, r0
 80033a8:	4b59      	ldr	r3, [pc, #356]	; (8003510 <ProcessADC+0x2f8>)
 80033aa:	60da      	str	r2, [r3, #12]
temp = (float)ADCValues[4]*Vref/4095.0;
 80033ac:	4b55      	ldr	r3, [pc, #340]	; (8003504 <ProcessADC+0x2ec>)
 80033ae:	891b      	ldrh	r3, [r3, #8]
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7fd fba8 	bl	8000b08 <__aeabi_ui2f>
 80033b8:	4603      	mov	r3, r0
 80033ba:	6879      	ldr	r1, [r7, #4]
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fd fbfb 	bl	8000bb8 <__aeabi_fmul>
 80033c2:	4603      	mov	r3, r0
 80033c4:	4950      	ldr	r1, [pc, #320]	; (8003508 <ProcessADC+0x2f0>)
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7fd fcaa 	bl	8000d20 <__aeabi_fdiv>
 80033cc:	4603      	mov	r3, r0
 80033ce:	603b      	str	r3, [r7, #0]
Channels.CH3 = (24.49*temp)/2.49;
 80033d0:	6838      	ldr	r0, [r7, #0]
 80033d2:	f7fd f829 	bl	8000428 <__aeabi_f2d>
 80033d6:	a346      	add	r3, pc, #280	; (adr r3, 80034f0 <ProcessADC+0x2d8>)
 80033d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033dc:	f7fd f87c 	bl	80004d8 <__aeabi_dmul>
 80033e0:	4603      	mov	r3, r0
 80033e2:	460c      	mov	r4, r1
 80033e4:	4618      	mov	r0, r3
 80033e6:	4621      	mov	r1, r4
 80033e8:	a343      	add	r3, pc, #268	; (adr r3, 80034f8 <ProcessADC+0x2e0>)
 80033ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ee:	f7fd f99d 	bl	800072c <__aeabi_ddiv>
 80033f2:	4603      	mov	r3, r0
 80033f4:	460c      	mov	r4, r1
 80033f6:	4618      	mov	r0, r3
 80033f8:	4621      	mov	r1, r4
 80033fa:	f7fd fa7f 	bl	80008fc <__aeabi_d2f>
 80033fe:	4602      	mov	r2, r0
 8003400:	4b43      	ldr	r3, [pc, #268]	; (8003510 <ProcessADC+0x2f8>)
 8003402:	611a      	str	r2, [r3, #16]
temp = (float)ADCValues[5]*Vref/4095.0;
 8003404:	4b3f      	ldr	r3, [pc, #252]	; (8003504 <ProcessADC+0x2ec>)
 8003406:	895b      	ldrh	r3, [r3, #10]
 8003408:	b29b      	uxth	r3, r3
 800340a:	4618      	mov	r0, r3
 800340c:	f7fd fb7c 	bl	8000b08 <__aeabi_ui2f>
 8003410:	4603      	mov	r3, r0
 8003412:	6879      	ldr	r1, [r7, #4]
 8003414:	4618      	mov	r0, r3
 8003416:	f7fd fbcf 	bl	8000bb8 <__aeabi_fmul>
 800341a:	4603      	mov	r3, r0
 800341c:	493a      	ldr	r1, [pc, #232]	; (8003508 <ProcessADC+0x2f0>)
 800341e:	4618      	mov	r0, r3
 8003420:	f7fd fc7e 	bl	8000d20 <__aeabi_fdiv>
 8003424:	4603      	mov	r3, r0
 8003426:	603b      	str	r3, [r7, #0]
Channels.CH4 = (24.49*temp)/2.49;
 8003428:	6838      	ldr	r0, [r7, #0]
 800342a:	f7fc fffd 	bl	8000428 <__aeabi_f2d>
 800342e:	a330      	add	r3, pc, #192	; (adr r3, 80034f0 <ProcessADC+0x2d8>)
 8003430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003434:	f7fd f850 	bl	80004d8 <__aeabi_dmul>
 8003438:	4603      	mov	r3, r0
 800343a:	460c      	mov	r4, r1
 800343c:	4618      	mov	r0, r3
 800343e:	4621      	mov	r1, r4
 8003440:	a32d      	add	r3, pc, #180	; (adr r3, 80034f8 <ProcessADC+0x2e0>)
 8003442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003446:	f7fd f971 	bl	800072c <__aeabi_ddiv>
 800344a:	4603      	mov	r3, r0
 800344c:	460c      	mov	r4, r1
 800344e:	4618      	mov	r0, r3
 8003450:	4621      	mov	r1, r4
 8003452:	f7fd fa53 	bl	80008fc <__aeabi_d2f>
 8003456:	4602      	mov	r2, r0
 8003458:	4b2d      	ldr	r3, [pc, #180]	; (8003510 <ProcessADC+0x2f8>)
 800345a:	615a      	str	r2, [r3, #20]
temp = (float)ADCValues[6]*Vref/4095.0;
 800345c:	4b29      	ldr	r3, [pc, #164]	; (8003504 <ProcessADC+0x2ec>)
 800345e:	899b      	ldrh	r3, [r3, #12]
 8003460:	b29b      	uxth	r3, r3
 8003462:	4618      	mov	r0, r3
 8003464:	f7fd fb50 	bl	8000b08 <__aeabi_ui2f>
 8003468:	4603      	mov	r3, r0
 800346a:	6879      	ldr	r1, [r7, #4]
 800346c:	4618      	mov	r0, r3
 800346e:	f7fd fba3 	bl	8000bb8 <__aeabi_fmul>
 8003472:	4603      	mov	r3, r0
 8003474:	4924      	ldr	r1, [pc, #144]	; (8003508 <ProcessADC+0x2f0>)
 8003476:	4618      	mov	r0, r3
 8003478:	f7fd fc52 	bl	8000d20 <__aeabi_fdiv>
 800347c:	4603      	mov	r3, r0
 800347e:	603b      	str	r3, [r7, #0]
Channels.CH5 = (24.49*temp)/2.49;
 8003480:	6838      	ldr	r0, [r7, #0]
 8003482:	f7fc ffd1 	bl	8000428 <__aeabi_f2d>
 8003486:	a31a      	add	r3, pc, #104	; (adr r3, 80034f0 <ProcessADC+0x2d8>)
 8003488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348c:	f7fd f824 	bl	80004d8 <__aeabi_dmul>
 8003490:	4603      	mov	r3, r0
 8003492:	460c      	mov	r4, r1
 8003494:	4618      	mov	r0, r3
 8003496:	4621      	mov	r1, r4
 8003498:	a317      	add	r3, pc, #92	; (adr r3, 80034f8 <ProcessADC+0x2e0>)
 800349a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349e:	f7fd f945 	bl	800072c <__aeabi_ddiv>
 80034a2:	4603      	mov	r3, r0
 80034a4:	460c      	mov	r4, r1
 80034a6:	4618      	mov	r0, r3
 80034a8:	4621      	mov	r1, r4
 80034aa:	f7fd fa27 	bl	80008fc <__aeabi_d2f>
 80034ae:	4602      	mov	r2, r0
 80034b0:	4b17      	ldr	r3, [pc, #92]	; (8003510 <ProcessADC+0x2f8>)
 80034b2:	619a      	str	r2, [r3, #24]
temp = (float)ADCValues[7]*Vref/4095.0;
 80034b4:	4b13      	ldr	r3, [pc, #76]	; (8003504 <ProcessADC+0x2ec>)
 80034b6:	89db      	ldrh	r3, [r3, #14]
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7fd fb24 	bl	8000b08 <__aeabi_ui2f>
 80034c0:	4603      	mov	r3, r0
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7fd fb77 	bl	8000bb8 <__aeabi_fmul>
 80034ca:	4603      	mov	r3, r0
 80034cc:	490e      	ldr	r1, [pc, #56]	; (8003508 <ProcessADC+0x2f0>)
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fd fc26 	bl	8000d20 <__aeabi_fdiv>
 80034d4:	4603      	mov	r3, r0
 80034d6:	e01f      	b.n	8003518 <ProcessADC+0x300>
 80034d8:	ae147ae1 	.word	0xae147ae1
 80034dc:	3ff6e147 	.word	0x3ff6e147
 80034e0:	33333333 	.word	0x33333333
 80034e4:	40113333 	.word	0x40113333
 80034e8:	00000000 	.word	0x00000000
 80034ec:	40affe00 	.word	0x40affe00
 80034f0:	a3d70a3d 	.word	0xa3d70a3d
 80034f4:	40387d70 	.word	0x40387d70
 80034f8:	1eb851ec 	.word	0x1eb851ec
 80034fc:	4003eb85 	.word	0x4003eb85
 8003500:	40533333 	.word	0x40533333
 8003504:	20000ad4 	.word	0x20000ad4
 8003508:	457ff000 	.word	0x457ff000
 800350c:	40390000 	.word	0x40390000
 8003510:	20000720 	.word	0x20000720
 8003514:	42c80000 	.word	0x42c80000
 8003518:	603b      	str	r3, [r7, #0]
Channels.Vin = (24.49*temp)/2.49;
 800351a:	6838      	ldr	r0, [r7, #0]
 800351c:	f7fc ff84 	bl	8000428 <__aeabi_f2d>
 8003520:	a30f      	add	r3, pc, #60	; (adr r3, 8003560 <ProcessADC+0x348>)
 8003522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003526:	f7fc ffd7 	bl	80004d8 <__aeabi_dmul>
 800352a:	4603      	mov	r3, r0
 800352c:	460c      	mov	r4, r1
 800352e:	4618      	mov	r0, r3
 8003530:	4621      	mov	r1, r4
 8003532:	a30d      	add	r3, pc, #52	; (adr r3, 8003568 <ProcessADC+0x350>)
 8003534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003538:	f7fd f8f8 	bl	800072c <__aeabi_ddiv>
 800353c:	4603      	mov	r3, r0
 800353e:	460c      	mov	r4, r1
 8003540:	4618      	mov	r0, r3
 8003542:	4621      	mov	r1, r4
 8003544:	f7fd f9da 	bl	80008fc <__aeabi_d2f>
 8003548:	4602      	mov	r2, r0
 800354a:	4b09      	ldr	r3, [pc, #36]	; (8003570 <ProcessADC+0x358>)
 800354c:	61da      	str	r2, [r3, #28]
Channels.CH2 = (float)ADCValues[3]*Vref/4095.0;
Channels.CH3 = (float)ADCValues[4]*Vref/4095.0;
Channels.CH4 = (float)ADCValues[5]*Vref/4095.0;
Channels.CH5 = (float)ADCValues[6]*Vref/4095.0;
#endif
CalcProcents();
 800354e:	f7ff fde9 	bl	8003124 <CalcProcents>
ADCReady=false;
 8003552:	4b08      	ldr	r3, [pc, #32]	; (8003574 <ProcessADC+0x35c>)
 8003554:	2200      	movs	r2, #0
 8003556:	701a      	strb	r2, [r3, #0]
}
 8003558:	bf00      	nop
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	bd90      	pop	{r4, r7, pc}
 8003560:	a3d70a3d 	.word	0xa3d70a3d
 8003564:	40387d70 	.word	0x40387d70
 8003568:	1eb851ec 	.word	0x1eb851ec
 800356c:	4003eb85 	.word	0x4003eb85
 8003570:	20000720 	.word	0x20000720
 8003574:	20000b30 	.word	0x20000b30

08003578 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800357c:	bf00      	nop
 800357e:	46bd      	mov	sp, r7
 8003580:	bc80      	pop	{r7}
 8003582:	4770      	bx	lr

08003584 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800358a:	4b15      	ldr	r3, [pc, #84]	; (80035e0 <HAL_MspInit+0x5c>)
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	4a14      	ldr	r2, [pc, #80]	; (80035e0 <HAL_MspInit+0x5c>)
 8003590:	f043 0301 	orr.w	r3, r3, #1
 8003594:	6193      	str	r3, [r2, #24]
 8003596:	4b12      	ldr	r3, [pc, #72]	; (80035e0 <HAL_MspInit+0x5c>)
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	60bb      	str	r3, [r7, #8]
 80035a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035a2:	4b0f      	ldr	r3, [pc, #60]	; (80035e0 <HAL_MspInit+0x5c>)
 80035a4:	69db      	ldr	r3, [r3, #28]
 80035a6:	4a0e      	ldr	r2, [pc, #56]	; (80035e0 <HAL_MspInit+0x5c>)
 80035a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035ac:	61d3      	str	r3, [r2, #28]
 80035ae:	4b0c      	ldr	r3, [pc, #48]	; (80035e0 <HAL_MspInit+0x5c>)
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b6:	607b      	str	r3, [r7, #4]
 80035b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80035ba:	4b0a      	ldr	r3, [pc, #40]	; (80035e4 <HAL_MspInit+0x60>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	60fb      	str	r3, [r7, #12]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80035c6:	60fb      	str	r3, [r7, #12]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80035ce:	60fb      	str	r3, [r7, #12]
 80035d0:	4a04      	ldr	r2, [pc, #16]	; (80035e4 <HAL_MspInit+0x60>)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035d6:	bf00      	nop
 80035d8:	3714      	adds	r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	bc80      	pop	{r7}
 80035de:	4770      	bx	lr
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40010000 	.word	0x40010000

080035e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b088      	sub	sp, #32
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035f0:	f107 0310 	add.w	r3, r7, #16
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
 80035f8:	605a      	str	r2, [r3, #4]
 80035fa:	609a      	str	r2, [r3, #8]
 80035fc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a2d      	ldr	r2, [pc, #180]	; (80036b8 <HAL_ADC_MspInit+0xd0>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d152      	bne.n	80036ae <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003608:	4b2c      	ldr	r3, [pc, #176]	; (80036bc <HAL_ADC_MspInit+0xd4>)
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	4a2b      	ldr	r2, [pc, #172]	; (80036bc <HAL_ADC_MspInit+0xd4>)
 800360e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003612:	6193      	str	r3, [r2, #24]
 8003614:	4b29      	ldr	r3, [pc, #164]	; (80036bc <HAL_ADC_MspInit+0xd4>)
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003620:	4b26      	ldr	r3, [pc, #152]	; (80036bc <HAL_ADC_MspInit+0xd4>)
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	4a25      	ldr	r2, [pc, #148]	; (80036bc <HAL_ADC_MspInit+0xd4>)
 8003626:	f043 0304 	orr.w	r3, r3, #4
 800362a:	6193      	str	r3, [r2, #24]
 800362c:	4b23      	ldr	r3, [pc, #140]	; (80036bc <HAL_ADC_MspInit+0xd4>)
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	f003 0304 	and.w	r3, r3, #4
 8003634:	60bb      	str	r3, [r7, #8]
 8003636:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7 
    */
    GPIO_InitStruct.Pin = FB1_Pin|FB2_Pin|CH1_Pin|CH2_Pin 
 8003638:	23ff      	movs	r3, #255	; 0xff
 800363a:	613b      	str	r3, [r7, #16]
                          |CH3_Pin|CH4_Pin|CH5_Pin|Vin_MEAS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800363c:	2303      	movs	r3, #3
 800363e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003640:	f107 0310 	add.w	r3, r7, #16
 8003644:	4619      	mov	r1, r3
 8003646:	481e      	ldr	r0, [pc, #120]	; (80036c0 <HAL_ADC_MspInit+0xd8>)
 8003648:	f001 fa06 	bl	8004a58 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800364c:	4b1d      	ldr	r3, [pc, #116]	; (80036c4 <HAL_ADC_MspInit+0xdc>)
 800364e:	4a1e      	ldr	r2, [pc, #120]	; (80036c8 <HAL_ADC_MspInit+0xe0>)
 8003650:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003652:	4b1c      	ldr	r3, [pc, #112]	; (80036c4 <HAL_ADC_MspInit+0xdc>)
 8003654:	2200      	movs	r2, #0
 8003656:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003658:	4b1a      	ldr	r3, [pc, #104]	; (80036c4 <HAL_ADC_MspInit+0xdc>)
 800365a:	2200      	movs	r2, #0
 800365c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800365e:	4b19      	ldr	r3, [pc, #100]	; (80036c4 <HAL_ADC_MspInit+0xdc>)
 8003660:	2280      	movs	r2, #128	; 0x80
 8003662:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003664:	4b17      	ldr	r3, [pc, #92]	; (80036c4 <HAL_ADC_MspInit+0xdc>)
 8003666:	f44f 7280 	mov.w	r2, #256	; 0x100
 800366a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800366c:	4b15      	ldr	r3, [pc, #84]	; (80036c4 <HAL_ADC_MspInit+0xdc>)
 800366e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003672:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003674:	4b13      	ldr	r3, [pc, #76]	; (80036c4 <HAL_ADC_MspInit+0xdc>)
 8003676:	2220      	movs	r2, #32
 8003678:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800367a:	4b12      	ldr	r3, [pc, #72]	; (80036c4 <HAL_ADC_MspInit+0xdc>)
 800367c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003680:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003682:	4810      	ldr	r0, [pc, #64]	; (80036c4 <HAL_ADC_MspInit+0xdc>)
 8003684:	f000 ff84 	bl	8004590 <HAL_DMA_Init>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 800368e:	f7ff ff73 	bl	8003578 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a0b      	ldr	r2, [pc, #44]	; (80036c4 <HAL_ADC_MspInit+0xdc>)
 8003696:	621a      	str	r2, [r3, #32]
 8003698:	4a0a      	ldr	r2, [pc, #40]	; (80036c4 <HAL_ADC_MspInit+0xdc>)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800369e:	2200      	movs	r2, #0
 80036a0:	2100      	movs	r1, #0
 80036a2:	2012      	movs	r0, #18
 80036a4:	f000 ff3d 	bl	8004522 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80036a8:	2012      	movs	r0, #18
 80036aa:	f000 ff56 	bl	800455a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80036ae:	bf00      	nop
 80036b0:	3720      	adds	r7, #32
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	40012400 	.word	0x40012400
 80036bc:	40021000 	.word	0x40021000
 80036c0:	40010800 	.word	0x40010800
 80036c4:	20000ae8 	.word	0x20000ae8
 80036c8:	40020008 	.word	0x40020008

080036cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b088      	sub	sp, #32
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036d4:	f107 0310 	add.w	r3, r7, #16
 80036d8:	2200      	movs	r2, #0
 80036da:	601a      	str	r2, [r3, #0]
 80036dc:	605a      	str	r2, [r3, #4]
 80036de:	609a      	str	r2, [r3, #8]
 80036e0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a20      	ldr	r2, [pc, #128]	; (8003768 <HAL_SPI_MspInit+0x9c>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d139      	bne.n	8003760 <HAL_SPI_MspInit+0x94>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80036ec:	4b1f      	ldr	r3, [pc, #124]	; (800376c <HAL_SPI_MspInit+0xa0>)
 80036ee:	69db      	ldr	r3, [r3, #28]
 80036f0:	4a1e      	ldr	r2, [pc, #120]	; (800376c <HAL_SPI_MspInit+0xa0>)
 80036f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036f6:	61d3      	str	r3, [r2, #28]
 80036f8:	4b1c      	ldr	r3, [pc, #112]	; (800376c <HAL_SPI_MspInit+0xa0>)
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003704:	4b19      	ldr	r3, [pc, #100]	; (800376c <HAL_SPI_MspInit+0xa0>)
 8003706:	699b      	ldr	r3, [r3, #24]
 8003708:	4a18      	ldr	r2, [pc, #96]	; (800376c <HAL_SPI_MspInit+0xa0>)
 800370a:	f043 0308 	orr.w	r3, r3, #8
 800370e:	6193      	str	r3, [r2, #24]
 8003710:	4b16      	ldr	r3, [pc, #88]	; (800376c <HAL_SPI_MspInit+0xa0>)
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	60bb      	str	r3, [r7, #8]
 800371a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800371c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003720:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003722:	2302      	movs	r3, #2
 8003724:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003726:	2303      	movs	r3, #3
 8003728:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800372a:	f107 0310 	add.w	r3, r7, #16
 800372e:	4619      	mov	r1, r3
 8003730:	480f      	ldr	r0, [pc, #60]	; (8003770 <HAL_SPI_MspInit+0xa4>)
 8003732:	f001 f991 	bl	8004a58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003736:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800373a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800373c:	2300      	movs	r3, #0
 800373e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003740:	2301      	movs	r3, #1
 8003742:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003744:	f107 0310 	add.w	r3, r7, #16
 8003748:	4619      	mov	r1, r3
 800374a:	4809      	ldr	r0, [pc, #36]	; (8003770 <HAL_SPI_MspInit+0xa4>)
 800374c:	f001 f984 	bl	8004a58 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003750:	2200      	movs	r2, #0
 8003752:	2100      	movs	r1, #0
 8003754:	2024      	movs	r0, #36	; 0x24
 8003756:	f000 fee4 	bl	8004522 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800375a:	2024      	movs	r0, #36	; 0x24
 800375c:	f000 fefd 	bl	800455a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003760:	bf00      	nop
 8003762:	3720      	adds	r7, #32
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	40003800 	.word	0x40003800
 800376c:	40021000 	.word	0x40021000
 8003770:	40010c00 	.word	0x40010c00

08003774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003778:	bf00      	nop
 800377a:	46bd      	mov	sp, r7
 800377c:	bc80      	pop	{r7}
 800377e:	4770      	bx	lr

08003780 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003784:	e7fe      	b.n	8003784 <HardFault_Handler+0x4>

08003786 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003786:	b480      	push	{r7}
 8003788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800378a:	e7fe      	b.n	800378a <MemManage_Handler+0x4>

0800378c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003790:	e7fe      	b.n	8003790 <BusFault_Handler+0x4>

08003792 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003792:	b480      	push	{r7}
 8003794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003796:	e7fe      	b.n	8003796 <UsageFault_Handler+0x4>

08003798 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800379c:	bf00      	nop
 800379e:	46bd      	mov	sp, r7
 80037a0:	bc80      	pop	{r7}
 80037a2:	4770      	bx	lr

080037a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037a8:	bf00      	nop
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bc80      	pop	{r7}
 80037ae:	4770      	bx	lr

080037b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037b4:	bf00      	nop
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037c0:	f000 f908 	bl	80039d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  SysTickEvent();
 80037c4:	f7ff fc9c 	bl	8003100 <SysTickEvent>
  /* USER CODE END SysTick_IRQn 1 */
}
 80037c8:	bf00      	nop
 80037ca:	bd80      	pop	{r7, pc}

080037cc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80037d0:	4803      	ldr	r0, [pc, #12]	; (80037e0 <DMA1_Channel1_IRQHandler+0x14>)
 80037d2:	f001 f80d 	bl	80047f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  //DMA1->IFCR|=1;
  /*if ( HAL_DMA_GetState( &hdma_adc1 ) == HAL_DMA_STATE_READY )
  {*/
	  ADC_Interrupt_Handler();
 80037d6:	f7ff fc99 	bl	800310c <ADC_Interrupt_Handler>
  //}
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80037da:	bf00      	nop
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	20000ae8 	.word	0x20000ae8

080037e4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80037e8:	4802      	ldr	r0, [pc, #8]	; (80037f4 <ADC1_2_IRQHandler+0x10>)
 80037ea:	f000 fae7 	bl	8003dbc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80037ee:	bf00      	nop
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	20000aa0 	.word	0x20000aa0

080037f8 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80037fc:	4802      	ldr	r0, [pc, #8]	; (8003808 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 80037fe:	f001 fc04 	bl	800500a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8003802:	bf00      	nop
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	200017cc 	.word	0x200017cc

0800380c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003810:	4803      	ldr	r0, [pc, #12]	; (8003820 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8003812:	f001 fbfa 	bl	800500a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */
  CDC_RX_IRQ_Handler(&hUsbDeviceFS);
 8003816:	4803      	ldr	r0, [pc, #12]	; (8003824 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8003818:	f7ff fbfe 	bl	8003018 <CDC_RX_IRQ_Handler>
  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800381c:	bf00      	nop
 800381e:	bd80      	pop	{r7, pc}
 8003820:	200017cc 	.word	0x200017cc
 8003824:	20000b38 	.word	0x20000b38

08003828 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800382c:	4802      	ldr	r0, [pc, #8]	; (8003838 <SPI2_IRQHandler+0x10>)
 800382e:	f003 f86d 	bl	800690c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003832:	bf00      	nop
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20000874 	.word	0x20000874

0800383c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003844:	4b11      	ldr	r3, [pc, #68]	; (800388c <_sbrk+0x50>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d102      	bne.n	8003852 <_sbrk+0x16>
		heap_end = &end;
 800384c:	4b0f      	ldr	r3, [pc, #60]	; (800388c <_sbrk+0x50>)
 800384e:	4a10      	ldr	r2, [pc, #64]	; (8003890 <_sbrk+0x54>)
 8003850:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003852:	4b0e      	ldr	r3, [pc, #56]	; (800388c <_sbrk+0x50>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003858:	4b0c      	ldr	r3, [pc, #48]	; (800388c <_sbrk+0x50>)
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4413      	add	r3, r2
 8003860:	466a      	mov	r2, sp
 8003862:	4293      	cmp	r3, r2
 8003864:	d907      	bls.n	8003876 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003866:	f006 fb2b 	bl	8009ec0 <__errno>
 800386a:	4602      	mov	r2, r0
 800386c:	230c      	movs	r3, #12
 800386e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003870:	f04f 33ff 	mov.w	r3, #4294967295
 8003874:	e006      	b.n	8003884 <_sbrk+0x48>
	}

	heap_end += incr;
 8003876:	4b05      	ldr	r3, [pc, #20]	; (800388c <_sbrk+0x50>)
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4413      	add	r3, r2
 800387e:	4a03      	ldr	r2, [pc, #12]	; (800388c <_sbrk+0x50>)
 8003880:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003882:	68fb      	ldr	r3, [r7, #12]
}
 8003884:	4618      	mov	r0, r3
 8003886:	3710      	adds	r7, #16
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	20000368 	.word	0x20000368
 8003890:	20001a40 	.word	0x20001a40

08003894 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003898:	4b15      	ldr	r3, [pc, #84]	; (80038f0 <SystemInit+0x5c>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a14      	ldr	r2, [pc, #80]	; (80038f0 <SystemInit+0x5c>)
 800389e:	f043 0301 	orr.w	r3, r3, #1
 80038a2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80038a4:	4b12      	ldr	r3, [pc, #72]	; (80038f0 <SystemInit+0x5c>)
 80038a6:	685a      	ldr	r2, [r3, #4]
 80038a8:	4911      	ldr	r1, [pc, #68]	; (80038f0 <SystemInit+0x5c>)
 80038aa:	4b12      	ldr	r3, [pc, #72]	; (80038f4 <SystemInit+0x60>)
 80038ac:	4013      	ands	r3, r2
 80038ae:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80038b0:	4b0f      	ldr	r3, [pc, #60]	; (80038f0 <SystemInit+0x5c>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a0e      	ldr	r2, [pc, #56]	; (80038f0 <SystemInit+0x5c>)
 80038b6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80038ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038be:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80038c0:	4b0b      	ldr	r3, [pc, #44]	; (80038f0 <SystemInit+0x5c>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a0a      	ldr	r2, [pc, #40]	; (80038f0 <SystemInit+0x5c>)
 80038c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038ca:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80038cc:	4b08      	ldr	r3, [pc, #32]	; (80038f0 <SystemInit+0x5c>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	4a07      	ldr	r2, [pc, #28]	; (80038f0 <SystemInit+0x5c>)
 80038d2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80038d6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80038d8:	4b05      	ldr	r3, [pc, #20]	; (80038f0 <SystemInit+0x5c>)
 80038da:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80038de:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80038e0:	4b05      	ldr	r3, [pc, #20]	; (80038f8 <SystemInit+0x64>)
 80038e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038e6:	609a      	str	r2, [r3, #8]
#endif 
}
 80038e8:	bf00      	nop
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bc80      	pop	{r7}
 80038ee:	4770      	bx	lr
 80038f0:	40021000 	.word	0x40021000
 80038f4:	f8ff0000 	.word	0xf8ff0000
 80038f8:	e000ed00 	.word	0xe000ed00

080038fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80038fc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80038fe:	e003      	b.n	8003908 <LoopCopyDataInit>

08003900 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003900:	4b0b      	ldr	r3, [pc, #44]	; (8003930 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003902:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003904:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003906:	3104      	adds	r1, #4

08003908 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003908:	480a      	ldr	r0, [pc, #40]	; (8003934 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800390a:	4b0b      	ldr	r3, [pc, #44]	; (8003938 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800390c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800390e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003910:	d3f6      	bcc.n	8003900 <CopyDataInit>
  ldr r2, =_sbss
 8003912:	4a0a      	ldr	r2, [pc, #40]	; (800393c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003914:	e002      	b.n	800391c <LoopFillZerobss>

08003916 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003916:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003918:	f842 3b04 	str.w	r3, [r2], #4

0800391c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800391c:	4b08      	ldr	r3, [pc, #32]	; (8003940 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800391e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003920:	d3f9      	bcc.n	8003916 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003922:	f7ff ffb7 	bl	8003894 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003926:	f006 fad1 	bl	8009ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800392a:	f7ff f8d5 	bl	8002ad8 <main>
  bx lr
 800392e:	4770      	bx	lr
  ldr r3, =_sidata
 8003930:	0800b10c 	.word	0x0800b10c
  ldr r0, =_sdata
 8003934:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003938:	2000034c 	.word	0x2000034c
  ldr r2, =_sbss
 800393c:	2000034c 	.word	0x2000034c
  ldr r3, = _ebss
 8003940:	20001a3c 	.word	0x20001a3c

08003944 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003944:	e7fe      	b.n	8003944 <CAN1_RX1_IRQHandler>
	...

08003948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800394c:	4b08      	ldr	r3, [pc, #32]	; (8003970 <HAL_Init+0x28>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a07      	ldr	r2, [pc, #28]	; (8003970 <HAL_Init+0x28>)
 8003952:	f043 0310 	orr.w	r3, r3, #16
 8003956:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003958:	2003      	movs	r0, #3
 800395a:	f000 fdd7 	bl	800450c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800395e:	2000      	movs	r0, #0
 8003960:	f000 f808 	bl	8003974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003964:	f7ff fe0e 	bl	8003584 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40022000 	.word	0x40022000

08003974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800397c:	4b12      	ldr	r3, [pc, #72]	; (80039c8 <HAL_InitTick+0x54>)
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	4b12      	ldr	r3, [pc, #72]	; (80039cc <HAL_InitTick+0x58>)
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	4619      	mov	r1, r3
 8003986:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800398a:	fbb3 f3f1 	udiv	r3, r3, r1
 800398e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003992:	4618      	mov	r0, r3
 8003994:	f000 fdef 	bl	8004576 <HAL_SYSTICK_Config>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e00e      	b.n	80039c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2b0f      	cmp	r3, #15
 80039a6:	d80a      	bhi.n	80039be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039a8:	2200      	movs	r2, #0
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	f04f 30ff 	mov.w	r0, #4294967295
 80039b0:	f000 fdb7 	bl	8004522 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80039b4:	4a06      	ldr	r2, [pc, #24]	; (80039d0 <HAL_InitTick+0x5c>)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
 80039bc:	e000      	b.n	80039c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3708      	adds	r7, #8
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	20000000 	.word	0x20000000
 80039cc:	20000008 	.word	0x20000008
 80039d0:	20000004 	.word	0x20000004

080039d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039d8:	4b05      	ldr	r3, [pc, #20]	; (80039f0 <HAL_IncTick+0x1c>)
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	461a      	mov	r2, r3
 80039de:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <HAL_IncTick+0x20>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4413      	add	r3, r2
 80039e4:	4a03      	ldr	r2, [pc, #12]	; (80039f4 <HAL_IncTick+0x20>)
 80039e6:	6013      	str	r3, [r2, #0]
}
 80039e8:	bf00      	nop
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bc80      	pop	{r7}
 80039ee:	4770      	bx	lr
 80039f0:	20000008 	.word	0x20000008
 80039f4:	20000b34 	.word	0x20000b34

080039f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  return uwTick;
 80039fc:	4b02      	ldr	r3, [pc, #8]	; (8003a08 <HAL_GetTick+0x10>)
 80039fe:	681b      	ldr	r3, [r3, #0]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bc80      	pop	{r7}
 8003a06:	4770      	bx	lr
 8003a08:	20000b34 	.word	0x20000b34

08003a0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a14:	f7ff fff0 	bl	80039f8 <HAL_GetTick>
 8003a18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a24:	d005      	beq.n	8003a32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a26:	4b09      	ldr	r3, [pc, #36]	; (8003a4c <HAL_Delay+0x40>)
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	4413      	add	r3, r2
 8003a30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a32:	bf00      	nop
 8003a34:	f7ff ffe0 	bl	80039f8 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	68fa      	ldr	r2, [r7, #12]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d8f7      	bhi.n	8003a34 <HAL_Delay+0x28>
  {
  }
}
 8003a44:	bf00      	nop
 8003a46:	3710      	adds	r7, #16
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	20000008 	.word	0x20000008

08003a50 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b086      	sub	sp, #24
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003a60:	2300      	movs	r3, #0
 8003a62:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e0be      	b.n	8003bf0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d109      	bne.n	8003a94 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f7ff fdaa 	bl	80035e8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 fbc3 	bl	8004220 <ADC_ConversionStop_Disable>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa2:	f003 0310 	and.w	r3, r3, #16
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f040 8099 	bne.w	8003bde <HAL_ADC_Init+0x18e>
 8003aac:	7dfb      	ldrb	r3, [r7, #23]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f040 8095 	bne.w	8003bde <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003abc:	f023 0302 	bic.w	r3, r3, #2
 8003ac0:	f043 0202 	orr.w	r2, r3, #2
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003ad0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	7b1b      	ldrb	r3, [r3, #12]
 8003ad6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003ad8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ae8:	d003      	beq.n	8003af2 <HAL_ADC_Init+0xa2>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d102      	bne.n	8003af8 <HAL_ADC_Init+0xa8>
 8003af2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003af6:	e000      	b.n	8003afa <HAL_ADC_Init+0xaa>
 8003af8:	2300      	movs	r3, #0
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	7d1b      	ldrb	r3, [r3, #20]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d119      	bne.n	8003b3c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	7b1b      	ldrb	r3, [r3, #12]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d109      	bne.n	8003b24 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	3b01      	subs	r3, #1
 8003b16:	035a      	lsls	r2, r3, #13
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b20:	613b      	str	r3, [r7, #16]
 8003b22:	e00b      	b.n	8003b3c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b28:	f043 0220 	orr.w	r2, r3, #32
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b34:	f043 0201 	orr.w	r2, r3, #1
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689a      	ldr	r2, [r3, #8]
 8003b56:	4b28      	ldr	r3, [pc, #160]	; (8003bf8 <HAL_ADC_Init+0x1a8>)
 8003b58:	4013      	ands	r3, r2
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	6812      	ldr	r2, [r2, #0]
 8003b5e:	68b9      	ldr	r1, [r7, #8]
 8003b60:	430b      	orrs	r3, r1
 8003b62:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b6c:	d003      	beq.n	8003b76 <HAL_ADC_Init+0x126>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d104      	bne.n	8003b80 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	051b      	lsls	r3, r3, #20
 8003b7e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b86:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	430a      	orrs	r2, r1
 8003b92:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	689a      	ldr	r2, [r3, #8]
 8003b9a:	4b18      	ldr	r3, [pc, #96]	; (8003bfc <HAL_ADC_Init+0x1ac>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	68ba      	ldr	r2, [r7, #8]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d10b      	bne.n	8003bbc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bae:	f023 0303 	bic.w	r3, r3, #3
 8003bb2:	f043 0201 	orr.w	r2, r3, #1
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003bba:	e018      	b.n	8003bee <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc0:	f023 0312 	bic.w	r3, r3, #18
 8003bc4:	f043 0210 	orr.w	r2, r3, #16
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd0:	f043 0201 	orr.w	r2, r3, #1
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003bdc:	e007      	b.n	8003bee <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be2:	f043 0210 	orr.w	r2, r3, #16
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003bee:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3718      	adds	r7, #24
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	ffe1f7fd 	.word	0xffe1f7fd
 8003bfc:	ff1f0efe 	.word	0xff1f0efe

08003c00 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b086      	sub	sp, #24
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a64      	ldr	r2, [pc, #400]	; (8003da8 <HAL_ADC_Start_DMA+0x1a8>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d004      	beq.n	8003c24 <HAL_ADC_Start_DMA+0x24>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a63      	ldr	r2, [pc, #396]	; (8003dac <HAL_ADC_Start_DMA+0x1ac>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d106      	bne.n	8003c32 <HAL_ADC_Start_DMA+0x32>
 8003c24:	4b60      	ldr	r3, [pc, #384]	; (8003da8 <HAL_ADC_Start_DMA+0x1a8>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f040 80b3 	bne.w	8003d98 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d101      	bne.n	8003c40 <HAL_ADC_Start_DMA+0x40>
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	e0ae      	b.n	8003d9e <HAL_ADC_Start_DMA+0x19e>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f000 fa97 	bl	800417c <ADC_Enable>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003c52:	7dfb      	ldrb	r3, [r7, #23]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	f040 809a 	bne.w	8003d8e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c5e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003c62:	f023 0301 	bic.w	r3, r3, #1
 8003c66:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a4e      	ldr	r2, [pc, #312]	; (8003dac <HAL_ADC_Start_DMA+0x1ac>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d105      	bne.n	8003c84 <HAL_ADC_Start_DMA+0x84>
 8003c78:	4b4b      	ldr	r3, [pc, #300]	; (8003da8 <HAL_ADC_Start_DMA+0x1a8>)
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d115      	bne.n	8003cb0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c88:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d026      	beq.n	8003cec <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003ca6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003cae:	e01d      	b.n	8003cec <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a39      	ldr	r2, [pc, #228]	; (8003da8 <HAL_ADC_Start_DMA+0x1a8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d004      	beq.n	8003cd0 <HAL_ADC_Start_DMA+0xd0>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a38      	ldr	r2, [pc, #224]	; (8003dac <HAL_ADC_Start_DMA+0x1ac>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d10d      	bne.n	8003cec <HAL_ADC_Start_DMA+0xec>
 8003cd0:	4b35      	ldr	r3, [pc, #212]	; (8003da8 <HAL_ADC_Start_DMA+0x1a8>)
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d007      	beq.n	8003cec <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003ce4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d006      	beq.n	8003d06 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfc:	f023 0206 	bic.w	r2, r3, #6
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d04:	e002      	b.n	8003d0c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	4a25      	ldr	r2, [pc, #148]	; (8003db0 <HAL_ADC_Start_DMA+0x1b0>)
 8003d1a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	4a24      	ldr	r2, [pc, #144]	; (8003db4 <HAL_ADC_Start_DMA+0x1b4>)
 8003d22:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	4a23      	ldr	r2, [pc, #140]	; (8003db8 <HAL_ADC_Start_DMA+0x1b8>)
 8003d2a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f06f 0202 	mvn.w	r2, #2
 8003d34:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d44:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6a18      	ldr	r0, [r3, #32]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	334c      	adds	r3, #76	; 0x4c
 8003d50:	4619      	mov	r1, r3
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f000 fc75 	bl	8004644 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003d64:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003d68:	d108      	bne.n	8003d7c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003d78:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003d7a:	e00f      	b.n	8003d9c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	689a      	ldr	r2, [r3, #8]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003d8a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003d8c:	e006      	b.n	8003d9c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003d96:	e001      	b.n	8003d9c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3718      	adds	r7, #24
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	40012400 	.word	0x40012400
 8003dac:	40012800 	.word	0x40012800
 8003db0:	08004295 	.word	0x08004295
 8003db4:	08004311 	.word	0x08004311
 8003db8:	0800432d 	.word	0x0800432d

08003dbc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f003 0320 	and.w	r3, r3, #32
 8003dce:	2b20      	cmp	r3, #32
 8003dd0:	d140      	bne.n	8003e54 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d139      	bne.n	8003e54 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de4:	f003 0310 	and.w	r3, r3, #16
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d105      	bne.n	8003df8 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003e02:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003e06:	d11d      	bne.n	8003e44 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d119      	bne.n	8003e44 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	685a      	ldr	r2, [r3, #4]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 0220 	bic.w	r2, r2, #32
 8003e1e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d105      	bne.n	8003e44 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e3c:	f043 0201 	orr.w	r2, r3, #1
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 f87c 	bl	8003f42 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f06f 0212 	mvn.w	r2, #18
 8003e52:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e5e:	2b80      	cmp	r3, #128	; 0x80
 8003e60:	d14f      	bne.n	8003f02 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0304 	and.w	r3, r3, #4
 8003e6c:	2b04      	cmp	r3, #4
 8003e6e:	d148      	bne.n	8003f02 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e74:	f003 0310 	and.w	r3, r3, #16
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d105      	bne.n	8003e88 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e80:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003e92:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003e96:	d012      	beq.n	8003ebe <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d125      	bne.n	8003ef2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003eb0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003eb4:	d11d      	bne.n	8003ef2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d119      	bne.n	8003ef2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	685a      	ldr	r2, [r3, #4]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ecc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d105      	bne.n	8003ef2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eea:	f043 0201 	orr.w	r2, r3, #1
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f000 fa34 	bl	8004360 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f06f 020c 	mvn.w	r2, #12
 8003f00:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f0c:	2b40      	cmp	r3, #64	; 0x40
 8003f0e:	d114      	bne.n	8003f3a <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d10d      	bne.n	8003f3a <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f22:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 f81b 	bl	8003f66 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f06f 0201 	mvn.w	r2, #1
 8003f38:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003f3a:	bf00      	nop
 8003f3c:	3708      	adds	r7, #8
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}

08003f42 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f42:	b480      	push	{r7}
 8003f44:	b083      	sub	sp, #12
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003f4a:	bf00      	nop
 8003f4c:	370c      	adds	r7, #12
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bc80      	pop	{r7}
 8003f52:	4770      	bx	lr

08003f54 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bc80      	pop	{r7}
 8003f64:	4770      	bx	lr

08003f66 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003f66:	b480      	push	{r7}
 8003f68:	b083      	sub	sp, #12
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003f6e:	bf00      	nop
 8003f70:	370c      	adds	r7, #12
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bc80      	pop	{r7}
 8003f76:	4770      	bx	lr

08003f78 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003f80:	bf00      	nop
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bc80      	pop	{r7}
 8003f88:	4770      	bx	lr
	...

08003f8c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f96:	2300      	movs	r3, #0
 8003f98:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d101      	bne.n	8003fac <HAL_ADC_ConfigChannel+0x20>
 8003fa8:	2302      	movs	r3, #2
 8003faa:	e0dc      	b.n	8004166 <HAL_ADC_ConfigChannel+0x1da>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	2b06      	cmp	r3, #6
 8003fba:	d81c      	bhi.n	8003ff6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	685a      	ldr	r2, [r3, #4]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	4413      	add	r3, r2
 8003fcc:	3b05      	subs	r3, #5
 8003fce:	221f      	movs	r2, #31
 8003fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd4:	43db      	mvns	r3, r3
 8003fd6:	4019      	ands	r1, r3
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	6818      	ldr	r0, [r3, #0]
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	4413      	add	r3, r2
 8003fe6:	3b05      	subs	r3, #5
 8003fe8:	fa00 f203 	lsl.w	r2, r0, r3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	635a      	str	r2, [r3, #52]	; 0x34
 8003ff4:	e03c      	b.n	8004070 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	2b0c      	cmp	r3, #12
 8003ffc:	d81c      	bhi.n	8004038 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	4613      	mov	r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	4413      	add	r3, r2
 800400e:	3b23      	subs	r3, #35	; 0x23
 8004010:	221f      	movs	r2, #31
 8004012:	fa02 f303 	lsl.w	r3, r2, r3
 8004016:	43db      	mvns	r3, r3
 8004018:	4019      	ands	r1, r3
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	6818      	ldr	r0, [r3, #0]
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	685a      	ldr	r2, [r3, #4]
 8004022:	4613      	mov	r3, r2
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	4413      	add	r3, r2
 8004028:	3b23      	subs	r3, #35	; 0x23
 800402a:	fa00 f203 	lsl.w	r2, r0, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	430a      	orrs	r2, r1
 8004034:	631a      	str	r2, [r3, #48]	; 0x30
 8004036:	e01b      	b.n	8004070 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	685a      	ldr	r2, [r3, #4]
 8004042:	4613      	mov	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	3b41      	subs	r3, #65	; 0x41
 800404a:	221f      	movs	r2, #31
 800404c:	fa02 f303 	lsl.w	r3, r2, r3
 8004050:	43db      	mvns	r3, r3
 8004052:	4019      	ands	r1, r3
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	6818      	ldr	r0, [r3, #0]
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685a      	ldr	r2, [r3, #4]
 800405c:	4613      	mov	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	3b41      	subs	r3, #65	; 0x41
 8004064:	fa00 f203 	lsl.w	r2, r0, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	430a      	orrs	r2, r1
 800406e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2b09      	cmp	r3, #9
 8004076:	d91c      	bls.n	80040b2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68d9      	ldr	r1, [r3, #12]
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	4613      	mov	r3, r2
 8004084:	005b      	lsls	r3, r3, #1
 8004086:	4413      	add	r3, r2
 8004088:	3b1e      	subs	r3, #30
 800408a:	2207      	movs	r2, #7
 800408c:	fa02 f303 	lsl.w	r3, r2, r3
 8004090:	43db      	mvns	r3, r3
 8004092:	4019      	ands	r1, r3
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	6898      	ldr	r0, [r3, #8]
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	4613      	mov	r3, r2
 800409e:	005b      	lsls	r3, r3, #1
 80040a0:	4413      	add	r3, r2
 80040a2:	3b1e      	subs	r3, #30
 80040a4:	fa00 f203 	lsl.w	r2, r0, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	60da      	str	r2, [r3, #12]
 80040b0:	e019      	b.n	80040e6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	6919      	ldr	r1, [r3, #16]
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	4613      	mov	r3, r2
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	4413      	add	r3, r2
 80040c2:	2207      	movs	r2, #7
 80040c4:	fa02 f303 	lsl.w	r3, r2, r3
 80040c8:	43db      	mvns	r3, r3
 80040ca:	4019      	ands	r1, r3
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	6898      	ldr	r0, [r3, #8]
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	4613      	mov	r3, r2
 80040d6:	005b      	lsls	r3, r3, #1
 80040d8:	4413      	add	r3, r2
 80040da:	fa00 f203 	lsl.w	r2, r0, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2b10      	cmp	r3, #16
 80040ec:	d003      	beq.n	80040f6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80040f2:	2b11      	cmp	r3, #17
 80040f4:	d132      	bne.n	800415c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a1d      	ldr	r2, [pc, #116]	; (8004170 <HAL_ADC_ConfigChannel+0x1e4>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d125      	bne.n	800414c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d126      	bne.n	800415c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	689a      	ldr	r2, [r3, #8]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800411c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2b10      	cmp	r3, #16
 8004124:	d11a      	bne.n	800415c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004126:	4b13      	ldr	r3, [pc, #76]	; (8004174 <HAL_ADC_ConfigChannel+0x1e8>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a13      	ldr	r2, [pc, #76]	; (8004178 <HAL_ADC_ConfigChannel+0x1ec>)
 800412c:	fba2 2303 	umull	r2, r3, r2, r3
 8004130:	0c9a      	lsrs	r2, r3, #18
 8004132:	4613      	mov	r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	4413      	add	r3, r2
 8004138:	005b      	lsls	r3, r3, #1
 800413a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800413c:	e002      	b.n	8004144 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	3b01      	subs	r3, #1
 8004142:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1f9      	bne.n	800413e <HAL_ADC_ConfigChannel+0x1b2>
 800414a:	e007      	b.n	800415c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004150:	f043 0220 	orr.w	r2, r3, #32
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004164:	7bfb      	ldrb	r3, [r7, #15]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3714      	adds	r7, #20
 800416a:	46bd      	mov	sp, r7
 800416c:	bc80      	pop	{r7}
 800416e:	4770      	bx	lr
 8004170:	40012400 	.word	0x40012400
 8004174:	20000000 	.word	0x20000000
 8004178:	431bde83 	.word	0x431bde83

0800417c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004184:	2300      	movs	r3, #0
 8004186:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004188:	2300      	movs	r3, #0
 800418a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b01      	cmp	r3, #1
 8004198:	d039      	beq.n	800420e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	689a      	ldr	r2, [r3, #8]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f042 0201 	orr.w	r2, r2, #1
 80041a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80041aa:	4b1b      	ldr	r3, [pc, #108]	; (8004218 <ADC_Enable+0x9c>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a1b      	ldr	r2, [pc, #108]	; (800421c <ADC_Enable+0xa0>)
 80041b0:	fba2 2303 	umull	r2, r3, r2, r3
 80041b4:	0c9b      	lsrs	r3, r3, #18
 80041b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80041b8:	e002      	b.n	80041c0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	3b01      	subs	r3, #1
 80041be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1f9      	bne.n	80041ba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80041c6:	f7ff fc17 	bl	80039f8 <HAL_GetTick>
 80041ca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80041cc:	e018      	b.n	8004200 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80041ce:	f7ff fc13 	bl	80039f8 <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d911      	bls.n	8004200 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e0:	f043 0210 	orr.w	r2, r3, #16
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ec:	f043 0201 	orr.w	r2, r3, #1
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e007      	b.n	8004210 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	2b01      	cmp	r3, #1
 800420c:	d1df      	bne.n	80041ce <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	20000000 	.word	0x20000000
 800421c:	431bde83 	.word	0x431bde83

08004220 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004228:	2300      	movs	r3, #0
 800422a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	2b01      	cmp	r3, #1
 8004238:	d127      	bne.n	800428a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	689a      	ldr	r2, [r3, #8]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f022 0201 	bic.w	r2, r2, #1
 8004248:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800424a:	f7ff fbd5 	bl	80039f8 <HAL_GetTick>
 800424e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004250:	e014      	b.n	800427c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004252:	f7ff fbd1 	bl	80039f8 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d90d      	bls.n	800427c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004264:	f043 0210 	orr.w	r2, r3, #16
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004270:	f043 0201 	orr.w	r2, r3, #1
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e007      	b.n	800428c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	2b01      	cmp	r3, #1
 8004288:	d0e3      	beq.n	8004252 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3710      	adds	r7, #16
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d127      	bne.n	80042fe <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80042c4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80042c8:	d115      	bne.n	80042f6 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d111      	bne.n	80042f6 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d105      	bne.n	80042f6 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ee:	f043 0201 	orr.w	r2, r3, #1
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f7ff fe23 	bl	8003f42 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80042fc:	e004      	b.n	8004308 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6a1b      	ldr	r3, [r3, #32]
 8004302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	4798      	blx	r3
}
 8004308:	bf00      	nop
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f7ff fe18 	bl	8003f54 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004324:	bf00      	nop
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004338:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434a:	f043 0204 	orr.w	r2, r3, #4
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f7ff fe10 	bl	8003f78 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8004368:	bf00      	nop
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	bc80      	pop	{r7}
 8004370:	4770      	bx	lr
	...

08004374 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f003 0307 	and.w	r3, r3, #7
 8004382:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004384:	4b0c      	ldr	r3, [pc, #48]	; (80043b8 <__NVIC_SetPriorityGrouping+0x44>)
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800438a:	68ba      	ldr	r2, [r7, #8]
 800438c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004390:	4013      	ands	r3, r2
 8004392:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800439c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80043a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043a6:	4a04      	ldr	r2, [pc, #16]	; (80043b8 <__NVIC_SetPriorityGrouping+0x44>)
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	60d3      	str	r3, [r2, #12]
}
 80043ac:	bf00      	nop
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bc80      	pop	{r7}
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	e000ed00 	.word	0xe000ed00

080043bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80043bc:	b480      	push	{r7}
 80043be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043c0:	4b04      	ldr	r3, [pc, #16]	; (80043d4 <__NVIC_GetPriorityGrouping+0x18>)
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	0a1b      	lsrs	r3, r3, #8
 80043c6:	f003 0307 	and.w	r3, r3, #7
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bc80      	pop	{r7}
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	e000ed00 	.word	0xe000ed00

080043d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	db0b      	blt.n	8004402 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043ea:	79fb      	ldrb	r3, [r7, #7]
 80043ec:	f003 021f 	and.w	r2, r3, #31
 80043f0:	4906      	ldr	r1, [pc, #24]	; (800440c <__NVIC_EnableIRQ+0x34>)
 80043f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f6:	095b      	lsrs	r3, r3, #5
 80043f8:	2001      	movs	r0, #1
 80043fa:	fa00 f202 	lsl.w	r2, r0, r2
 80043fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	bc80      	pop	{r7}
 800440a:	4770      	bx	lr
 800440c:	e000e100 	.word	0xe000e100

08004410 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	4603      	mov	r3, r0
 8004418:	6039      	str	r1, [r7, #0]
 800441a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800441c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004420:	2b00      	cmp	r3, #0
 8004422:	db0a      	blt.n	800443a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	b2da      	uxtb	r2, r3
 8004428:	490c      	ldr	r1, [pc, #48]	; (800445c <__NVIC_SetPriority+0x4c>)
 800442a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800442e:	0112      	lsls	r2, r2, #4
 8004430:	b2d2      	uxtb	r2, r2
 8004432:	440b      	add	r3, r1
 8004434:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004438:	e00a      	b.n	8004450 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	b2da      	uxtb	r2, r3
 800443e:	4908      	ldr	r1, [pc, #32]	; (8004460 <__NVIC_SetPriority+0x50>)
 8004440:	79fb      	ldrb	r3, [r7, #7]
 8004442:	f003 030f 	and.w	r3, r3, #15
 8004446:	3b04      	subs	r3, #4
 8004448:	0112      	lsls	r2, r2, #4
 800444a:	b2d2      	uxtb	r2, r2
 800444c:	440b      	add	r3, r1
 800444e:	761a      	strb	r2, [r3, #24]
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	bc80      	pop	{r7}
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	e000e100 	.word	0xe000e100
 8004460:	e000ed00 	.word	0xe000ed00

08004464 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004464:	b480      	push	{r7}
 8004466:	b089      	sub	sp, #36	; 0x24
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f003 0307 	and.w	r3, r3, #7
 8004476:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	f1c3 0307 	rsb	r3, r3, #7
 800447e:	2b04      	cmp	r3, #4
 8004480:	bf28      	it	cs
 8004482:	2304      	movcs	r3, #4
 8004484:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	3304      	adds	r3, #4
 800448a:	2b06      	cmp	r3, #6
 800448c:	d902      	bls.n	8004494 <NVIC_EncodePriority+0x30>
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	3b03      	subs	r3, #3
 8004492:	e000      	b.n	8004496 <NVIC_EncodePriority+0x32>
 8004494:	2300      	movs	r3, #0
 8004496:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004498:	f04f 32ff 	mov.w	r2, #4294967295
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	fa02 f303 	lsl.w	r3, r2, r3
 80044a2:	43da      	mvns	r2, r3
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	401a      	ands	r2, r3
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044ac:	f04f 31ff 	mov.w	r1, #4294967295
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	fa01 f303 	lsl.w	r3, r1, r3
 80044b6:	43d9      	mvns	r1, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044bc:	4313      	orrs	r3, r2
         );
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3724      	adds	r7, #36	; 0x24
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bc80      	pop	{r7}
 80044c6:	4770      	bx	lr

080044c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	3b01      	subs	r3, #1
 80044d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044d8:	d301      	bcc.n	80044de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044da:	2301      	movs	r3, #1
 80044dc:	e00f      	b.n	80044fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044de:	4a0a      	ldr	r2, [pc, #40]	; (8004508 <SysTick_Config+0x40>)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	3b01      	subs	r3, #1
 80044e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044e6:	210f      	movs	r1, #15
 80044e8:	f04f 30ff 	mov.w	r0, #4294967295
 80044ec:	f7ff ff90 	bl	8004410 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044f0:	4b05      	ldr	r3, [pc, #20]	; (8004508 <SysTick_Config+0x40>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044f6:	4b04      	ldr	r3, [pc, #16]	; (8004508 <SysTick_Config+0x40>)
 80044f8:	2207      	movs	r2, #7
 80044fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3708      	adds	r7, #8
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	e000e010 	.word	0xe000e010

0800450c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f7ff ff2d 	bl	8004374 <__NVIC_SetPriorityGrouping>
}
 800451a:	bf00      	nop
 800451c:	3708      	adds	r7, #8
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004522:	b580      	push	{r7, lr}
 8004524:	b086      	sub	sp, #24
 8004526:	af00      	add	r7, sp, #0
 8004528:	4603      	mov	r3, r0
 800452a:	60b9      	str	r1, [r7, #8]
 800452c:	607a      	str	r2, [r7, #4]
 800452e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004530:	2300      	movs	r3, #0
 8004532:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004534:	f7ff ff42 	bl	80043bc <__NVIC_GetPriorityGrouping>
 8004538:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	68b9      	ldr	r1, [r7, #8]
 800453e:	6978      	ldr	r0, [r7, #20]
 8004540:	f7ff ff90 	bl	8004464 <NVIC_EncodePriority>
 8004544:	4602      	mov	r2, r0
 8004546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800454a:	4611      	mov	r1, r2
 800454c:	4618      	mov	r0, r3
 800454e:	f7ff ff5f 	bl	8004410 <__NVIC_SetPriority>
}
 8004552:	bf00      	nop
 8004554:	3718      	adds	r7, #24
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}

0800455a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800455a:	b580      	push	{r7, lr}
 800455c:	b082      	sub	sp, #8
 800455e:	af00      	add	r7, sp, #0
 8004560:	4603      	mov	r3, r0
 8004562:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004568:	4618      	mov	r0, r3
 800456a:	f7ff ff35 	bl	80043d8 <__NVIC_EnableIRQ>
}
 800456e:	bf00      	nop
 8004570:	3708      	adds	r7, #8
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}

08004576 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b082      	sub	sp, #8
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f7ff ffa2 	bl	80044c8 <SysTick_Config>
 8004584:	4603      	mov	r3, r0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3708      	adds	r7, #8
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
	...

08004590 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004590:	b480      	push	{r7}
 8004592:	b085      	sub	sp, #20
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004598:	2300      	movs	r3, #0
 800459a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e043      	b.n	800462e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	461a      	mov	r2, r3
 80045ac:	4b22      	ldr	r3, [pc, #136]	; (8004638 <HAL_DMA_Init+0xa8>)
 80045ae:	4413      	add	r3, r2
 80045b0:	4a22      	ldr	r2, [pc, #136]	; (800463c <HAL_DMA_Init+0xac>)
 80045b2:	fba2 2303 	umull	r2, r3, r2, r3
 80045b6:	091b      	lsrs	r3, r3, #4
 80045b8:	009a      	lsls	r2, r3, #2
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a1f      	ldr	r2, [pc, #124]	; (8004640 <HAL_DMA_Init+0xb0>)
 80045c2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80045da:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80045de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80045e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	695b      	ldr	r3, [r3, #20]
 80045fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004600:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	69db      	ldr	r3, [r3, #28]
 8004606:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004608:	68fa      	ldr	r2, [r7, #12]
 800460a:	4313      	orrs	r3, r2
 800460c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3714      	adds	r7, #20
 8004632:	46bd      	mov	sp, r7
 8004634:	bc80      	pop	{r7}
 8004636:	4770      	bx	lr
 8004638:	bffdfff8 	.word	0xbffdfff8
 800463c:	cccccccd 	.word	0xcccccccd
 8004640:	40020000 	.word	0x40020000

08004644 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b086      	sub	sp, #24
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
 8004650:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004652:	2300      	movs	r3, #0
 8004654:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f893 3020 	ldrb.w	r3, [r3, #32]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d101      	bne.n	8004664 <HAL_DMA_Start_IT+0x20>
 8004660:	2302      	movs	r3, #2
 8004662:	e04a      	b.n	80046fa <HAL_DMA_Start_IT+0xb6>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004672:	2b01      	cmp	r3, #1
 8004674:	d13a      	bne.n	80046ec <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2202      	movs	r2, #2
 800467a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f022 0201 	bic.w	r2, r2, #1
 8004692:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	68b9      	ldr	r1, [r7, #8]
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	f000 f9ae 	bl	80049fc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d008      	beq.n	80046ba <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 020e 	orr.w	r2, r2, #14
 80046b6:	601a      	str	r2, [r3, #0]
 80046b8:	e00f      	b.n	80046da <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f022 0204 	bic.w	r2, r2, #4
 80046c8:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f042 020a 	orr.w	r2, r2, #10
 80046d8:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f042 0201 	orr.w	r2, r2, #1
 80046e8:	601a      	str	r2, [r3, #0]
 80046ea:	e005      	b.n	80046f8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80046f4:	2302      	movs	r3, #2
 80046f6:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80046f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3718      	adds	r7, #24
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
	...

08004704 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800470c:	2300      	movs	r3, #0
 800470e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004716:	2b02      	cmp	r3, #2
 8004718:	d005      	beq.n	8004726 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2204      	movs	r2, #4
 800471e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	73fb      	strb	r3, [r7, #15]
 8004724:	e051      	b.n	80047ca <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f022 020e 	bic.w	r2, r2, #14
 8004734:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f022 0201 	bic.w	r2, r2, #1
 8004744:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a22      	ldr	r2, [pc, #136]	; (80047d4 <HAL_DMA_Abort_IT+0xd0>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d029      	beq.n	80047a4 <HAL_DMA_Abort_IT+0xa0>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a20      	ldr	r2, [pc, #128]	; (80047d8 <HAL_DMA_Abort_IT+0xd4>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d022      	beq.n	80047a0 <HAL_DMA_Abort_IT+0x9c>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a1f      	ldr	r2, [pc, #124]	; (80047dc <HAL_DMA_Abort_IT+0xd8>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d01a      	beq.n	800479a <HAL_DMA_Abort_IT+0x96>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a1d      	ldr	r2, [pc, #116]	; (80047e0 <HAL_DMA_Abort_IT+0xdc>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d012      	beq.n	8004794 <HAL_DMA_Abort_IT+0x90>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a1c      	ldr	r2, [pc, #112]	; (80047e4 <HAL_DMA_Abort_IT+0xe0>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d00a      	beq.n	800478e <HAL_DMA_Abort_IT+0x8a>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a1a      	ldr	r2, [pc, #104]	; (80047e8 <HAL_DMA_Abort_IT+0xe4>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d102      	bne.n	8004788 <HAL_DMA_Abort_IT+0x84>
 8004782:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004786:	e00e      	b.n	80047a6 <HAL_DMA_Abort_IT+0xa2>
 8004788:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800478c:	e00b      	b.n	80047a6 <HAL_DMA_Abort_IT+0xa2>
 800478e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004792:	e008      	b.n	80047a6 <HAL_DMA_Abort_IT+0xa2>
 8004794:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004798:	e005      	b.n	80047a6 <HAL_DMA_Abort_IT+0xa2>
 800479a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800479e:	e002      	b.n	80047a6 <HAL_DMA_Abort_IT+0xa2>
 80047a0:	2310      	movs	r3, #16
 80047a2:	e000      	b.n	80047a6 <HAL_DMA_Abort_IT+0xa2>
 80047a4:	2301      	movs	r3, #1
 80047a6:	4a11      	ldr	r2, [pc, #68]	; (80047ec <HAL_DMA_Abort_IT+0xe8>)
 80047a8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d003      	beq.n	80047ca <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	4798      	blx	r3
    } 
  }
  return status;
 80047ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3710      	adds	r7, #16
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	40020008 	.word	0x40020008
 80047d8:	4002001c 	.word	0x4002001c
 80047dc:	40020030 	.word	0x40020030
 80047e0:	40020044 	.word	0x40020044
 80047e4:	40020058 	.word	0x40020058
 80047e8:	4002006c 	.word	0x4002006c
 80047ec:	40020000 	.word	0x40020000

080047f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480c:	2204      	movs	r2, #4
 800480e:	409a      	lsls	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4013      	ands	r3, r2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d04f      	beq.n	80048b8 <HAL_DMA_IRQHandler+0xc8>
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f003 0304 	and.w	r3, r3, #4
 800481e:	2b00      	cmp	r3, #0
 8004820:	d04a      	beq.n	80048b8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0320 	and.w	r3, r3, #32
 800482c:	2b00      	cmp	r3, #0
 800482e:	d107      	bne.n	8004840 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 0204 	bic.w	r2, r2, #4
 800483e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a66      	ldr	r2, [pc, #408]	; (80049e0 <HAL_DMA_IRQHandler+0x1f0>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d029      	beq.n	800489e <HAL_DMA_IRQHandler+0xae>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a65      	ldr	r2, [pc, #404]	; (80049e4 <HAL_DMA_IRQHandler+0x1f4>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d022      	beq.n	800489a <HAL_DMA_IRQHandler+0xaa>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a63      	ldr	r2, [pc, #396]	; (80049e8 <HAL_DMA_IRQHandler+0x1f8>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d01a      	beq.n	8004894 <HAL_DMA_IRQHandler+0xa4>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a62      	ldr	r2, [pc, #392]	; (80049ec <HAL_DMA_IRQHandler+0x1fc>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d012      	beq.n	800488e <HAL_DMA_IRQHandler+0x9e>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a60      	ldr	r2, [pc, #384]	; (80049f0 <HAL_DMA_IRQHandler+0x200>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d00a      	beq.n	8004888 <HAL_DMA_IRQHandler+0x98>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a5f      	ldr	r2, [pc, #380]	; (80049f4 <HAL_DMA_IRQHandler+0x204>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d102      	bne.n	8004882 <HAL_DMA_IRQHandler+0x92>
 800487c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004880:	e00e      	b.n	80048a0 <HAL_DMA_IRQHandler+0xb0>
 8004882:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004886:	e00b      	b.n	80048a0 <HAL_DMA_IRQHandler+0xb0>
 8004888:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800488c:	e008      	b.n	80048a0 <HAL_DMA_IRQHandler+0xb0>
 800488e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004892:	e005      	b.n	80048a0 <HAL_DMA_IRQHandler+0xb0>
 8004894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004898:	e002      	b.n	80048a0 <HAL_DMA_IRQHandler+0xb0>
 800489a:	2340      	movs	r3, #64	; 0x40
 800489c:	e000      	b.n	80048a0 <HAL_DMA_IRQHandler+0xb0>
 800489e:	2304      	movs	r3, #4
 80048a0:	4a55      	ldr	r2, [pc, #340]	; (80049f8 <HAL_DMA_IRQHandler+0x208>)
 80048a2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f000 8094 	beq.w	80049d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80048b6:	e08e      	b.n	80049d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048bc:	2202      	movs	r2, #2
 80048be:	409a      	lsls	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	4013      	ands	r3, r2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d056      	beq.n	8004976 <HAL_DMA_IRQHandler+0x186>
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d051      	beq.n	8004976 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0320 	and.w	r3, r3, #32
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10b      	bne.n	80048f8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 020a 	bic.w	r2, r2, #10
 80048ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a38      	ldr	r2, [pc, #224]	; (80049e0 <HAL_DMA_IRQHandler+0x1f0>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d029      	beq.n	8004956 <HAL_DMA_IRQHandler+0x166>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a37      	ldr	r2, [pc, #220]	; (80049e4 <HAL_DMA_IRQHandler+0x1f4>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d022      	beq.n	8004952 <HAL_DMA_IRQHandler+0x162>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a35      	ldr	r2, [pc, #212]	; (80049e8 <HAL_DMA_IRQHandler+0x1f8>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d01a      	beq.n	800494c <HAL_DMA_IRQHandler+0x15c>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a34      	ldr	r2, [pc, #208]	; (80049ec <HAL_DMA_IRQHandler+0x1fc>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d012      	beq.n	8004946 <HAL_DMA_IRQHandler+0x156>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a32      	ldr	r2, [pc, #200]	; (80049f0 <HAL_DMA_IRQHandler+0x200>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d00a      	beq.n	8004940 <HAL_DMA_IRQHandler+0x150>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a31      	ldr	r2, [pc, #196]	; (80049f4 <HAL_DMA_IRQHandler+0x204>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d102      	bne.n	800493a <HAL_DMA_IRQHandler+0x14a>
 8004934:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004938:	e00e      	b.n	8004958 <HAL_DMA_IRQHandler+0x168>
 800493a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800493e:	e00b      	b.n	8004958 <HAL_DMA_IRQHandler+0x168>
 8004940:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004944:	e008      	b.n	8004958 <HAL_DMA_IRQHandler+0x168>
 8004946:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800494a:	e005      	b.n	8004958 <HAL_DMA_IRQHandler+0x168>
 800494c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004950:	e002      	b.n	8004958 <HAL_DMA_IRQHandler+0x168>
 8004952:	2320      	movs	r3, #32
 8004954:	e000      	b.n	8004958 <HAL_DMA_IRQHandler+0x168>
 8004956:	2302      	movs	r3, #2
 8004958:	4a27      	ldr	r2, [pc, #156]	; (80049f8 <HAL_DMA_IRQHandler+0x208>)
 800495a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004968:	2b00      	cmp	r3, #0
 800496a:	d034      	beq.n	80049d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004974:	e02f      	b.n	80049d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497a:	2208      	movs	r2, #8
 800497c:	409a      	lsls	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	4013      	ands	r3, r2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d028      	beq.n	80049d8 <HAL_DMA_IRQHandler+0x1e8>
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	f003 0308 	and.w	r3, r3, #8
 800498c:	2b00      	cmp	r3, #0
 800498e:	d023      	beq.n	80049d8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f022 020e 	bic.w	r2, r2, #14
 800499e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a8:	2101      	movs	r1, #1
 80049aa:	fa01 f202 	lsl.w	r2, r1, r2
 80049ae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d004      	beq.n	80049d8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	4798      	blx	r3
    }
  }
  return;
 80049d6:	bf00      	nop
 80049d8:	bf00      	nop
}
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	40020008 	.word	0x40020008
 80049e4:	4002001c 	.word	0x4002001c
 80049e8:	40020030 	.word	0x40020030
 80049ec:	40020044 	.word	0x40020044
 80049f0:	40020058 	.word	0x40020058
 80049f4:	4002006c 	.word	0x4002006c
 80049f8:	40020000 	.word	0x40020000

080049fc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	607a      	str	r2, [r7, #4]
 8004a08:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a12:	2101      	movs	r1, #1
 8004a14:	fa01 f202 	lsl.w	r2, r1, r2
 8004a18:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	683a      	ldr	r2, [r7, #0]
 8004a20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	2b10      	cmp	r3, #16
 8004a28:	d108      	bne.n	8004a3c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68ba      	ldr	r2, [r7, #8]
 8004a38:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004a3a:	e007      	b.n	8004a4c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	687a      	ldr	r2, [r7, #4]
 8004a4a:	60da      	str	r2, [r3, #12]
}
 8004a4c:	bf00      	nop
 8004a4e:	3714      	adds	r7, #20
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bc80      	pop	{r7}
 8004a54:	4770      	bx	lr
	...

08004a58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b08b      	sub	sp, #44	; 0x2c
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a62:	2300      	movs	r3, #0
 8004a64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004a66:	2300      	movs	r3, #0
 8004a68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a6a:	e127      	b.n	8004cbc <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a70:	fa02 f303 	lsl.w	r3, r2, r3
 8004a74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	69fa      	ldr	r2, [r7, #28]
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	f040 8116 	bne.w	8004cb6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	2b12      	cmp	r3, #18
 8004a90:	d034      	beq.n	8004afc <HAL_GPIO_Init+0xa4>
 8004a92:	2b12      	cmp	r3, #18
 8004a94:	d80d      	bhi.n	8004ab2 <HAL_GPIO_Init+0x5a>
 8004a96:	2b02      	cmp	r3, #2
 8004a98:	d02b      	beq.n	8004af2 <HAL_GPIO_Init+0x9a>
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d804      	bhi.n	8004aa8 <HAL_GPIO_Init+0x50>
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d031      	beq.n	8004b06 <HAL_GPIO_Init+0xae>
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d01c      	beq.n	8004ae0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004aa6:	e048      	b.n	8004b3a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004aa8:	2b03      	cmp	r3, #3
 8004aaa:	d043      	beq.n	8004b34 <HAL_GPIO_Init+0xdc>
 8004aac:	2b11      	cmp	r3, #17
 8004aae:	d01b      	beq.n	8004ae8 <HAL_GPIO_Init+0x90>
          break;
 8004ab0:	e043      	b.n	8004b3a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004ab2:	4a89      	ldr	r2, [pc, #548]	; (8004cd8 <HAL_GPIO_Init+0x280>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d026      	beq.n	8004b06 <HAL_GPIO_Init+0xae>
 8004ab8:	4a87      	ldr	r2, [pc, #540]	; (8004cd8 <HAL_GPIO_Init+0x280>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d806      	bhi.n	8004acc <HAL_GPIO_Init+0x74>
 8004abe:	4a87      	ldr	r2, [pc, #540]	; (8004cdc <HAL_GPIO_Init+0x284>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d020      	beq.n	8004b06 <HAL_GPIO_Init+0xae>
 8004ac4:	4a86      	ldr	r2, [pc, #536]	; (8004ce0 <HAL_GPIO_Init+0x288>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d01d      	beq.n	8004b06 <HAL_GPIO_Init+0xae>
          break;
 8004aca:	e036      	b.n	8004b3a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004acc:	4a85      	ldr	r2, [pc, #532]	; (8004ce4 <HAL_GPIO_Init+0x28c>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d019      	beq.n	8004b06 <HAL_GPIO_Init+0xae>
 8004ad2:	4a85      	ldr	r2, [pc, #532]	; (8004ce8 <HAL_GPIO_Init+0x290>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d016      	beq.n	8004b06 <HAL_GPIO_Init+0xae>
 8004ad8:	4a84      	ldr	r2, [pc, #528]	; (8004cec <HAL_GPIO_Init+0x294>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d013      	beq.n	8004b06 <HAL_GPIO_Init+0xae>
          break;
 8004ade:	e02c      	b.n	8004b3a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	623b      	str	r3, [r7, #32]
          break;
 8004ae6:	e028      	b.n	8004b3a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	3304      	adds	r3, #4
 8004aee:	623b      	str	r3, [r7, #32]
          break;
 8004af0:	e023      	b.n	8004b3a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	3308      	adds	r3, #8
 8004af8:	623b      	str	r3, [r7, #32]
          break;
 8004afa:	e01e      	b.n	8004b3a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	330c      	adds	r3, #12
 8004b02:	623b      	str	r3, [r7, #32]
          break;
 8004b04:	e019      	b.n	8004b3a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d102      	bne.n	8004b14 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004b0e:	2304      	movs	r3, #4
 8004b10:	623b      	str	r3, [r7, #32]
          break;
 8004b12:	e012      	b.n	8004b3a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d105      	bne.n	8004b28 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b1c:	2308      	movs	r3, #8
 8004b1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	69fa      	ldr	r2, [r7, #28]
 8004b24:	611a      	str	r2, [r3, #16]
          break;
 8004b26:	e008      	b.n	8004b3a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b28:	2308      	movs	r3, #8
 8004b2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	69fa      	ldr	r2, [r7, #28]
 8004b30:	615a      	str	r2, [r3, #20]
          break;
 8004b32:	e002      	b.n	8004b3a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004b34:	2300      	movs	r3, #0
 8004b36:	623b      	str	r3, [r7, #32]
          break;
 8004b38:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	2bff      	cmp	r3, #255	; 0xff
 8004b3e:	d801      	bhi.n	8004b44 <HAL_GPIO_Init+0xec>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	e001      	b.n	8004b48 <HAL_GPIO_Init+0xf0>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	3304      	adds	r3, #4
 8004b48:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	2bff      	cmp	r3, #255	; 0xff
 8004b4e:	d802      	bhi.n	8004b56 <HAL_GPIO_Init+0xfe>
 8004b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	e002      	b.n	8004b5c <HAL_GPIO_Init+0x104>
 8004b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b58:	3b08      	subs	r3, #8
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	210f      	movs	r1, #15
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	fa01 f303 	lsl.w	r3, r1, r3
 8004b6a:	43db      	mvns	r3, r3
 8004b6c:	401a      	ands	r2, r3
 8004b6e:	6a39      	ldr	r1, [r7, #32]
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	fa01 f303 	lsl.w	r3, r1, r3
 8004b76:	431a      	orrs	r2, r3
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f000 8096 	beq.w	8004cb6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004b8a:	4b59      	ldr	r3, [pc, #356]	; (8004cf0 <HAL_GPIO_Init+0x298>)
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	4a58      	ldr	r2, [pc, #352]	; (8004cf0 <HAL_GPIO_Init+0x298>)
 8004b90:	f043 0301 	orr.w	r3, r3, #1
 8004b94:	6193      	str	r3, [r2, #24]
 8004b96:	4b56      	ldr	r3, [pc, #344]	; (8004cf0 <HAL_GPIO_Init+0x298>)
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	60bb      	str	r3, [r7, #8]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004ba2:	4a54      	ldr	r2, [pc, #336]	; (8004cf4 <HAL_GPIO_Init+0x29c>)
 8004ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba6:	089b      	lsrs	r3, r3, #2
 8004ba8:	3302      	adds	r3, #2
 8004baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bae:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb2:	f003 0303 	and.w	r3, r3, #3
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	220f      	movs	r2, #15
 8004bba:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbe:	43db      	mvns	r3, r3
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a4b      	ldr	r2, [pc, #300]	; (8004cf8 <HAL_GPIO_Init+0x2a0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d013      	beq.n	8004bf6 <HAL_GPIO_Init+0x19e>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a4a      	ldr	r2, [pc, #296]	; (8004cfc <HAL_GPIO_Init+0x2a4>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d00d      	beq.n	8004bf2 <HAL_GPIO_Init+0x19a>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a49      	ldr	r2, [pc, #292]	; (8004d00 <HAL_GPIO_Init+0x2a8>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d007      	beq.n	8004bee <HAL_GPIO_Init+0x196>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a48      	ldr	r2, [pc, #288]	; (8004d04 <HAL_GPIO_Init+0x2ac>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d101      	bne.n	8004bea <HAL_GPIO_Init+0x192>
 8004be6:	2303      	movs	r3, #3
 8004be8:	e006      	b.n	8004bf8 <HAL_GPIO_Init+0x1a0>
 8004bea:	2304      	movs	r3, #4
 8004bec:	e004      	b.n	8004bf8 <HAL_GPIO_Init+0x1a0>
 8004bee:	2302      	movs	r3, #2
 8004bf0:	e002      	b.n	8004bf8 <HAL_GPIO_Init+0x1a0>
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e000      	b.n	8004bf8 <HAL_GPIO_Init+0x1a0>
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bfa:	f002 0203 	and.w	r2, r2, #3
 8004bfe:	0092      	lsls	r2, r2, #2
 8004c00:	4093      	lsls	r3, r2
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004c08:	493a      	ldr	r1, [pc, #232]	; (8004cf4 <HAL_GPIO_Init+0x29c>)
 8004c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0c:	089b      	lsrs	r3, r3, #2
 8004c0e:	3302      	adds	r3, #2
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d006      	beq.n	8004c30 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004c22:	4b39      	ldr	r3, [pc, #228]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	4938      	ldr	r1, [pc, #224]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	600b      	str	r3, [r1, #0]
 8004c2e:	e006      	b.n	8004c3e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004c30:	4b35      	ldr	r3, [pc, #212]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	43db      	mvns	r3, r3
 8004c38:	4933      	ldr	r1, [pc, #204]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d006      	beq.n	8004c58 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004c4a:	4b2f      	ldr	r3, [pc, #188]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c4c:	685a      	ldr	r2, [r3, #4]
 8004c4e:	492e      	ldr	r1, [pc, #184]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c50:	69bb      	ldr	r3, [r7, #24]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	604b      	str	r3, [r1, #4]
 8004c56:	e006      	b.n	8004c66 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004c58:	4b2b      	ldr	r3, [pc, #172]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	43db      	mvns	r3, r3
 8004c60:	4929      	ldr	r1, [pc, #164]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c62:	4013      	ands	r3, r2
 8004c64:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d006      	beq.n	8004c80 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004c72:	4b25      	ldr	r3, [pc, #148]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c74:	689a      	ldr	r2, [r3, #8]
 8004c76:	4924      	ldr	r1, [pc, #144]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	608b      	str	r3, [r1, #8]
 8004c7e:	e006      	b.n	8004c8e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004c80:	4b21      	ldr	r3, [pc, #132]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c82:	689a      	ldr	r2, [r3, #8]
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	43db      	mvns	r3, r3
 8004c88:	491f      	ldr	r1, [pc, #124]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d006      	beq.n	8004ca8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004c9a:	4b1b      	ldr	r3, [pc, #108]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004c9c:	68da      	ldr	r2, [r3, #12]
 8004c9e:	491a      	ldr	r1, [pc, #104]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004ca0:	69bb      	ldr	r3, [r7, #24]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	60cb      	str	r3, [r1, #12]
 8004ca6:	e006      	b.n	8004cb6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004ca8:	4b17      	ldr	r3, [pc, #92]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004caa:	68da      	ldr	r2, [r3, #12]
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	43db      	mvns	r3, r3
 8004cb0:	4915      	ldr	r1, [pc, #84]	; (8004d08 <HAL_GPIO_Init+0x2b0>)
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb8:	3301      	adds	r3, #1
 8004cba:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	f47f aed0 	bne.w	8004a6c <HAL_GPIO_Init+0x14>
  }
}
 8004ccc:	bf00      	nop
 8004cce:	372c      	adds	r7, #44	; 0x2c
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bc80      	pop	{r7}
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	10210000 	.word	0x10210000
 8004cdc:	10110000 	.word	0x10110000
 8004ce0:	10120000 	.word	0x10120000
 8004ce4:	10310000 	.word	0x10310000
 8004ce8:	10320000 	.word	0x10320000
 8004cec:	10220000 	.word	0x10220000
 8004cf0:	40021000 	.word	0x40021000
 8004cf4:	40010000 	.word	0x40010000
 8004cf8:	40010800 	.word	0x40010800
 8004cfc:	40010c00 	.word	0x40010c00
 8004d00:	40011000 	.word	0x40011000
 8004d04:	40011400 	.word	0x40011400
 8004d08:	40010400 	.word	0x40010400

08004d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	460b      	mov	r3, r1
 8004d16:	807b      	strh	r3, [r7, #2]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d1c:	787b      	ldrb	r3, [r7, #1]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d003      	beq.n	8004d2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d22:	887a      	ldrh	r2, [r7, #2]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004d28:	e003      	b.n	8004d32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004d2a:	887b      	ldrh	r3, [r7, #2]
 8004d2c:	041a      	lsls	r2, r3, #16
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	611a      	str	r2, [r3, #16]
}
 8004d32:	bf00      	nop
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bc80      	pop	{r7}
 8004d3a:	4770      	bx	lr

08004d3c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	460b      	mov	r3, r1
 8004d46:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	68da      	ldr	r2, [r3, #12]
 8004d4c:	887b      	ldrh	r3, [r7, #2]
 8004d4e:	4013      	ands	r3, r2
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d003      	beq.n	8004d5c <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d54:	887a      	ldrh	r2, [r7, #2]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8004d5a:	e002      	b.n	8004d62 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d5c:	887a      	ldrh	r2, [r7, #2]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	611a      	str	r2, [r3, #16]
}
 8004d62:	bf00      	nop
 8004d64:	370c      	adds	r7, #12
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bc80      	pop	{r7}
 8004d6a:	4770      	bx	lr

08004d6c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d101      	bne.n	8004d7e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e02b      	b.n	8004dd6 <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8004d86:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f245 5255 	movw	r2, #21845	; 0x5555
 8004d90:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	6852      	ldr	r2, [r2, #4]
 8004d9a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	6892      	ldr	r2, [r2, #8]
 8004da4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004da6:	f7fe fe27 	bl	80039f8 <HAL_GetTick>
 8004daa:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != RESET)
 8004dac:	e008      	b.n	8004dc0 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004dae:	f7fe fe23 	bl	80039f8 <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	2b30      	cmp	r3, #48	; 0x30
 8004dba:	d901      	bls.n	8004dc0 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e00a      	b.n	8004dd6 <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != RESET)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1f1      	bne.n	8004dae <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004dd2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3710      	adds	r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004dee:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	370c      	adds	r7, #12
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bc80      	pop	{r7}
 8004dfa:	4770      	bx	lr

08004dfc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dfe:	b08b      	sub	sp, #44	; 0x2c
 8004e00:	af06      	add	r7, sp, #24
 8004e02:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e0d3      	b.n	8004fb6 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d106      	bne.n	8004e28 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f004 fda6 	bl	8009974 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2203      	movs	r2, #3
 8004e2c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4618      	mov	r0, r3
 8004e36:	f001 ff1d 	bl	8006c74 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	603b      	str	r3, [r7, #0]
 8004e40:	687e      	ldr	r6, [r7, #4]
 8004e42:	466d      	mov	r5, sp
 8004e44:	f106 0410 	add.w	r4, r6, #16
 8004e48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004e4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004e4c:	6823      	ldr	r3, [r4, #0]
 8004e4e:	602b      	str	r3, [r5, #0]
 8004e50:	1d33      	adds	r3, r6, #4
 8004e52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e54:	6838      	ldr	r0, [r7, #0]
 8004e56:	f001 fee6 	bl	8006c26 <USB_CoreInit>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d005      	beq.n	8004e6c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e0a4      	b.n	8004fb6 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2100      	movs	r1, #0
 8004e72:	4618      	mov	r0, r3
 8004e74:	f001 ff1a 	bl	8006cac <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e78:	2300      	movs	r3, #0
 8004e7a:	73fb      	strb	r3, [r7, #15]
 8004e7c:	e035      	b.n	8004eea <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004e7e:	7bfb      	ldrb	r3, [r7, #15]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	015b      	lsls	r3, r3, #5
 8004e84:	4413      	add	r3, r2
 8004e86:	3329      	adds	r3, #41	; 0x29
 8004e88:	2201      	movs	r2, #1
 8004e8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004e8c:	7bfb      	ldrb	r3, [r7, #15]
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	015b      	lsls	r3, r3, #5
 8004e92:	4413      	add	r3, r2
 8004e94:	3328      	adds	r3, #40	; 0x28
 8004e96:	7bfa      	ldrb	r2, [r7, #15]
 8004e98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004e9a:	7bfb      	ldrb	r3, [r7, #15]
 8004e9c:	7bfa      	ldrb	r2, [r7, #15]
 8004e9e:	b291      	uxth	r1, r2
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	015b      	lsls	r3, r3, #5
 8004ea4:	4413      	add	r3, r2
 8004ea6:	3336      	adds	r3, #54	; 0x36
 8004ea8:	460a      	mov	r2, r1
 8004eaa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004eac:	7bfb      	ldrb	r3, [r7, #15]
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	015b      	lsls	r3, r3, #5
 8004eb2:	4413      	add	r3, r2
 8004eb4:	332b      	adds	r3, #43	; 0x2b
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004eba:	7bfb      	ldrb	r3, [r7, #15]
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	015b      	lsls	r3, r3, #5
 8004ec0:	4413      	add	r3, r2
 8004ec2:	3338      	adds	r3, #56	; 0x38
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ec8:	7bfb      	ldrb	r3, [r7, #15]
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	015b      	lsls	r3, r3, #5
 8004ece:	4413      	add	r3, r2
 8004ed0:	333c      	adds	r3, #60	; 0x3c
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004ed6:	7bfb      	ldrb	r3, [r7, #15]
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	3302      	adds	r3, #2
 8004edc:	015b      	lsls	r3, r3, #5
 8004ede:	4413      	add	r3, r2
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	73fb      	strb	r3, [r7, #15]
 8004eea:	7bfa      	ldrb	r2, [r7, #15]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d3c4      	bcc.n	8004e7e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	73fb      	strb	r3, [r7, #15]
 8004ef8:	e031      	b.n	8004f5e <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	015b      	lsls	r3, r3, #5
 8004f00:	4413      	add	r3, r2
 8004f02:	f203 1329 	addw	r3, r3, #297	; 0x129
 8004f06:	2200      	movs	r2, #0
 8004f08:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004f0a:	7bfb      	ldrb	r3, [r7, #15]
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	015b      	lsls	r3, r3, #5
 8004f10:	4413      	add	r3, r2
 8004f12:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004f16:	7bfa      	ldrb	r2, [r7, #15]
 8004f18:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004f1a:	7bfb      	ldrb	r3, [r7, #15]
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	015b      	lsls	r3, r3, #5
 8004f20:	4413      	add	r3, r2
 8004f22:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8004f26:	2200      	movs	r2, #0
 8004f28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004f2a:	7bfb      	ldrb	r3, [r7, #15]
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	015b      	lsls	r3, r3, #5
 8004f30:	4413      	add	r3, r2
 8004f32:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8004f36:	2200      	movs	r2, #0
 8004f38:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004f3a:	7bfb      	ldrb	r3, [r7, #15]
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	015b      	lsls	r3, r3, #5
 8004f40:	4413      	add	r3, r2
 8004f42:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8004f46:	2200      	movs	r2, #0
 8004f48:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004f4a:	7bfb      	ldrb	r3, [r7, #15]
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	330a      	adds	r3, #10
 8004f50:	015b      	lsls	r3, r3, #5
 8004f52:	4413      	add	r3, r2
 8004f54:	2200      	movs	r2, #0
 8004f56:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f58:	7bfb      	ldrb	r3, [r7, #15]
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	73fb      	strb	r3, [r7, #15]
 8004f5e:	7bfa      	ldrb	r2, [r7, #15]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d3c8      	bcc.n	8004efa <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	603b      	str	r3, [r7, #0]
 8004f6e:	687e      	ldr	r6, [r7, #4]
 8004f70:	466d      	mov	r5, sp
 8004f72:	f106 0410 	add.w	r4, r6, #16
 8004f76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	602b      	str	r3, [r5, #0]
 8004f7e:	1d33      	adds	r3, r6, #4
 8004f80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f82:	6838      	ldr	r0, [r7, #0]
 8004f84:	f001 fe9e 	bl	8006cc4 <USB_DevInit>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d005      	beq.n	8004f9a <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2202      	movs	r2, #2
 8004f92:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e00d      	b.n	8004fb6 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f002 fedb 	bl	8007d6a <USB_DevDisconnect>

  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3714      	adds	r7, #20
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004fbe <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b082      	sub	sp, #8
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d101      	bne.n	8004fd4 <HAL_PCD_Start+0x16>
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	e016      	b.n	8005002 <HAL_PCD_Start+0x44>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8004fdc:	2101      	movs	r1, #1
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f004 ff37 	bl	8009e52 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f002 feb4 	bl	8007d56 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f001 fe27 	bl	8006c46 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b082      	sub	sp, #8
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4618      	mov	r0, r3
 8005018:	f002 feb1 	bl	8007d7e <USB_ReadInterrupts>
 800501c:	4603      	mov	r3, r0
 800501e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005022:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005026:	d102      	bne.n	800502e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f000 faf3 	bl	8005614 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4618      	mov	r0, r3
 8005034:	f002 fea3 	bl	8007d7e <USB_ReadInterrupts>
 8005038:	4603      	mov	r3, r0
 800503a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800503e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005042:	d112      	bne.n	800506a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800504c:	b29a      	uxth	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005056:	b292      	uxth	r2, r2
 8005058:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f004 fd06 	bl	8009a6e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005062:	2100      	movs	r1, #0
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f8de 	bl	8005226 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4618      	mov	r0, r3
 8005070:	f002 fe85 	bl	8007d7e <USB_ReadInterrupts>
 8005074:	4603      	mov	r3, r0
 8005076:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800507a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800507e:	d10b      	bne.n	8005098 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005088:	b29a      	uxth	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005092:	b292      	uxth	r2, r2
 8005094:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4618      	mov	r0, r3
 800509e:	f002 fe6e 	bl	8007d7e <USB_ReadInterrupts>
 80050a2:	4603      	mov	r3, r0
 80050a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050ac:	d10b      	bne.n	80050c6 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80050b6:	b29a      	uxth	r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050c0:	b292      	uxth	r2, r2
 80050c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4618      	mov	r0, r3
 80050cc:	f002 fe57 	bl	8007d7e <USB_ReadInterrupts>
 80050d0:	4603      	mov	r3, r0
 80050d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050da:	d126      	bne.n	800512a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80050e4:	b29a      	uxth	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f022 0204 	bic.w	r2, r2, #4
 80050ee:	b292      	uxth	r2, r2
 80050f0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f022 0208 	bic.w	r2, r2, #8
 8005106:	b292      	uxth	r2, r2
 8005108:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f004 fce7 	bl	8009ae0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800511a:	b29a      	uxth	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005124:	b292      	uxth	r2, r2
 8005126:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4618      	mov	r0, r3
 8005130:	f002 fe25 	bl	8007d7e <USB_ReadInterrupts>
 8005134:	4603      	mov	r3, r0
 8005136:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800513a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800513e:	d13d      	bne.n	80051bc <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005148:	b29a      	uxth	r2, r3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f042 0208 	orr.w	r2, r2, #8
 8005152:	b292      	uxth	r2, r2
 8005154:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005160:	b29a      	uxth	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800516a:	b292      	uxth	r2, r2
 800516c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005178:	b29a      	uxth	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f042 0204 	orr.w	r2, r2, #4
 8005182:	b292      	uxth	r2, r2
 8005184:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4618      	mov	r0, r3
 800518e:	f002 fdf6 	bl	8007d7e <USB_ReadInterrupts>
 8005192:	4603      	mov	r3, r0
 8005194:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005198:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800519c:	d10b      	bne.n	80051b6 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80051b0:	b292      	uxth	r2, r2
 80051b2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f004 fc78 	bl	8009aac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4618      	mov	r0, r3
 80051c2:	f002 fddc 	bl	8007d7e <USB_ReadInterrupts>
 80051c6:	4603      	mov	r3, r0
 80051c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051d0:	d10e      	bne.n	80051f0 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80051da:	b29a      	uxth	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80051e4:	b292      	uxth	r2, r2
 80051e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f004 fc31 	bl	8009a52 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4618      	mov	r0, r3
 80051f6:	f002 fdc2 	bl	8007d7e <USB_ReadInterrupts>
 80051fa:	4603      	mov	r3, r0
 80051fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005200:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005204:	d10b      	bne.n	800521e <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800520e:	b29a      	uxth	r2, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005218:	b292      	uxth	r2, r2
 800521a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800521e:	bf00      	nop
 8005220:	3708      	adds	r7, #8
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005226:	b580      	push	{r7, lr}
 8005228:	b082      	sub	sp, #8
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
 800522e:	460b      	mov	r3, r1
 8005230:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8005238:	2b01      	cmp	r3, #1
 800523a:	d101      	bne.n	8005240 <HAL_PCD_SetAddress+0x1a>
 800523c:	2302      	movs	r3, #2
 800523e:	e013      	b.n	8005268 <HAL_PCD_SetAddress+0x42>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	78fa      	ldrb	r2, [r7, #3]
 800524c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	78fa      	ldrb	r2, [r7, #3]
 8005256:	4611      	mov	r1, r2
 8005258:	4618      	mov	r0, r3
 800525a:	f002 fd69 	bl	8007d30 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	3708      	adds	r7, #8
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	4608      	mov	r0, r1
 800527a:	4611      	mov	r1, r2
 800527c:	461a      	mov	r2, r3
 800527e:	4603      	mov	r3, r0
 8005280:	70fb      	strb	r3, [r7, #3]
 8005282:	460b      	mov	r3, r1
 8005284:	803b      	strh	r3, [r7, #0]
 8005286:	4613      	mov	r3, r2
 8005288:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800528a:	2300      	movs	r3, #0
 800528c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800528e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005292:	2b00      	cmp	r3, #0
 8005294:	da0b      	bge.n	80052ae <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005296:	78fb      	ldrb	r3, [r7, #3]
 8005298:	f003 0307 	and.w	r3, r3, #7
 800529c:	015b      	lsls	r3, r3, #5
 800529e:	3328      	adds	r3, #40	; 0x28
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	4413      	add	r3, r2
 80052a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2201      	movs	r2, #1
 80052aa:	705a      	strb	r2, [r3, #1]
 80052ac:	e00b      	b.n	80052c6 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80052ae:	78fb      	ldrb	r3, [r7, #3]
 80052b0:	f003 0307 	and.w	r3, r3, #7
 80052b4:	015b      	lsls	r3, r3, #5
 80052b6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	4413      	add	r3, r2
 80052be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2200      	movs	r2, #0
 80052c4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80052c6:	78fb      	ldrb	r3, [r7, #3]
 80052c8:	f003 0307 	and.w	r3, r3, #7
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80052d2:	883a      	ldrh	r2, [r7, #0]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	78ba      	ldrb	r2, [r7, #2]
 80052dc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	785b      	ldrb	r3, [r3, #1]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d004      	beq.n	80052f0 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	b29a      	uxth	r2, r3
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80052f0:	78bb      	ldrb	r3, [r7, #2]
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d102      	bne.n	80052fc <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8005302:	2b01      	cmp	r3, #1
 8005304:	d101      	bne.n	800530a <HAL_PCD_EP_Open+0x9a>
 8005306:	2302      	movs	r3, #2
 8005308:	e00e      	b.n	8005328 <HAL_PCD_EP_Open+0xb8>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68f9      	ldr	r1, [r7, #12]
 8005318:	4618      	mov	r0, r3
 800531a:	f001 fcf7 	bl	8006d0c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8005326:	7afb      	ldrb	r3, [r7, #11]
}
 8005328:	4618      	mov	r0, r3
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	460b      	mov	r3, r1
 800533a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800533c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005340:	2b00      	cmp	r3, #0
 8005342:	da0b      	bge.n	800535c <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005344:	78fb      	ldrb	r3, [r7, #3]
 8005346:	f003 0307 	and.w	r3, r3, #7
 800534a:	015b      	lsls	r3, r3, #5
 800534c:	3328      	adds	r3, #40	; 0x28
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	4413      	add	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2201      	movs	r2, #1
 8005358:	705a      	strb	r2, [r3, #1]
 800535a:	e00b      	b.n	8005374 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800535c:	78fb      	ldrb	r3, [r7, #3]
 800535e:	f003 0307 	and.w	r3, r3, #7
 8005362:	015b      	lsls	r3, r3, #5
 8005364:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	4413      	add	r3, r2
 800536c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2200      	movs	r2, #0
 8005372:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005374:	78fb      	ldrb	r3, [r7, #3]
 8005376:	f003 0307 	and.w	r3, r3, #7
 800537a:	b2da      	uxtb	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8005386:	2b01      	cmp	r3, #1
 8005388:	d101      	bne.n	800538e <HAL_PCD_EP_Close+0x5e>
 800538a:	2302      	movs	r3, #2
 800538c:	e00e      	b.n	80053ac <HAL_PCD_EP_Close+0x7c>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	68f9      	ldr	r1, [r7, #12]
 800539c:	4618      	mov	r0, r3
 800539e:	f001 ffa3 	bl	80072e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80053aa:	2300      	movs	r3, #0
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3710      	adds	r7, #16
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b086      	sub	sp, #24
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	607a      	str	r2, [r7, #4]
 80053be:	603b      	str	r3, [r7, #0]
 80053c0:	460b      	mov	r3, r1
 80053c2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053c4:	7afb      	ldrb	r3, [r7, #11]
 80053c6:	f003 0307 	and.w	r3, r3, #7
 80053ca:	015b      	lsls	r3, r3, #5
 80053cc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	4413      	add	r3, r2
 80053d4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	683a      	ldr	r2, [r7, #0]
 80053e0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	2200      	movs	r2, #0
 80053e6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	2200      	movs	r2, #0
 80053ec:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80053ee:	7afb      	ldrb	r3, [r7, #11]
 80053f0:	f003 0307 	and.w	r3, r3, #7
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80053fa:	7afb      	ldrb	r3, [r7, #11]
 80053fc:	f003 0307 	and.w	r3, r3, #7
 8005400:	2b00      	cmp	r3, #0
 8005402:	d106      	bne.n	8005412 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6979      	ldr	r1, [r7, #20]
 800540a:	4618      	mov	r0, r3
 800540c:	f002 f902 	bl	8007614 <USB_EPStartXfer>
 8005410:	e005      	b.n	800541e <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	6979      	ldr	r1, [r7, #20]
 8005418:	4618      	mov	r0, r3
 800541a:	f002 f8fb 	bl	8007614 <USB_EPStartXfer>
  }

  return HAL_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3718      	adds	r7, #24
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	460b      	mov	r3, r1
 8005432:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005434:	78fb      	ldrb	r3, [r7, #3]
 8005436:	f003 0307 	and.w	r3, r3, #7
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	330a      	adds	r3, #10
 800543e:	015b      	lsls	r3, r3, #5
 8005440:	4413      	add	r3, r2
 8005442:	3304      	adds	r3, #4
 8005444:	681b      	ldr	r3, [r3, #0]
}
 8005446:	4618      	mov	r0, r3
 8005448:	370c      	adds	r7, #12
 800544a:	46bd      	mov	sp, r7
 800544c:	bc80      	pop	{r7}
 800544e:	4770      	bx	lr

08005450 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b086      	sub	sp, #24
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	607a      	str	r2, [r7, #4]
 800545a:	603b      	str	r3, [r7, #0]
 800545c:	460b      	mov	r3, r1
 800545e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005460:	7afb      	ldrb	r3, [r7, #11]
 8005462:	f003 0307 	and.w	r3, r3, #7
 8005466:	015b      	lsls	r3, r3, #5
 8005468:	3328      	adds	r3, #40	; 0x28
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	4413      	add	r3, r2
 800546e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	683a      	ldr	r2, [r7, #0]
 800547a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	2200      	movs	r2, #0
 8005480:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	2201      	movs	r2, #1
 8005486:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005488:	7afb      	ldrb	r3, [r7, #11]
 800548a:	f003 0307 	and.w	r3, r3, #7
 800548e:	b2da      	uxtb	r2, r3
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005494:	7afb      	ldrb	r3, [r7, #11]
 8005496:	f003 0307 	and.w	r3, r3, #7
 800549a:	2b00      	cmp	r3, #0
 800549c:	d106      	bne.n	80054ac <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	6979      	ldr	r1, [r7, #20]
 80054a4:	4618      	mov	r0, r3
 80054a6:	f002 f8b5 	bl	8007614 <USB_EPStartXfer>
 80054aa:	e005      	b.n	80054b8 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6979      	ldr	r1, [r7, #20]
 80054b2:	4618      	mov	r0, r3
 80054b4:	f002 f8ae 	bl	8007614 <USB_EPStartXfer>
  }

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3718      	adds	r7, #24
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}

080054c2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b084      	sub	sp, #16
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
 80054ca:	460b      	mov	r3, r1
 80054cc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80054ce:	78fb      	ldrb	r3, [r7, #3]
 80054d0:	f003 0207 	and.w	r2, r3, #7
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	429a      	cmp	r2, r3
 80054da:	d901      	bls.n	80054e0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e046      	b.n	800556e <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80054e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	da0b      	bge.n	8005500 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054e8:	78fb      	ldrb	r3, [r7, #3]
 80054ea:	f003 0307 	and.w	r3, r3, #7
 80054ee:	015b      	lsls	r3, r3, #5
 80054f0:	3328      	adds	r3, #40	; 0x28
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	4413      	add	r3, r2
 80054f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2201      	movs	r2, #1
 80054fc:	705a      	strb	r2, [r3, #1]
 80054fe:	e009      	b.n	8005514 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005500:	78fb      	ldrb	r3, [r7, #3]
 8005502:	015b      	lsls	r3, r3, #5
 8005504:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	4413      	add	r3, r2
 800550c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2201      	movs	r2, #1
 8005518:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800551a:	78fb      	ldrb	r3, [r7, #3]
 800551c:	f003 0307 	and.w	r3, r3, #7
 8005520:	b2da      	uxtb	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800552c:	2b01      	cmp	r3, #1
 800552e:	d101      	bne.n	8005534 <HAL_PCD_EP_SetStall+0x72>
 8005530:	2302      	movs	r3, #2
 8005532:	e01c      	b.n	800556e <HAL_PCD_EP_SetStall+0xac>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68f9      	ldr	r1, [r7, #12]
 8005542:	4618      	mov	r0, r3
 8005544:	f002 fb1e 	bl	8007b84 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005548:	78fb      	ldrb	r3, [r7, #3]
 800554a:	f003 0307 	and.w	r3, r3, #7
 800554e:	2b00      	cmp	r3, #0
 8005550:	d108      	bne.n	8005564 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800555c:	4619      	mov	r1, r3
 800555e:	4610      	mov	r0, r2
 8005560:	f002 fc1c 	bl	8007d9c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3710      	adds	r7, #16
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}

08005576 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005576:	b580      	push	{r7, lr}
 8005578:	b084      	sub	sp, #16
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
 800557e:	460b      	mov	r3, r1
 8005580:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005582:	78fb      	ldrb	r3, [r7, #3]
 8005584:	f003 020f 	and.w	r2, r3, #15
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	429a      	cmp	r2, r3
 800558e:	d901      	bls.n	8005594 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	e03a      	b.n	800560a <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005594:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005598:	2b00      	cmp	r3, #0
 800559a:	da0b      	bge.n	80055b4 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800559c:	78fb      	ldrb	r3, [r7, #3]
 800559e:	f003 0307 	and.w	r3, r3, #7
 80055a2:	015b      	lsls	r3, r3, #5
 80055a4:	3328      	adds	r3, #40	; 0x28
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	4413      	add	r3, r2
 80055aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2201      	movs	r2, #1
 80055b0:	705a      	strb	r2, [r3, #1]
 80055b2:	e00b      	b.n	80055cc <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80055b4:	78fb      	ldrb	r3, [r7, #3]
 80055b6:	f003 0307 	and.w	r3, r3, #7
 80055ba:	015b      	lsls	r3, r3, #5
 80055bc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	4413      	add	r3, r2
 80055c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80055d2:	78fb      	ldrb	r3, [r7, #3]
 80055d4:	f003 0307 	and.w	r3, r3, #7
 80055d8:	b2da      	uxtb	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d101      	bne.n	80055ec <HAL_PCD_EP_ClrStall+0x76>
 80055e8:	2302      	movs	r3, #2
 80055ea:	e00e      	b.n	800560a <HAL_PCD_EP_ClrStall+0x94>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	68f9      	ldr	r1, [r7, #12]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f002 fb04 	bl	8007c08 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	3710      	adds	r7, #16
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
	...

08005614 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005614:	b590      	push	{r4, r7, lr}
 8005616:	b089      	sub	sp, #36	; 0x24
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800561c:	e282      	b.n	8005b24 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005626:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005628:	8afb      	ldrh	r3, [r7, #22]
 800562a:	b2db      	uxtb	r3, r3
 800562c:	f003 030f 	and.w	r3, r3, #15
 8005630:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8005632:	7d7b      	ldrb	r3, [r7, #21]
 8005634:	2b00      	cmp	r3, #0
 8005636:	f040 8142 	bne.w	80058be <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800563a:	8afb      	ldrh	r3, [r7, #22]
 800563c:	f003 0310 	and.w	r3, r3, #16
 8005640:	2b00      	cmp	r3, #0
 8005642:	d151      	bne.n	80056e8 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	881b      	ldrh	r3, [r3, #0]
 800564a:	b29b      	uxth	r3, r3
 800564c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005650:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005654:	b29c      	uxth	r4, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800565e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005662:	b29b      	uxth	r3, r3
 8005664:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	3328      	adds	r3, #40	; 0x28
 800566a:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005674:	b29b      	uxth	r3, r3
 8005676:	461a      	mov	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	00db      	lsls	r3, r3, #3
 800567e:	4413      	add	r3, r2
 8005680:	3302      	adds	r3, #2
 8005682:	005b      	lsls	r3, r3, #1
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	6812      	ldr	r2, [r2, #0]
 8005688:	4413      	add	r3, r2
 800568a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800568e:	881b      	ldrh	r3, [r3, #0]
 8005690:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	695a      	ldr	r2, [r3, #20]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	69db      	ldr	r3, [r3, #28]
 80056a0:	441a      	add	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80056a6:	2100      	movs	r1, #0
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f004 f9bb 	bl	8009a24 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	f000 8234 	beq.w	8005b24 <PCD_EP_ISR_Handler+0x510>
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	699b      	ldr	r3, [r3, #24]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f040 822f 	bne.w	8005b24 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80056d2:	b2da      	uxtb	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	b292      	uxth	r2, r2
 80056da:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80056e6:	e21d      	b.n	8005b24 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80056ee:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	881b      	ldrh	r3, [r3, #0]
 80056f6:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80056f8:	8a7b      	ldrh	r3, [r7, #18]
 80056fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d033      	beq.n	800576a <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800570a:	b29b      	uxth	r3, r3
 800570c:	461a      	mov	r2, r3
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	781b      	ldrb	r3, [r3, #0]
 8005712:	00db      	lsls	r3, r3, #3
 8005714:	4413      	add	r3, r2
 8005716:	3306      	adds	r3, #6
 8005718:	005b      	lsls	r3, r3, #1
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	6812      	ldr	r2, [r2, #0]
 800571e:	4413      	add	r3, r2
 8005720:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005724:	881b      	ldrh	r3, [r3, #0]
 8005726:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6818      	ldr	r0, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005740:	b29b      	uxth	r3, r3
 8005742:	f002 fb7a 	bl	8007e3a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	881b      	ldrh	r3, [r3, #0]
 800574c:	b29a      	uxth	r2, r3
 800574e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005752:	4013      	ands	r3, r2
 8005754:	b29c      	uxth	r4, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800575e:	b292      	uxth	r2, r2
 8005760:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f004 f934 	bl	80099d0 <HAL_PCD_SetupStageCallback>
 8005768:	e1dc      	b.n	8005b24 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800576a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800576e:	2b00      	cmp	r3, #0
 8005770:	f280 81d8 	bge.w	8005b24 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	881b      	ldrh	r3, [r3, #0]
 800577a:	b29a      	uxth	r2, r3
 800577c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005780:	4013      	ands	r3, r2
 8005782:	b29c      	uxth	r4, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800578c:	b292      	uxth	r2, r2
 800578e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005798:	b29b      	uxth	r3, r3
 800579a:	461a      	mov	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	00db      	lsls	r3, r3, #3
 80057a2:	4413      	add	r3, r2
 80057a4:	3306      	adds	r3, #6
 80057a6:	005b      	lsls	r3, r3, #1
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	6812      	ldr	r2, [r2, #0]
 80057ac:	4413      	add	r3, r2
 80057ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80057b2:	881b      	ldrh	r3, [r3, #0]
 80057b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	69db      	ldr	r3, [r3, #28]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d019      	beq.n	80057f8 <PCD_EP_ISR_Handler+0x1e4>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	695b      	ldr	r3, [r3, #20]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d015      	beq.n	80057f8 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6818      	ldr	r0, [r3, #0]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6959      	ldr	r1, [r3, #20]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80057dc:	b29b      	uxth	r3, r3
 80057de:	f002 fb2c 	bl	8007e3a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	695a      	ldr	r2, [r3, #20]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	69db      	ldr	r3, [r3, #28]
 80057ea:	441a      	add	r2, r3
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80057f0:	2100      	movs	r1, #0
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f004 f8fe 	bl	80099f4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	461c      	mov	r4, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005806:	b29b      	uxth	r3, r3
 8005808:	441c      	add	r4, r3
 800580a:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 800580e:	461c      	mov	r4, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	691b      	ldr	r3, [r3, #16]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10e      	bne.n	8005836 <PCD_EP_ISR_Handler+0x222>
 8005818:	8823      	ldrh	r3, [r4, #0]
 800581a:	b29b      	uxth	r3, r3
 800581c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005820:	b29b      	uxth	r3, r3
 8005822:	8023      	strh	r3, [r4, #0]
 8005824:	8823      	ldrh	r3, [r4, #0]
 8005826:	b29b      	uxth	r3, r3
 8005828:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800582c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005830:	b29b      	uxth	r3, r3
 8005832:	8023      	strh	r3, [r4, #0]
 8005834:	e02d      	b.n	8005892 <PCD_EP_ISR_Handler+0x27e>
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	2b3e      	cmp	r3, #62	; 0x3e
 800583c:	d812      	bhi.n	8005864 <PCD_EP_ISR_Handler+0x250>
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	085b      	lsrs	r3, r3, #1
 8005844:	61bb      	str	r3, [r7, #24]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d002      	beq.n	8005858 <PCD_EP_ISR_Handler+0x244>
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	3301      	adds	r3, #1
 8005856:	61bb      	str	r3, [r7, #24]
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	b29b      	uxth	r3, r3
 800585c:	029b      	lsls	r3, r3, #10
 800585e:	b29b      	uxth	r3, r3
 8005860:	8023      	strh	r3, [r4, #0]
 8005862:	e016      	b.n	8005892 <PCD_EP_ISR_Handler+0x27e>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	095b      	lsrs	r3, r3, #5
 800586a:	61bb      	str	r3, [r7, #24]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	f003 031f 	and.w	r3, r3, #31
 8005874:	2b00      	cmp	r3, #0
 8005876:	d102      	bne.n	800587e <PCD_EP_ISR_Handler+0x26a>
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	3b01      	subs	r3, #1
 800587c:	61bb      	str	r3, [r7, #24]
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	b29b      	uxth	r3, r3
 8005882:	029b      	lsls	r3, r3, #10
 8005884:	b29b      	uxth	r3, r3
 8005886:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800588a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800588e:	b29b      	uxth	r3, r3
 8005890:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	881b      	ldrh	r3, [r3, #0]
 8005898:	b29b      	uxth	r3, r3
 800589a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800589e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058a2:	b29c      	uxth	r4, r3
 80058a4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80058a8:	b29c      	uxth	r4, r3
 80058aa:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80058ae:	b29c      	uxth	r4, r3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	4ba2      	ldr	r3, [pc, #648]	; (8005b40 <PCD_EP_ISR_Handler+0x52c>)
 80058b6:	4323      	orrs	r3, r4
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	8013      	strh	r3, [r2, #0]
 80058bc:	e132      	b.n	8005b24 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	461a      	mov	r2, r3
 80058c4:	7d7b      	ldrb	r3, [r7, #21]
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	4413      	add	r3, r2
 80058ca:	881b      	ldrh	r3, [r3, #0]
 80058cc:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80058ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	f280 80d1 	bge.w	8005a7a <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	461a      	mov	r2, r3
 80058de:	7d7b      	ldrb	r3, [r7, #21]
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	4413      	add	r3, r2
 80058e4:	881b      	ldrh	r3, [r3, #0]
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80058ec:	4013      	ands	r3, r2
 80058ee:	b29c      	uxth	r4, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	461a      	mov	r2, r3
 80058f6:	7d7b      	ldrb	r3, [r7, #21]
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	4413      	add	r3, r2
 80058fc:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8005900:	b292      	uxth	r2, r2
 8005902:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005904:	7d7b      	ldrb	r3, [r7, #21]
 8005906:	015b      	lsls	r3, r3, #5
 8005908:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800590c:	687a      	ldr	r2, [r7, #4]
 800590e:	4413      	add	r3, r2
 8005910:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	7b1b      	ldrb	r3, [r3, #12]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d121      	bne.n	800595e <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005922:	b29b      	uxth	r3, r3
 8005924:	461a      	mov	r2, r3
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	00db      	lsls	r3, r3, #3
 800592c:	4413      	add	r3, r2
 800592e:	3306      	adds	r3, #6
 8005930:	005b      	lsls	r3, r3, #1
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	6812      	ldr	r2, [r2, #0]
 8005936:	4413      	add	r3, r2
 8005938:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800593c:	881b      	ldrh	r3, [r3, #0]
 800593e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005942:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8005944:	8bfb      	ldrh	r3, [r7, #30]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d072      	beq.n	8005a30 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6818      	ldr	r0, [r3, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6959      	ldr	r1, [r3, #20]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	88da      	ldrh	r2, [r3, #6]
 8005956:	8bfb      	ldrh	r3, [r7, #30]
 8005958:	f002 fa6f 	bl	8007e3a <USB_ReadPMA>
 800595c:	e068      	b.n	8005a30 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	461a      	mov	r2, r3
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	4413      	add	r3, r2
 800596c:	881b      	ldrh	r3, [r3, #0]
 800596e:	b29b      	uxth	r3, r3
 8005970:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d021      	beq.n	80059bc <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005980:	b29b      	uxth	r3, r3
 8005982:	461a      	mov	r2, r3
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	781b      	ldrb	r3, [r3, #0]
 8005988:	00db      	lsls	r3, r3, #3
 800598a:	4413      	add	r3, r2
 800598c:	3302      	adds	r3, #2
 800598e:	005b      	lsls	r3, r3, #1
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	6812      	ldr	r2, [r2, #0]
 8005994:	4413      	add	r3, r2
 8005996:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800599a:	881b      	ldrh	r3, [r3, #0]
 800599c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059a0:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80059a2:	8bfb      	ldrh	r3, [r7, #30]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d02a      	beq.n	80059fe <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6818      	ldr	r0, [r3, #0]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6959      	ldr	r1, [r3, #20]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	891a      	ldrh	r2, [r3, #8]
 80059b4:	8bfb      	ldrh	r3, [r7, #30]
 80059b6:	f002 fa40 	bl	8007e3a <USB_ReadPMA>
 80059ba:	e020      	b.n	80059fe <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	461a      	mov	r2, r3
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	00db      	lsls	r3, r3, #3
 80059ce:	4413      	add	r3, r2
 80059d0:	3306      	adds	r3, #6
 80059d2:	005b      	lsls	r3, r3, #1
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	6812      	ldr	r2, [r2, #0]
 80059d8:	4413      	add	r3, r2
 80059da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059de:	881b      	ldrh	r3, [r3, #0]
 80059e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059e4:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80059e6:	8bfb      	ldrh	r3, [r7, #30]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d008      	beq.n	80059fe <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6818      	ldr	r0, [r3, #0]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6959      	ldr	r1, [r3, #20]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	895a      	ldrh	r2, [r3, #10]
 80059f8:	8bfb      	ldrh	r3, [r7, #30]
 80059fa:	f002 fa1e 	bl	8007e3a <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	461a      	mov	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	4413      	add	r3, r2
 8005a0c:	881b      	ldrh	r3, [r3, #0]
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a18:	b29c      	uxth	r4, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	461a      	mov	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	781b      	ldrb	r3, [r3, #0]
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	441a      	add	r2, r3
 8005a28:	4b46      	ldr	r3, [pc, #280]	; (8005b44 <PCD_EP_ISR_Handler+0x530>)
 8005a2a:	4323      	orrs	r3, r4
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	69da      	ldr	r2, [r3, #28]
 8005a34:	8bfb      	ldrh	r3, [r7, #30]
 8005a36:	441a      	add	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	695a      	ldr	r2, [r3, #20]
 8005a40:	8bfb      	ldrh	r3, [r7, #30]
 8005a42:	441a      	add	r2, r3
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	699b      	ldr	r3, [r3, #24]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d004      	beq.n	8005a5a <PCD_EP_ISR_Handler+0x446>
 8005a50:	8bfa      	ldrh	r2, [r7, #30]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d206      	bcs.n	8005a68 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	4619      	mov	r1, r3
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f003 ffc7 	bl	80099f4 <HAL_PCD_DataOutStageCallback>
 8005a66:	e008      	b.n	8005a7a <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	7819      	ldrb	r1, [r3, #0]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	695a      	ldr	r2, [r3, #20]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f7ff fc9d 	bl	80053b4 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005a7a:	8a7b      	ldrh	r3, [r7, #18]
 8005a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d04f      	beq.n	8005b24 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8005a84:	7d7b      	ldrb	r3, [r7, #21]
 8005a86:	015b      	lsls	r3, r3, #5
 8005a88:	3328      	adds	r3, #40	; 0x28
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	461a      	mov	r2, r3
 8005a96:	7d7b      	ldrb	r3, [r7, #21]
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	4413      	add	r3, r2
 8005a9c:	881b      	ldrh	r3, [r3, #0]
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005aa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aa8:	b29c      	uxth	r4, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	461a      	mov	r2, r3
 8005ab0:	7d7b      	ldrb	r3, [r7, #21]
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	441a      	add	r2, r3
 8005ab6:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8005aba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	461a      	mov	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	00db      	lsls	r3, r3, #3
 8005ad4:	4413      	add	r3, r2
 8005ad6:	3302      	adds	r3, #2
 8005ad8:	005b      	lsls	r3, r3, #1
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	6812      	ldr	r2, [r2, #0]
 8005ade:	4413      	add	r3, r2
 8005ae0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	695a      	ldr	r2, [r3, #20]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	69db      	ldr	r3, [r3, #28]
 8005af6:	441a      	add	r2, r3
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	699b      	ldr	r3, [r3, #24]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d106      	bne.n	8005b12 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	781b      	ldrb	r3, [r3, #0]
 8005b08:	4619      	mov	r1, r3
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f003 ff8a 	bl	8009a24 <HAL_PCD_DataInStageCallback>
 8005b10:	e008      	b.n	8005b24 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	7819      	ldrb	r1, [r3, #0]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	695a      	ldr	r2, [r3, #20]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f7ff fc96 	bl	8005450 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	b21b      	sxth	r3, r3
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	f6ff ad74 	blt.w	800561e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3724      	adds	r7, #36	; 0x24
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd90      	pop	{r4, r7, pc}
 8005b40:	ffff8080 	.word	0xffff8080
 8005b44:	ffff80c0 	.word	0xffff80c0

08005b48 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b087      	sub	sp, #28
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	607b      	str	r3, [r7, #4]
 8005b52:	460b      	mov	r3, r1
 8005b54:	817b      	strh	r3, [r7, #10]
 8005b56:	4613      	mov	r3, r2
 8005b58:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005b5a:	897b      	ldrh	r3, [r7, #10]
 8005b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d008      	beq.n	8005b78 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b66:	897b      	ldrh	r3, [r7, #10]
 8005b68:	f003 0307 	and.w	r3, r3, #7
 8005b6c:	015b      	lsls	r3, r3, #5
 8005b6e:	3328      	adds	r3, #40	; 0x28
 8005b70:	68fa      	ldr	r2, [r7, #12]
 8005b72:	4413      	add	r3, r2
 8005b74:	617b      	str	r3, [r7, #20]
 8005b76:	e006      	b.n	8005b86 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005b78:	897b      	ldrh	r3, [r7, #10]
 8005b7a:	015b      	lsls	r3, r3, #5
 8005b7c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	4413      	add	r3, r2
 8005b84:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005b86:	893b      	ldrh	r3, [r7, #8]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d107      	bne.n	8005b9c <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	80da      	strh	r2, [r3, #6]
 8005b9a:	e00b      	b.n	8005bb4 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	b29a      	uxth	r2, r3
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	0c1b      	lsrs	r3, r3, #16
 8005bae:	b29a      	uxth	r2, r3
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	371c      	adds	r7, #28
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bc80      	pop	{r7}
 8005bbe:	4770      	bx	lr

08005bc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b086      	sub	sp, #24
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d101      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e26c      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	f000 8087 	beq.w	8005cee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005be0:	4b92      	ldr	r3, [pc, #584]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f003 030c 	and.w	r3, r3, #12
 8005be8:	2b04      	cmp	r3, #4
 8005bea:	d00c      	beq.n	8005c06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005bec:	4b8f      	ldr	r3, [pc, #572]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	f003 030c 	and.w	r3, r3, #12
 8005bf4:	2b08      	cmp	r3, #8
 8005bf6:	d112      	bne.n	8005c1e <HAL_RCC_OscConfig+0x5e>
 8005bf8:	4b8c      	ldr	r3, [pc, #560]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c04:	d10b      	bne.n	8005c1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c06:	4b89      	ldr	r3, [pc, #548]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d06c      	beq.n	8005cec <HAL_RCC_OscConfig+0x12c>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d168      	bne.n	8005cec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e246      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c26:	d106      	bne.n	8005c36 <HAL_RCC_OscConfig+0x76>
 8005c28:	4b80      	ldr	r3, [pc, #512]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a7f      	ldr	r2, [pc, #508]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c32:	6013      	str	r3, [r2, #0]
 8005c34:	e02e      	b.n	8005c94 <HAL_RCC_OscConfig+0xd4>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10c      	bne.n	8005c58 <HAL_RCC_OscConfig+0x98>
 8005c3e:	4b7b      	ldr	r3, [pc, #492]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a7a      	ldr	r2, [pc, #488]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c48:	6013      	str	r3, [r2, #0]
 8005c4a:	4b78      	ldr	r3, [pc, #480]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a77      	ldr	r2, [pc, #476]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c54:	6013      	str	r3, [r2, #0]
 8005c56:	e01d      	b.n	8005c94 <HAL_RCC_OscConfig+0xd4>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c60:	d10c      	bne.n	8005c7c <HAL_RCC_OscConfig+0xbc>
 8005c62:	4b72      	ldr	r3, [pc, #456]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a71      	ldr	r2, [pc, #452]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c6c:	6013      	str	r3, [r2, #0]
 8005c6e:	4b6f      	ldr	r3, [pc, #444]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a6e      	ldr	r2, [pc, #440]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c78:	6013      	str	r3, [r2, #0]
 8005c7a:	e00b      	b.n	8005c94 <HAL_RCC_OscConfig+0xd4>
 8005c7c:	4b6b      	ldr	r3, [pc, #428]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a6a      	ldr	r2, [pc, #424]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c86:	6013      	str	r3, [r2, #0]
 8005c88:	4b68      	ldr	r3, [pc, #416]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a67      	ldr	r2, [pc, #412]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005c8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d013      	beq.n	8005cc4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c9c:	f7fd feac 	bl	80039f8 <HAL_GetTick>
 8005ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ca4:	f7fd fea8 	bl	80039f8 <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b64      	cmp	r3, #100	; 0x64
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e1fa      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cb6:	4b5d      	ldr	r3, [pc, #372]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d0f0      	beq.n	8005ca4 <HAL_RCC_OscConfig+0xe4>
 8005cc2:	e014      	b.n	8005cee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc4:	f7fd fe98 	bl	80039f8 <HAL_GetTick>
 8005cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cca:	e008      	b.n	8005cde <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ccc:	f7fd fe94 	bl	80039f8 <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	2b64      	cmp	r3, #100	; 0x64
 8005cd8:	d901      	bls.n	8005cde <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e1e6      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cde:	4b53      	ldr	r3, [pc, #332]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d1f0      	bne.n	8005ccc <HAL_RCC_OscConfig+0x10c>
 8005cea:	e000      	b.n	8005cee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0302 	and.w	r3, r3, #2
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d063      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005cfa:	4b4c      	ldr	r3, [pc, #304]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	f003 030c 	and.w	r3, r3, #12
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00b      	beq.n	8005d1e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005d06:	4b49      	ldr	r3, [pc, #292]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	f003 030c 	and.w	r3, r3, #12
 8005d0e:	2b08      	cmp	r3, #8
 8005d10:	d11c      	bne.n	8005d4c <HAL_RCC_OscConfig+0x18c>
 8005d12:	4b46      	ldr	r3, [pc, #280]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d116      	bne.n	8005d4c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d1e:	4b43      	ldr	r3, [pc, #268]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d005      	beq.n	8005d36 <HAL_RCC_OscConfig+0x176>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d001      	beq.n	8005d36 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e1ba      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d36:	4b3d      	ldr	r3, [pc, #244]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	695b      	ldr	r3, [r3, #20]
 8005d42:	00db      	lsls	r3, r3, #3
 8005d44:	4939      	ldr	r1, [pc, #228]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005d46:	4313      	orrs	r3, r2
 8005d48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d4a:	e03a      	b.n	8005dc2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d020      	beq.n	8005d96 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d54:	4b36      	ldr	r3, [pc, #216]	; (8005e30 <HAL_RCC_OscConfig+0x270>)
 8005d56:	2201      	movs	r2, #1
 8005d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d5a:	f7fd fe4d 	bl	80039f8 <HAL_GetTick>
 8005d5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d60:	e008      	b.n	8005d74 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d62:	f7fd fe49 	bl	80039f8 <HAL_GetTick>
 8005d66:	4602      	mov	r2, r0
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	1ad3      	subs	r3, r2, r3
 8005d6c:	2b02      	cmp	r3, #2
 8005d6e:	d901      	bls.n	8005d74 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005d70:	2303      	movs	r3, #3
 8005d72:	e19b      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d74:	4b2d      	ldr	r3, [pc, #180]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f003 0302 	and.w	r3, r3, #2
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d0f0      	beq.n	8005d62 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d80:	4b2a      	ldr	r3, [pc, #168]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	695b      	ldr	r3, [r3, #20]
 8005d8c:	00db      	lsls	r3, r3, #3
 8005d8e:	4927      	ldr	r1, [pc, #156]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005d90:	4313      	orrs	r3, r2
 8005d92:	600b      	str	r3, [r1, #0]
 8005d94:	e015      	b.n	8005dc2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d96:	4b26      	ldr	r3, [pc, #152]	; (8005e30 <HAL_RCC_OscConfig+0x270>)
 8005d98:	2200      	movs	r2, #0
 8005d9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d9c:	f7fd fe2c 	bl	80039f8 <HAL_GetTick>
 8005da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005da2:	e008      	b.n	8005db6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005da4:	f7fd fe28 	bl	80039f8 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d901      	bls.n	8005db6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e17a      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005db6:	4b1d      	ldr	r3, [pc, #116]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 0302 	and.w	r3, r3, #2
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1f0      	bne.n	8005da4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0308 	and.w	r3, r3, #8
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d03a      	beq.n	8005e44 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d019      	beq.n	8005e0a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005dd6:	4b17      	ldr	r3, [pc, #92]	; (8005e34 <HAL_RCC_OscConfig+0x274>)
 8005dd8:	2201      	movs	r2, #1
 8005dda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ddc:	f7fd fe0c 	bl	80039f8 <HAL_GetTick>
 8005de0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005de2:	e008      	b.n	8005df6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005de4:	f7fd fe08 	bl	80039f8 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d901      	bls.n	8005df6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e15a      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005df6:	4b0d      	ldr	r3, [pc, #52]	; (8005e2c <HAL_RCC_OscConfig+0x26c>)
 8005df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfa:	f003 0302 	and.w	r3, r3, #2
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d0f0      	beq.n	8005de4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005e02:	2001      	movs	r0, #1
 8005e04:	f000 faaa 	bl	800635c <RCC_Delay>
 8005e08:	e01c      	b.n	8005e44 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e0a:	4b0a      	ldr	r3, [pc, #40]	; (8005e34 <HAL_RCC_OscConfig+0x274>)
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e10:	f7fd fdf2 	bl	80039f8 <HAL_GetTick>
 8005e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e16:	e00f      	b.n	8005e38 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e18:	f7fd fdee 	bl	80039f8 <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d908      	bls.n	8005e38 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e140      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
 8005e2a:	bf00      	nop
 8005e2c:	40021000 	.word	0x40021000
 8005e30:	42420000 	.word	0x42420000
 8005e34:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e38:	4b9e      	ldr	r3, [pc, #632]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3c:	f003 0302 	and.w	r3, r3, #2
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1e9      	bne.n	8005e18 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0304 	and.w	r3, r3, #4
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	f000 80a6 	beq.w	8005f9e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e52:	2300      	movs	r3, #0
 8005e54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e56:	4b97      	ldr	r3, [pc, #604]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005e58:	69db      	ldr	r3, [r3, #28]
 8005e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10d      	bne.n	8005e7e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e62:	4b94      	ldr	r3, [pc, #592]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005e64:	69db      	ldr	r3, [r3, #28]
 8005e66:	4a93      	ldr	r2, [pc, #588]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005e68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e6c:	61d3      	str	r3, [r2, #28]
 8005e6e:	4b91      	ldr	r3, [pc, #580]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005e70:	69db      	ldr	r3, [r3, #28]
 8005e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e76:	60bb      	str	r3, [r7, #8]
 8005e78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e7e:	4b8e      	ldr	r3, [pc, #568]	; (80060b8 <HAL_RCC_OscConfig+0x4f8>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d118      	bne.n	8005ebc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e8a:	4b8b      	ldr	r3, [pc, #556]	; (80060b8 <HAL_RCC_OscConfig+0x4f8>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a8a      	ldr	r2, [pc, #552]	; (80060b8 <HAL_RCC_OscConfig+0x4f8>)
 8005e90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e96:	f7fd fdaf 	bl	80039f8 <HAL_GetTick>
 8005e9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e9c:	e008      	b.n	8005eb0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e9e:	f7fd fdab 	bl	80039f8 <HAL_GetTick>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	2b64      	cmp	r3, #100	; 0x64
 8005eaa:	d901      	bls.n	8005eb0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005eac:	2303      	movs	r3, #3
 8005eae:	e0fd      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eb0:	4b81      	ldr	r3, [pc, #516]	; (80060b8 <HAL_RCC_OscConfig+0x4f8>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d0f0      	beq.n	8005e9e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d106      	bne.n	8005ed2 <HAL_RCC_OscConfig+0x312>
 8005ec4:	4b7b      	ldr	r3, [pc, #492]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005ec6:	6a1b      	ldr	r3, [r3, #32]
 8005ec8:	4a7a      	ldr	r2, [pc, #488]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005eca:	f043 0301 	orr.w	r3, r3, #1
 8005ece:	6213      	str	r3, [r2, #32]
 8005ed0:	e02d      	b.n	8005f2e <HAL_RCC_OscConfig+0x36e>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10c      	bne.n	8005ef4 <HAL_RCC_OscConfig+0x334>
 8005eda:	4b76      	ldr	r3, [pc, #472]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005edc:	6a1b      	ldr	r3, [r3, #32]
 8005ede:	4a75      	ldr	r2, [pc, #468]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005ee0:	f023 0301 	bic.w	r3, r3, #1
 8005ee4:	6213      	str	r3, [r2, #32]
 8005ee6:	4b73      	ldr	r3, [pc, #460]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	4a72      	ldr	r2, [pc, #456]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005eec:	f023 0304 	bic.w	r3, r3, #4
 8005ef0:	6213      	str	r3, [r2, #32]
 8005ef2:	e01c      	b.n	8005f2e <HAL_RCC_OscConfig+0x36e>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	2b05      	cmp	r3, #5
 8005efa:	d10c      	bne.n	8005f16 <HAL_RCC_OscConfig+0x356>
 8005efc:	4b6d      	ldr	r3, [pc, #436]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005efe:	6a1b      	ldr	r3, [r3, #32]
 8005f00:	4a6c      	ldr	r2, [pc, #432]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005f02:	f043 0304 	orr.w	r3, r3, #4
 8005f06:	6213      	str	r3, [r2, #32]
 8005f08:	4b6a      	ldr	r3, [pc, #424]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005f0a:	6a1b      	ldr	r3, [r3, #32]
 8005f0c:	4a69      	ldr	r2, [pc, #420]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005f0e:	f043 0301 	orr.w	r3, r3, #1
 8005f12:	6213      	str	r3, [r2, #32]
 8005f14:	e00b      	b.n	8005f2e <HAL_RCC_OscConfig+0x36e>
 8005f16:	4b67      	ldr	r3, [pc, #412]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	4a66      	ldr	r2, [pc, #408]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005f1c:	f023 0301 	bic.w	r3, r3, #1
 8005f20:	6213      	str	r3, [r2, #32]
 8005f22:	4b64      	ldr	r3, [pc, #400]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	4a63      	ldr	r2, [pc, #396]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005f28:	f023 0304 	bic.w	r3, r3, #4
 8005f2c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d015      	beq.n	8005f62 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f36:	f7fd fd5f 	bl	80039f8 <HAL_GetTick>
 8005f3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f3c:	e00a      	b.n	8005f54 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f3e:	f7fd fd5b 	bl	80039f8 <HAL_GetTick>
 8005f42:	4602      	mov	r2, r0
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d901      	bls.n	8005f54 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005f50:	2303      	movs	r3, #3
 8005f52:	e0ab      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f54:	4b57      	ldr	r3, [pc, #348]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005f56:	6a1b      	ldr	r3, [r3, #32]
 8005f58:	f003 0302 	and.w	r3, r3, #2
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d0ee      	beq.n	8005f3e <HAL_RCC_OscConfig+0x37e>
 8005f60:	e014      	b.n	8005f8c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f62:	f7fd fd49 	bl	80039f8 <HAL_GetTick>
 8005f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f68:	e00a      	b.n	8005f80 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f6a:	f7fd fd45 	bl	80039f8 <HAL_GetTick>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	1ad3      	subs	r3, r2, r3
 8005f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d901      	bls.n	8005f80 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e095      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f80:	4b4c      	ldr	r3, [pc, #304]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005f82:	6a1b      	ldr	r3, [r3, #32]
 8005f84:	f003 0302 	and.w	r3, r3, #2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d1ee      	bne.n	8005f6a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005f8c:	7dfb      	ldrb	r3, [r7, #23]
 8005f8e:	2b01      	cmp	r3, #1
 8005f90:	d105      	bne.n	8005f9e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f92:	4b48      	ldr	r3, [pc, #288]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005f94:	69db      	ldr	r3, [r3, #28]
 8005f96:	4a47      	ldr	r2, [pc, #284]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005f98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f9c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	69db      	ldr	r3, [r3, #28]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	f000 8081 	beq.w	80060aa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fa8:	4b42      	ldr	r3, [pc, #264]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	f003 030c 	and.w	r3, r3, #12
 8005fb0:	2b08      	cmp	r3, #8
 8005fb2:	d061      	beq.n	8006078 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	69db      	ldr	r3, [r3, #28]
 8005fb8:	2b02      	cmp	r3, #2
 8005fba:	d146      	bne.n	800604a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fbc:	4b3f      	ldr	r3, [pc, #252]	; (80060bc <HAL_RCC_OscConfig+0x4fc>)
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fc2:	f7fd fd19 	bl	80039f8 <HAL_GetTick>
 8005fc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fc8:	e008      	b.n	8005fdc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fca:	f7fd fd15 	bl	80039f8 <HAL_GetTick>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	1ad3      	subs	r3, r2, r3
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	d901      	bls.n	8005fdc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005fd8:	2303      	movs	r3, #3
 8005fda:	e067      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fdc:	4b35      	ldr	r3, [pc, #212]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1f0      	bne.n	8005fca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6a1b      	ldr	r3, [r3, #32]
 8005fec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ff0:	d108      	bne.n	8006004 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005ff2:	4b30      	ldr	r3, [pc, #192]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	492d      	ldr	r1, [pc, #180]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8006000:	4313      	orrs	r3, r2
 8006002:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006004:	4b2b      	ldr	r3, [pc, #172]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a19      	ldr	r1, [r3, #32]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006014:	430b      	orrs	r3, r1
 8006016:	4927      	ldr	r1, [pc, #156]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8006018:	4313      	orrs	r3, r2
 800601a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800601c:	4b27      	ldr	r3, [pc, #156]	; (80060bc <HAL_RCC_OscConfig+0x4fc>)
 800601e:	2201      	movs	r2, #1
 8006020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006022:	f7fd fce9 	bl	80039f8 <HAL_GetTick>
 8006026:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006028:	e008      	b.n	800603c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800602a:	f7fd fce5 	bl	80039f8 <HAL_GetTick>
 800602e:	4602      	mov	r2, r0
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	1ad3      	subs	r3, r2, r3
 8006034:	2b02      	cmp	r3, #2
 8006036:	d901      	bls.n	800603c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006038:	2303      	movs	r3, #3
 800603a:	e037      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800603c:	4b1d      	ldr	r3, [pc, #116]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006044:	2b00      	cmp	r3, #0
 8006046:	d0f0      	beq.n	800602a <HAL_RCC_OscConfig+0x46a>
 8006048:	e02f      	b.n	80060aa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800604a:	4b1c      	ldr	r3, [pc, #112]	; (80060bc <HAL_RCC_OscConfig+0x4fc>)
 800604c:	2200      	movs	r2, #0
 800604e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006050:	f7fd fcd2 	bl	80039f8 <HAL_GetTick>
 8006054:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006056:	e008      	b.n	800606a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006058:	f7fd fcce 	bl	80039f8 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b02      	cmp	r3, #2
 8006064:	d901      	bls.n	800606a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e020      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800606a:	4b12      	ldr	r3, [pc, #72]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1f0      	bne.n	8006058 <HAL_RCC_OscConfig+0x498>
 8006076:	e018      	b.n	80060aa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	69db      	ldr	r3, [r3, #28]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d101      	bne.n	8006084 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e013      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006084:	4b0b      	ldr	r3, [pc, #44]	; (80060b4 <HAL_RCC_OscConfig+0x4f4>)
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6a1b      	ldr	r3, [r3, #32]
 8006094:	429a      	cmp	r2, r3
 8006096:	d106      	bne.n	80060a6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d001      	beq.n	80060aa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e000      	b.n	80060ac <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3718      	adds	r7, #24
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	40021000 	.word	0x40021000
 80060b8:	40007000 	.word	0x40007000
 80060bc:	42420060 	.word	0x42420060

080060c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d101      	bne.n	80060d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e0d0      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80060d4:	4b6a      	ldr	r3, [pc, #424]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 0307 	and.w	r3, r3, #7
 80060dc:	683a      	ldr	r2, [r7, #0]
 80060de:	429a      	cmp	r2, r3
 80060e0:	d910      	bls.n	8006104 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060e2:	4b67      	ldr	r3, [pc, #412]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f023 0207 	bic.w	r2, r3, #7
 80060ea:	4965      	ldr	r1, [pc, #404]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060f2:	4b63      	ldr	r3, [pc, #396]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 0307 	and.w	r3, r3, #7
 80060fa:	683a      	ldr	r2, [r7, #0]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d001      	beq.n	8006104 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e0b8      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0302 	and.w	r3, r3, #2
 800610c:	2b00      	cmp	r3, #0
 800610e:	d020      	beq.n	8006152 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0304 	and.w	r3, r3, #4
 8006118:	2b00      	cmp	r3, #0
 800611a:	d005      	beq.n	8006128 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800611c:	4b59      	ldr	r3, [pc, #356]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	4a58      	ldr	r2, [pc, #352]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006122:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006126:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0308 	and.w	r3, r3, #8
 8006130:	2b00      	cmp	r3, #0
 8006132:	d005      	beq.n	8006140 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006134:	4b53      	ldr	r3, [pc, #332]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	4a52      	ldr	r2, [pc, #328]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800613a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800613e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006140:	4b50      	ldr	r3, [pc, #320]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	494d      	ldr	r1, [pc, #308]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800614e:	4313      	orrs	r3, r2
 8006150:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b00      	cmp	r3, #0
 800615c:	d040      	beq.n	80061e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	2b01      	cmp	r3, #1
 8006164:	d107      	bne.n	8006176 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006166:	4b47      	ldr	r3, [pc, #284]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800616e:	2b00      	cmp	r3, #0
 8006170:	d115      	bne.n	800619e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e07f      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	2b02      	cmp	r3, #2
 800617c:	d107      	bne.n	800618e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800617e:	4b41      	ldr	r3, [pc, #260]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d109      	bne.n	800619e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e073      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800618e:	4b3d      	ldr	r3, [pc, #244]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 0302 	and.w	r3, r3, #2
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e06b      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800619e:	4b39      	ldr	r3, [pc, #228]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	f023 0203 	bic.w	r2, r3, #3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	4936      	ldr	r1, [pc, #216]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 80061ac:	4313      	orrs	r3, r2
 80061ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061b0:	f7fd fc22 	bl	80039f8 <HAL_GetTick>
 80061b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061b6:	e00a      	b.n	80061ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061b8:	f7fd fc1e 	bl	80039f8 <HAL_GetTick>
 80061bc:	4602      	mov	r2, r0
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d901      	bls.n	80061ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80061ca:	2303      	movs	r3, #3
 80061cc:	e053      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061ce:	4b2d      	ldr	r3, [pc, #180]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	f003 020c 	and.w	r2, r3, #12
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	429a      	cmp	r2, r3
 80061de:	d1eb      	bne.n	80061b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80061e0:	4b27      	ldr	r3, [pc, #156]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0307 	and.w	r3, r3, #7
 80061e8:	683a      	ldr	r2, [r7, #0]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d210      	bcs.n	8006210 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061ee:	4b24      	ldr	r3, [pc, #144]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f023 0207 	bic.w	r2, r3, #7
 80061f6:	4922      	ldr	r1, [pc, #136]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061fe:	4b20      	ldr	r3, [pc, #128]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0307 	and.w	r3, r3, #7
 8006206:	683a      	ldr	r2, [r7, #0]
 8006208:	429a      	cmp	r2, r3
 800620a:	d001      	beq.n	8006210 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800620c:	2301      	movs	r3, #1
 800620e:	e032      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 0304 	and.w	r3, r3, #4
 8006218:	2b00      	cmp	r3, #0
 800621a:	d008      	beq.n	800622e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800621c:	4b19      	ldr	r3, [pc, #100]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	4916      	ldr	r1, [pc, #88]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800622a:	4313      	orrs	r3, r2
 800622c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0308 	and.w	r3, r3, #8
 8006236:	2b00      	cmp	r3, #0
 8006238:	d009      	beq.n	800624e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800623a:	4b12      	ldr	r3, [pc, #72]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	00db      	lsls	r3, r3, #3
 8006248:	490e      	ldr	r1, [pc, #56]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800624a:	4313      	orrs	r3, r2
 800624c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800624e:	f000 f821 	bl	8006294 <HAL_RCC_GetSysClockFreq>
 8006252:	4601      	mov	r1, r0
 8006254:	4b0b      	ldr	r3, [pc, #44]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	091b      	lsrs	r3, r3, #4
 800625a:	f003 030f 	and.w	r3, r3, #15
 800625e:	4a0a      	ldr	r2, [pc, #40]	; (8006288 <HAL_RCC_ClockConfig+0x1c8>)
 8006260:	5cd3      	ldrb	r3, [r2, r3]
 8006262:	fa21 f303 	lsr.w	r3, r1, r3
 8006266:	4a09      	ldr	r2, [pc, #36]	; (800628c <HAL_RCC_ClockConfig+0x1cc>)
 8006268:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800626a:	4b09      	ldr	r3, [pc, #36]	; (8006290 <HAL_RCC_ClockConfig+0x1d0>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4618      	mov	r0, r3
 8006270:	f7fd fb80 	bl	8003974 <HAL_InitTick>

  return HAL_OK;
 8006274:	2300      	movs	r3, #0
}
 8006276:	4618      	mov	r0, r3
 8006278:	3710      	adds	r7, #16
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	40022000 	.word	0x40022000
 8006284:	40021000 	.word	0x40021000
 8006288:	0800af68 	.word	0x0800af68
 800628c:	20000000 	.word	0x20000000
 8006290:	20000004 	.word	0x20000004

08006294 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006294:	b490      	push	{r4, r7}
 8006296:	b08a      	sub	sp, #40	; 0x28
 8006298:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800629a:	4b2a      	ldr	r3, [pc, #168]	; (8006344 <HAL_RCC_GetSysClockFreq+0xb0>)
 800629c:	1d3c      	adds	r4, r7, #4
 800629e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80062a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80062a4:	4b28      	ldr	r3, [pc, #160]	; (8006348 <HAL_RCC_GetSysClockFreq+0xb4>)
 80062a6:	881b      	ldrh	r3, [r3, #0]
 80062a8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80062aa:	2300      	movs	r3, #0
 80062ac:	61fb      	str	r3, [r7, #28]
 80062ae:	2300      	movs	r3, #0
 80062b0:	61bb      	str	r3, [r7, #24]
 80062b2:	2300      	movs	r3, #0
 80062b4:	627b      	str	r3, [r7, #36]	; 0x24
 80062b6:	2300      	movs	r3, #0
 80062b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80062ba:	2300      	movs	r3, #0
 80062bc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80062be:	4b23      	ldr	r3, [pc, #140]	; (800634c <HAL_RCC_GetSysClockFreq+0xb8>)
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	f003 030c 	and.w	r3, r3, #12
 80062ca:	2b04      	cmp	r3, #4
 80062cc:	d002      	beq.n	80062d4 <HAL_RCC_GetSysClockFreq+0x40>
 80062ce:	2b08      	cmp	r3, #8
 80062d0:	d003      	beq.n	80062da <HAL_RCC_GetSysClockFreq+0x46>
 80062d2:	e02d      	b.n	8006330 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80062d4:	4b1e      	ldr	r3, [pc, #120]	; (8006350 <HAL_RCC_GetSysClockFreq+0xbc>)
 80062d6:	623b      	str	r3, [r7, #32]
      break;
 80062d8:	e02d      	b.n	8006336 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	0c9b      	lsrs	r3, r3, #18
 80062de:	f003 030f 	and.w	r3, r3, #15
 80062e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80062e6:	4413      	add	r3, r2
 80062e8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80062ec:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80062ee:	69fb      	ldr	r3, [r7, #28]
 80062f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d013      	beq.n	8006320 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80062f8:	4b14      	ldr	r3, [pc, #80]	; (800634c <HAL_RCC_GetSysClockFreq+0xb8>)
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	0c5b      	lsrs	r3, r3, #17
 80062fe:	f003 0301 	and.w	r3, r3, #1
 8006302:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006306:	4413      	add	r3, r2
 8006308:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800630c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	4a0f      	ldr	r2, [pc, #60]	; (8006350 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006312:	fb02 f203 	mul.w	r2, r2, r3
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	fbb2 f3f3 	udiv	r3, r2, r3
 800631c:	627b      	str	r3, [r7, #36]	; 0x24
 800631e:	e004      	b.n	800632a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	4a0c      	ldr	r2, [pc, #48]	; (8006354 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006324:	fb02 f303 	mul.w	r3, r2, r3
 8006328:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800632a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632c:	623b      	str	r3, [r7, #32]
      break;
 800632e:	e002      	b.n	8006336 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006330:	4b09      	ldr	r3, [pc, #36]	; (8006358 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006332:	623b      	str	r3, [r7, #32]
      break;
 8006334:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006336:	6a3b      	ldr	r3, [r7, #32]
}
 8006338:	4618      	mov	r0, r3
 800633a:	3728      	adds	r7, #40	; 0x28
 800633c:	46bd      	mov	sp, r7
 800633e:	bc90      	pop	{r4, r7}
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	0800af10 	.word	0x0800af10
 8006348:	0800af20 	.word	0x0800af20
 800634c:	40021000 	.word	0x40021000
 8006350:	00f42400 	.word	0x00f42400
 8006354:	003d0900 	.word	0x003d0900
 8006358:	007a1200 	.word	0x007a1200

0800635c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800635c:	b480      	push	{r7}
 800635e:	b085      	sub	sp, #20
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006364:	4b0a      	ldr	r3, [pc, #40]	; (8006390 <RCC_Delay+0x34>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a0a      	ldr	r2, [pc, #40]	; (8006394 <RCC_Delay+0x38>)
 800636a:	fba2 2303 	umull	r2, r3, r2, r3
 800636e:	0a5b      	lsrs	r3, r3, #9
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	fb02 f303 	mul.w	r3, r2, r3
 8006376:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006378:	bf00      	nop
  }
  while (Delay --);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	1e5a      	subs	r2, r3, #1
 800637e:	60fa      	str	r2, [r7, #12]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d1f9      	bne.n	8006378 <RCC_Delay+0x1c>
}
 8006384:	bf00      	nop
 8006386:	3714      	adds	r7, #20
 8006388:	46bd      	mov	sp, r7
 800638a:	bc80      	pop	{r7}
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	20000000 	.word	0x20000000
 8006394:	10624dd3 	.word	0x10624dd3

08006398 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b086      	sub	sp, #24
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80063a0:	2300      	movs	r3, #0
 80063a2:	613b      	str	r3, [r7, #16]
 80063a4:	2300      	movs	r3, #0
 80063a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0301 	and.w	r3, r3, #1
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d07d      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80063b4:	2300      	movs	r3, #0
 80063b6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063b8:	4b4f      	ldr	r3, [pc, #316]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063ba:	69db      	ldr	r3, [r3, #28]
 80063bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d10d      	bne.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063c4:	4b4c      	ldr	r3, [pc, #304]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063c6:	69db      	ldr	r3, [r3, #28]
 80063c8:	4a4b      	ldr	r2, [pc, #300]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063ce:	61d3      	str	r3, [r2, #28]
 80063d0:	4b49      	ldr	r3, [pc, #292]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063d2:	69db      	ldr	r3, [r3, #28]
 80063d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063d8:	60bb      	str	r3, [r7, #8]
 80063da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063dc:	2301      	movs	r3, #1
 80063de:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063e0:	4b46      	ldr	r3, [pc, #280]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d118      	bne.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063ec:	4b43      	ldr	r3, [pc, #268]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a42      	ldr	r2, [pc, #264]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80063f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063f8:	f7fd fafe 	bl	80039f8 <HAL_GetTick>
 80063fc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063fe:	e008      	b.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006400:	f7fd fafa 	bl	80039f8 <HAL_GetTick>
 8006404:	4602      	mov	r2, r0
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	1ad3      	subs	r3, r2, r3
 800640a:	2b64      	cmp	r3, #100	; 0x64
 800640c:	d901      	bls.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e06d      	b.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006412:	4b3a      	ldr	r3, [pc, #232]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800641a:	2b00      	cmp	r3, #0
 800641c:	d0f0      	beq.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800641e:	4b36      	ldr	r3, [pc, #216]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006420:	6a1b      	ldr	r3, [r3, #32]
 8006422:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006426:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d02e      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	429a      	cmp	r2, r3
 800643a:	d027      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800643c:	4b2e      	ldr	r3, [pc, #184]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800643e:	6a1b      	ldr	r3, [r3, #32]
 8006440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006444:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006446:	4b2e      	ldr	r3, [pc, #184]	; (8006500 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006448:	2201      	movs	r2, #1
 800644a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800644c:	4b2c      	ldr	r3, [pc, #176]	; (8006500 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800644e:	2200      	movs	r2, #0
 8006450:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006452:	4a29      	ldr	r2, [pc, #164]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	2b00      	cmp	r3, #0
 8006460:	d014      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006462:	f7fd fac9 	bl	80039f8 <HAL_GetTick>
 8006466:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006468:	e00a      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800646a:	f7fd fac5 	bl	80039f8 <HAL_GetTick>
 800646e:	4602      	mov	r2, r0
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	1ad3      	subs	r3, r2, r3
 8006474:	f241 3288 	movw	r2, #5000	; 0x1388
 8006478:	4293      	cmp	r3, r2
 800647a:	d901      	bls.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800647c:	2303      	movs	r3, #3
 800647e:	e036      	b.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006480:	4b1d      	ldr	r3, [pc, #116]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	f003 0302 	and.w	r3, r3, #2
 8006488:	2b00      	cmp	r3, #0
 800648a:	d0ee      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800648c:	4b1a      	ldr	r3, [pc, #104]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800648e:	6a1b      	ldr	r3, [r3, #32]
 8006490:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	4917      	ldr	r1, [pc, #92]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800649a:	4313      	orrs	r3, r2
 800649c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800649e:	7dfb      	ldrb	r3, [r7, #23]
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d105      	bne.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064a4:	4b14      	ldr	r3, [pc, #80]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064a6:	69db      	ldr	r3, [r3, #28]
 80064a8:	4a13      	ldr	r2, [pc, #76]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0302 	and.w	r3, r3, #2
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d008      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80064bc:	4b0e      	ldr	r3, [pc, #56]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	490b      	ldr	r1, [pc, #44]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064ca:	4313      	orrs	r3, r2
 80064cc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0310 	and.w	r3, r3, #16
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d008      	beq.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064da:	4b07      	ldr	r3, [pc, #28]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	4904      	ldr	r1, [pc, #16]	; (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064e8:	4313      	orrs	r3, r2
 80064ea:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3718      	adds	r7, #24
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	40021000 	.word	0x40021000
 80064fc:	40007000 	.word	0x40007000
 8006500:	42420440 	.word	0x42420440

08006504 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d101      	bne.n	8006516 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e053      	b.n	80065be <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006522:	b2db      	uxtb	r3, r3
 8006524:	2b00      	cmp	r3, #0
 8006526:	d106      	bne.n	8006536 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f7fd f8cb 	bl	80036cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2202      	movs	r2, #2
 800653a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800654c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	685a      	ldr	r2, [r3, #4]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	431a      	orrs	r2, r3
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	431a      	orrs	r2, r3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	431a      	orrs	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	695b      	ldr	r3, [r3, #20]
 8006568:	431a      	orrs	r2, r3
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006572:	431a      	orrs	r2, r3
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	69db      	ldr	r3, [r3, #28]
 8006578:	431a      	orrs	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	ea42 0103 	orr.w	r1, r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	430a      	orrs	r2, r1
 800658c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	0c1a      	lsrs	r2, r3, #16
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f002 0204 	and.w	r2, r2, #4
 800659c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	69da      	ldr	r2, [r3, #28]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3708      	adds	r7, #8
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}

080065c6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80065c6:	b580      	push	{r7, lr}
 80065c8:	b08c      	sub	sp, #48	; 0x30
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	60f8      	str	r0, [r7, #12]
 80065ce:	60b9      	str	r1, [r7, #8]
 80065d0:	607a      	str	r2, [r7, #4]
 80065d2:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065d4:	2301      	movs	r3, #1
 80065d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80065d8:	2300      	movs	r3, #0
 80065da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d101      	bne.n	80065ec <HAL_SPI_TransmitReceive+0x26>
 80065e8:	2302      	movs	r3, #2
 80065ea:	e18a      	b.n	8006902 <HAL_SPI_TransmitReceive+0x33c>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065f4:	f7fd fa00 	bl	80039f8 <HAL_GetTick>
 80065f8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006600:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800660a:	887b      	ldrh	r3, [r7, #2]
 800660c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800660e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006612:	2b01      	cmp	r3, #1
 8006614:	d00f      	beq.n	8006636 <HAL_SPI_TransmitReceive+0x70>
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800661c:	d107      	bne.n	800662e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d103      	bne.n	800662e <HAL_SPI_TransmitReceive+0x68>
 8006626:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800662a:	2b04      	cmp	r3, #4
 800662c:	d003      	beq.n	8006636 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800662e:	2302      	movs	r3, #2
 8006630:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006634:	e15b      	b.n	80068ee <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d005      	beq.n	8006648 <HAL_SPI_TransmitReceive+0x82>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d002      	beq.n	8006648 <HAL_SPI_TransmitReceive+0x82>
 8006642:	887b      	ldrh	r3, [r7, #2]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d103      	bne.n	8006650 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800664e:	e14e      	b.n	80068ee <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006656:	b2db      	uxtb	r3, r3
 8006658:	2b04      	cmp	r3, #4
 800665a:	d003      	beq.n	8006664 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2205      	movs	r2, #5
 8006660:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2200      	movs	r2, #0
 8006668:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	887a      	ldrh	r2, [r7, #2]
 8006674:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	887a      	ldrh	r2, [r7, #2]
 800667a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	887a      	ldrh	r2, [r7, #2]
 8006686:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	887a      	ldrh	r2, [r7, #2]
 800668c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2200      	movs	r2, #0
 8006698:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a4:	2b40      	cmp	r3, #64	; 0x40
 80066a6:	d007      	beq.n	80066b8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	68db      	ldr	r3, [r3, #12]
 80066bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066c0:	d178      	bne.n	80067b4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d002      	beq.n	80066d0 <HAL_SPI_TransmitReceive+0x10a>
 80066ca:	8b7b      	ldrh	r3, [r7, #26]
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d166      	bne.n	800679e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d4:	881a      	ldrh	r2, [r3, #0]
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e0:	1c9a      	adds	r2, r3, #2
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	3b01      	subs	r3, #1
 80066ee:	b29a      	uxth	r2, r3
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066f4:	e053      	b.n	800679e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	f003 0302 	and.w	r3, r3, #2
 8006700:	2b02      	cmp	r3, #2
 8006702:	d11b      	bne.n	800673c <HAL_SPI_TransmitReceive+0x176>
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006708:	b29b      	uxth	r3, r3
 800670a:	2b00      	cmp	r3, #0
 800670c:	d016      	beq.n	800673c <HAL_SPI_TransmitReceive+0x176>
 800670e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006710:	2b01      	cmp	r3, #1
 8006712:	d113      	bne.n	800673c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006718:	881a      	ldrh	r2, [r3, #0]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006724:	1c9a      	adds	r2, r3, #2
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800672e:	b29b      	uxth	r3, r3
 8006730:	3b01      	subs	r3, #1
 8006732:	b29a      	uxth	r2, r3
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006738:	2300      	movs	r3, #0
 800673a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	f003 0301 	and.w	r3, r3, #1
 8006746:	2b01      	cmp	r3, #1
 8006748:	d119      	bne.n	800677e <HAL_SPI_TransmitReceive+0x1b8>
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800674e:	b29b      	uxth	r3, r3
 8006750:	2b00      	cmp	r3, #0
 8006752:	d014      	beq.n	800677e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68da      	ldr	r2, [r3, #12]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800675e:	b292      	uxth	r2, r2
 8006760:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006766:	1c9a      	adds	r2, r3, #2
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006770:	b29b      	uxth	r3, r3
 8006772:	3b01      	subs	r3, #1
 8006774:	b29a      	uxth	r2, r3
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800677a:	2301      	movs	r3, #1
 800677c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800677e:	f7fd f93b 	bl	80039f8 <HAL_GetTick>
 8006782:	4602      	mov	r2, r0
 8006784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006786:	1ad3      	subs	r3, r2, r3
 8006788:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800678a:	429a      	cmp	r2, r3
 800678c:	d807      	bhi.n	800679e <HAL_SPI_TransmitReceive+0x1d8>
 800678e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006794:	d003      	beq.n	800679e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800679c:	e0a7      	b.n	80068ee <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d1a6      	bne.n	80066f6 <HAL_SPI_TransmitReceive+0x130>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1a1      	bne.n	80066f6 <HAL_SPI_TransmitReceive+0x130>
 80067b2:	e07c      	b.n	80068ae <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d002      	beq.n	80067c2 <HAL_SPI_TransmitReceive+0x1fc>
 80067bc:	8b7b      	ldrh	r3, [r7, #26]
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d16b      	bne.n	800689a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	330c      	adds	r3, #12
 80067cc:	7812      	ldrb	r2, [r2, #0]
 80067ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067d4:	1c5a      	adds	r2, r3, #1
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067de:	b29b      	uxth	r3, r3
 80067e0:	3b01      	subs	r3, #1
 80067e2:	b29a      	uxth	r2, r3
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067e8:	e057      	b.n	800689a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	f003 0302 	and.w	r3, r3, #2
 80067f4:	2b02      	cmp	r3, #2
 80067f6:	d11c      	bne.n	8006832 <HAL_SPI_TransmitReceive+0x26c>
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d017      	beq.n	8006832 <HAL_SPI_TransmitReceive+0x26c>
 8006802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006804:	2b01      	cmp	r3, #1
 8006806:	d114      	bne.n	8006832 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	330c      	adds	r3, #12
 8006812:	7812      	ldrb	r2, [r2, #0]
 8006814:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800681a:	1c5a      	adds	r2, r3, #1
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006824:	b29b      	uxth	r3, r3
 8006826:	3b01      	subs	r3, #1
 8006828:	b29a      	uxth	r2, r3
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800682e:	2300      	movs	r3, #0
 8006830:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f003 0301 	and.w	r3, r3, #1
 800683c:	2b01      	cmp	r3, #1
 800683e:	d119      	bne.n	8006874 <HAL_SPI_TransmitReceive+0x2ae>
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006844:	b29b      	uxth	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	d014      	beq.n	8006874 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68da      	ldr	r2, [r3, #12]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006854:	b2d2      	uxtb	r2, r2
 8006856:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800685c:	1c5a      	adds	r2, r3, #1
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006866:	b29b      	uxth	r3, r3
 8006868:	3b01      	subs	r3, #1
 800686a:	b29a      	uxth	r2, r3
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006870:	2301      	movs	r3, #1
 8006872:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006874:	f7fd f8c0 	bl	80039f8 <HAL_GetTick>
 8006878:	4602      	mov	r2, r0
 800687a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687c:	1ad3      	subs	r3, r2, r3
 800687e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006880:	429a      	cmp	r2, r3
 8006882:	d803      	bhi.n	800688c <HAL_SPI_TransmitReceive+0x2c6>
 8006884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800688a:	d102      	bne.n	8006892 <HAL_SPI_TransmitReceive+0x2cc>
 800688c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800688e:	2b00      	cmp	r3, #0
 8006890:	d103      	bne.n	800689a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006892:	2303      	movs	r3, #3
 8006894:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006898:	e029      	b.n	80068ee <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800689e:	b29b      	uxth	r3, r3
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d1a2      	bne.n	80067ea <HAL_SPI_TransmitReceive+0x224>
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d19d      	bne.n	80067ea <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f000 f999 	bl	8006bea <SPI_EndRxTxTransaction>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d006      	beq.n	80068cc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2220      	movs	r2, #32
 80068c8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80068ca:	e010      	b.n	80068ee <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d10b      	bne.n	80068ec <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068d4:	2300      	movs	r3, #0
 80068d6:	617b      	str	r3, [r7, #20]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	617b      	str	r3, [r7, #20]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	617b      	str	r3, [r7, #20]
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	e000      	b.n	80068ee <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80068ec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2201      	movs	r2, #1
 80068f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80068fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006902:	4618      	mov	r0, r3
 8006904:	3730      	adds	r7, #48	; 0x30
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
	...

0800690c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b088      	sub	sp, #32
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	099b      	lsrs	r3, r3, #6
 8006928:	f003 0301 	and.w	r3, r3, #1
 800692c:	2b00      	cmp	r3, #0
 800692e:	d10f      	bne.n	8006950 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00a      	beq.n	8006950 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	099b      	lsrs	r3, r3, #6
 800693e:	f003 0301 	and.w	r3, r3, #1
 8006942:	2b00      	cmp	r3, #0
 8006944:	d004      	beq.n	8006950 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	4798      	blx	r3
    return;
 800694e:	e0bf      	b.n	8006ad0 <HAL_SPI_IRQHandler+0x1c4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	085b      	lsrs	r3, r3, #1
 8006954:	f003 0301 	and.w	r3, r3, #1
 8006958:	2b00      	cmp	r3, #0
 800695a:	d00a      	beq.n	8006972 <HAL_SPI_IRQHandler+0x66>
 800695c:	69fb      	ldr	r3, [r7, #28]
 800695e:	09db      	lsrs	r3, r3, #7
 8006960:	f003 0301 	and.w	r3, r3, #1
 8006964:	2b00      	cmp	r3, #0
 8006966:	d004      	beq.n	8006972 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	4798      	blx	r3
    return;
 8006970:	e0ae      	b.n	8006ad0 <HAL_SPI_IRQHandler+0x1c4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	095b      	lsrs	r3, r3, #5
 8006976:	f003 0301 	and.w	r3, r3, #1
 800697a:	2b00      	cmp	r3, #0
 800697c:	d106      	bne.n	800698c <HAL_SPI_IRQHandler+0x80>
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	099b      	lsrs	r3, r3, #6
 8006982:	f003 0301 	and.w	r3, r3, #1
 8006986:	2b00      	cmp	r3, #0
 8006988:	f000 80a2 	beq.w	8006ad0 <HAL_SPI_IRQHandler+0x1c4>
       && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800698c:	69fb      	ldr	r3, [r7, #28]
 800698e:	095b      	lsrs	r3, r3, #5
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 809b 	beq.w	8006ad0 <HAL_SPI_IRQHandler+0x1c4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	099b      	lsrs	r3, r3, #6
 800699e:	f003 0301 	and.w	r3, r3, #1
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d023      	beq.n	80069ee <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	2b03      	cmp	r3, #3
 80069b0:	d011      	beq.n	80069d6 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069b6:	f043 0204 	orr.w	r2, r3, #4
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069be:	2300      	movs	r3, #0
 80069c0:	617b      	str	r3, [r7, #20]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	617b      	str	r3, [r7, #20]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	617b      	str	r3, [r7, #20]
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	e00b      	b.n	80069ee <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069d6:	2300      	movs	r3, #0
 80069d8:	613b      	str	r3, [r7, #16]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	613b      	str	r3, [r7, #16]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	613b      	str	r3, [r7, #16]
 80069ea:	693b      	ldr	r3, [r7, #16]
        return;
 80069ec:	e070      	b.n	8006ad0 <HAL_SPI_IRQHandler+0x1c4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	095b      	lsrs	r3, r3, #5
 80069f2:	f003 0301 	and.w	r3, r3, #1
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d014      	beq.n	8006a24 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069fe:	f043 0201 	orr.w	r2, r3, #1
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006a06:	2300      	movs	r3, #0
 8006a08:	60fb      	str	r3, [r7, #12]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	60fb      	str	r3, [r7, #12]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a20:	601a      	str	r2, [r3, #0]
 8006a22:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d050      	beq.n	8006ace <HAL_SPI_IRQHandler+0x1c2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	685a      	ldr	r2, [r3, #4]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006a3a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006a44:	69fb      	ldr	r3, [r7, #28]
 8006a46:	f003 0302 	and.w	r3, r3, #2
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d104      	bne.n	8006a58 <HAL_SPI_IRQHandler+0x14c>
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	f003 0301 	and.w	r3, r3, #1
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d034      	beq.n	8006ac2 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	685a      	ldr	r2, [r3, #4]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f022 0203 	bic.w	r2, r2, #3
 8006a66:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d011      	beq.n	8006a94 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a74:	4a18      	ldr	r2, [pc, #96]	; (8006ad8 <HAL_SPI_IRQHandler+0x1cc>)
 8006a76:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f7fd fe41 	bl	8004704 <HAL_DMA_Abort_IT>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d005      	beq.n	8006a94 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a8c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d016      	beq.n	8006aca <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aa0:	4a0d      	ldr	r2, [pc, #52]	; (8006ad8 <HAL_SPI_IRQHandler+0x1cc>)
 8006aa2:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7fd fe2b 	bl	8004704 <HAL_DMA_Abort_IT>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00a      	beq.n	8006aca <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ab8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006ac0:	e003      	b.n	8006aca <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 f80a 	bl	8006adc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006ac8:	e000      	b.n	8006acc <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8006aca:	bf00      	nop
    return;
 8006acc:	bf00      	nop
 8006ace:	bf00      	nop
  }
}
 8006ad0:	3720      	adds	r7, #32
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	08006aef 	.word	0x08006aef

08006adc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006ae4:	bf00      	nop
 8006ae6:	370c      	adds	r7, #12
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bc80      	pop	{r7}
 8006aec:	4770      	bx	lr

08006aee <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b084      	sub	sp, #16
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afa:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2200      	movs	r2, #0
 8006b00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006b08:	68f8      	ldr	r0, [r7, #12]
 8006b0a:	f7ff ffe7 	bl	8006adc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006b0e:	bf00      	nop
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}

08006b16 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b16:	b580      	push	{r7, lr}
 8006b18:	b084      	sub	sp, #16
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	60f8      	str	r0, [r7, #12]
 8006b1e:	60b9      	str	r1, [r7, #8]
 8006b20:	603b      	str	r3, [r7, #0]
 8006b22:	4613      	mov	r3, r2
 8006b24:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b26:	e04c      	b.n	8006bc2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b2e:	d048      	beq.n	8006bc2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006b30:	f7fc ff62 	bl	80039f8 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	683a      	ldr	r2, [r7, #0]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d902      	bls.n	8006b46 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d13d      	bne.n	8006bc2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	685a      	ldr	r2, [r3, #4]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006b54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b5e:	d111      	bne.n	8006b84 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b68:	d004      	beq.n	8006b74 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b72:	d107      	bne.n	8006b84 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b8c:	d10f      	bne.n	8006bae <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b9c:	601a      	str	r2, [r3, #0]
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006bbe:	2303      	movs	r3, #3
 8006bc0:	e00f      	b.n	8006be2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	689a      	ldr	r2, [r3, #8]
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	4013      	ands	r3, r2
 8006bcc:	68ba      	ldr	r2, [r7, #8]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	bf0c      	ite	eq
 8006bd2:	2301      	moveq	r3, #1
 8006bd4:	2300      	movne	r3, #0
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	461a      	mov	r2, r3
 8006bda:	79fb      	ldrb	r3, [r7, #7]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d1a3      	bne.n	8006b28 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3710      	adds	r7, #16
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b086      	sub	sp, #24
 8006bee:	af02      	add	r7, sp, #8
 8006bf0:	60f8      	str	r0, [r7, #12]
 8006bf2:	60b9      	str	r1, [r7, #8]
 8006bf4:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	9300      	str	r3, [sp, #0]
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	2180      	movs	r1, #128	; 0x80
 8006c00:	68f8      	ldr	r0, [r7, #12]
 8006c02:	f7ff ff88 	bl	8006b16 <SPI_WaitFlagStateUntilTimeout>
 8006c06:	4603      	mov	r3, r0
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d007      	beq.n	8006c1c <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c10:	f043 0220 	orr.w	r2, r3, #32
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006c18:	2303      	movs	r3, #3
 8006c1a:	e000      	b.n	8006c1e <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3710      	adds	r7, #16
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}

08006c26 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006c26:	b084      	sub	sp, #16
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	f107 0014 	add.w	r0, r7, #20
 8006c34:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	370c      	adds	r7, #12
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bc80      	pop	{r7}
 8006c42:	b004      	add	sp, #16
 8006c44:	4770      	bx	lr

08006c46 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006c46:	b480      	push	{r7}
 8006c48:	b085      	sub	sp, #20
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006c4e:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006c52:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006c5a:	b29a      	uxth	r2, r3
 8006c5c:	89fb      	ldrh	r3, [r7, #14]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	b29a      	uxth	r2, r3
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006c68:	2300      	movs	r3, #0
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3714      	adds	r7, #20
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bc80      	pop	{r7}
 8006c72:	4770      	bx	lr

08006c74 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b085      	sub	sp, #20
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006c7c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006c80:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	b21a      	sxth	r2, r3
 8006c8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006c90:	43db      	mvns	r3, r3
 8006c92:	b21b      	sxth	r3, r3
 8006c94:	4013      	ands	r3, r2
 8006c96:	b21b      	sxth	r3, r3
 8006c98:	b29a      	uxth	r2, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3714      	adds	r7, #20
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bc80      	pop	{r7}
 8006caa:	4770      	bx	lr

08006cac <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b083      	sub	sp, #12
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bc80      	pop	{r7}
 8006cc2:	4770      	bx	lr

08006cc4 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006cc4:	b084      	sub	sp, #16
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b082      	sub	sp, #8
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
 8006cce:	f107 0014 	add.w	r0, r7, #20
 8006cd2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f7ff ffa5 	bl	8006c46 <USB_EnableGlobalInt>

  return HAL_OK;
 8006cfc:	2300      	movs	r3, #0
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3708      	adds	r7, #8
 8006d02:	46bd      	mov	sp, r7
 8006d04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d08:	b004      	add	sp, #16
 8006d0a:	4770      	bx	lr

08006d0c <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006d0c:	b490      	push	{r4, r7}
 8006d0e:	b084      	sub	sp, #16
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006d16:	2300      	movs	r3, #0
 8006d18:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006d1a:	687a      	ldr	r2, [r7, #4]
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	781b      	ldrb	r3, [r3, #0]
 8006d20:	009b      	lsls	r3, r3, #2
 8006d22:	4413      	add	r3, r2
 8006d24:	881b      	ldrh	r3, [r3, #0]
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006d2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d30:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	78db      	ldrb	r3, [r3, #3]
 8006d36:	2b03      	cmp	r3, #3
 8006d38:	d819      	bhi.n	8006d6e <USB_ActivateEndpoint+0x62>
 8006d3a:	a201      	add	r2, pc, #4	; (adr r2, 8006d40 <USB_ActivateEndpoint+0x34>)
 8006d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d40:	08006d51 	.word	0x08006d51
 8006d44:	08006d65 	.word	0x08006d65
 8006d48:	08006d75 	.word	0x08006d75
 8006d4c:	08006d5b 	.word	0x08006d5b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006d50:	89bb      	ldrh	r3, [r7, #12]
 8006d52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006d56:	81bb      	strh	r3, [r7, #12]
      break;
 8006d58:	e00d      	b.n	8006d76 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006d5a:	89bb      	ldrh	r3, [r7, #12]
 8006d5c:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006d60:	81bb      	strh	r3, [r7, #12]
      break;
 8006d62:	e008      	b.n	8006d76 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006d64:	89bb      	ldrh	r3, [r7, #12]
 8006d66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006d6a:	81bb      	strh	r3, [r7, #12]
      break;
 8006d6c:	e003      	b.n	8006d76 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	73fb      	strb	r3, [r7, #15]
      break;
 8006d72:	e000      	b.n	8006d76 <USB_ActivateEndpoint+0x6a>
      break;
 8006d74:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	441a      	add	r2, r3
 8006d80:	89bb      	ldrh	r3, [r7, #12]
 8006d82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	781b      	ldrb	r3, [r3, #0]
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	4413      	add	r3, r2
 8006da0:	881b      	ldrh	r3, [r3, #0]
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006da8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dac:	b29a      	uxth	r2, r3
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	4313      	orrs	r3, r2
 8006db6:	b29c      	uxth	r4, r3
 8006db8:	687a      	ldr	r2, [r7, #4]
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	441a      	add	r2, r3
 8006dc2:	4b8a      	ldr	r3, [pc, #552]	; (8006fec <USB_ActivateEndpoint+0x2e0>)
 8006dc4:	4323      	orrs	r3, r4
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	7b1b      	ldrb	r3, [r3, #12]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f040 8112 	bne.w	8006ff8 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	785b      	ldrb	r3, [r3, #1]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d067      	beq.n	8006eac <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006ddc:	687c      	ldr	r4, [r7, #4]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	441c      	add	r4, r3
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	011b      	lsls	r3, r3, #4
 8006dee:	4423      	add	r3, r4
 8006df0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006df4:	461c      	mov	r4, r3
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	88db      	ldrh	r3, [r3, #6]
 8006dfa:	085b      	lsrs	r3, r3, #1
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	005b      	lsls	r3, r3, #1
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	4413      	add	r3, r2
 8006e0e:	881b      	ldrh	r3, [r3, #0]
 8006e10:	b29c      	uxth	r4, r3
 8006e12:	4623      	mov	r3, r4
 8006e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d014      	beq.n	8006e46 <USB_ActivateEndpoint+0x13a>
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	4413      	add	r3, r2
 8006e26:	881b      	ldrh	r3, [r3, #0]
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e32:	b29c      	uxth	r4, r3
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	441a      	add	r2, r3
 8006e3e:	4b6c      	ldr	r3, [pc, #432]	; (8006ff0 <USB_ActivateEndpoint+0x2e4>)
 8006e40:	4323      	orrs	r3, r4
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	78db      	ldrb	r3, [r3, #3]
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d018      	beq.n	8006e80 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	781b      	ldrb	r3, [r3, #0]
 8006e54:	009b      	lsls	r3, r3, #2
 8006e56:	4413      	add	r3, r2
 8006e58:	881b      	ldrh	r3, [r3, #0]
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e64:	b29c      	uxth	r4, r3
 8006e66:	f084 0320 	eor.w	r3, r4, #32
 8006e6a:	b29c      	uxth	r4, r3
 8006e6c:	687a      	ldr	r2, [r7, #4]
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	781b      	ldrb	r3, [r3, #0]
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	441a      	add	r2, r3
 8006e76:	4b5d      	ldr	r3, [pc, #372]	; (8006fec <USB_ActivateEndpoint+0x2e0>)
 8006e78:	4323      	orrs	r3, r4
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	8013      	strh	r3, [r2, #0]
 8006e7e:	e22b      	b.n	80072d8 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	4413      	add	r3, r2
 8006e8a:	881b      	ldrh	r3, [r3, #0]
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e96:	b29c      	uxth	r4, r3
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	441a      	add	r2, r3
 8006ea2:	4b52      	ldr	r3, [pc, #328]	; (8006fec <USB_ActivateEndpoint+0x2e0>)
 8006ea4:	4323      	orrs	r3, r4
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	8013      	strh	r3, [r2, #0]
 8006eaa:	e215      	b.n	80072d8 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006eac:	687c      	ldr	r4, [r7, #4]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	441c      	add	r4, r3
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	011b      	lsls	r3, r3, #4
 8006ebe:	4423      	add	r3, r4
 8006ec0:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006ec4:	461c      	mov	r4, r3
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	88db      	ldrh	r3, [r3, #6]
 8006eca:	085b      	lsrs	r3, r3, #1
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	005b      	lsls	r3, r3, #1
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006ed4:	687c      	ldr	r4, [r7, #4]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	441c      	add	r4, r3
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	011b      	lsls	r3, r3, #4
 8006ee6:	4423      	add	r3, r4
 8006ee8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006eec:	461c      	mov	r4, r3
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d10e      	bne.n	8006f14 <USB_ActivateEndpoint+0x208>
 8006ef6:	8823      	ldrh	r3, [r4, #0]
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	8023      	strh	r3, [r4, #0]
 8006f02:	8823      	ldrh	r3, [r4, #0]
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	8023      	strh	r3, [r4, #0]
 8006f12:	e02d      	b.n	8006f70 <USB_ActivateEndpoint+0x264>
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	2b3e      	cmp	r3, #62	; 0x3e
 8006f1a:	d812      	bhi.n	8006f42 <USB_ActivateEndpoint+0x236>
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	085b      	lsrs	r3, r3, #1
 8006f22:	60bb      	str	r3, [r7, #8]
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	691b      	ldr	r3, [r3, #16]
 8006f28:	f003 0301 	and.w	r3, r3, #1
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d002      	beq.n	8006f36 <USB_ActivateEndpoint+0x22a>
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	3301      	adds	r3, #1
 8006f34:	60bb      	str	r3, [r7, #8]
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	b29b      	uxth	r3, r3
 8006f3a:	029b      	lsls	r3, r3, #10
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	8023      	strh	r3, [r4, #0]
 8006f40:	e016      	b.n	8006f70 <USB_ActivateEndpoint+0x264>
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	691b      	ldr	r3, [r3, #16]
 8006f46:	095b      	lsrs	r3, r3, #5
 8006f48:	60bb      	str	r3, [r7, #8]
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	f003 031f 	and.w	r3, r3, #31
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d102      	bne.n	8006f5c <USB_ActivateEndpoint+0x250>
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	60bb      	str	r3, [r7, #8]
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	029b      	lsls	r3, r3, #10
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	781b      	ldrb	r3, [r3, #0]
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	4413      	add	r3, r2
 8006f7a:	881b      	ldrh	r3, [r3, #0]
 8006f7c:	b29c      	uxth	r4, r3
 8006f7e:	4623      	mov	r3, r4
 8006f80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d014      	beq.n	8006fb2 <USB_ActivateEndpoint+0x2a6>
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	881b      	ldrh	r3, [r3, #0]
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f9e:	b29c      	uxth	r4, r3
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	441a      	add	r2, r3
 8006faa:	4b12      	ldr	r3, [pc, #72]	; (8006ff4 <USB_ActivateEndpoint+0x2e8>)
 8006fac:	4323      	orrs	r3, r4
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	781b      	ldrb	r3, [r3, #0]
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	4413      	add	r3, r2
 8006fbc:	881b      	ldrh	r3, [r3, #0]
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006fc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fc8:	b29c      	uxth	r4, r3
 8006fca:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006fce:	b29c      	uxth	r4, r3
 8006fd0:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006fd4:	b29c      	uxth	r4, r3
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	781b      	ldrb	r3, [r3, #0]
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	441a      	add	r2, r3
 8006fe0:	4b02      	ldr	r3, [pc, #8]	; (8006fec <USB_ActivateEndpoint+0x2e0>)
 8006fe2:	4323      	orrs	r3, r4
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	8013      	strh	r3, [r2, #0]
 8006fe8:	e176      	b.n	80072d8 <USB_ActivateEndpoint+0x5cc>
 8006fea:	bf00      	nop
 8006fec:	ffff8080 	.word	0xffff8080
 8006ff0:	ffff80c0 	.word	0xffff80c0
 8006ff4:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	781b      	ldrb	r3, [r3, #0]
 8006ffe:	009b      	lsls	r3, r3, #2
 8007000:	4413      	add	r3, r2
 8007002:	881b      	ldrh	r3, [r3, #0]
 8007004:	b29b      	uxth	r3, r3
 8007006:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800700a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800700e:	b29c      	uxth	r4, r3
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	441a      	add	r2, r3
 800701a:	4b96      	ldr	r3, [pc, #600]	; (8007274 <USB_ActivateEndpoint+0x568>)
 800701c:	4323      	orrs	r3, r4
 800701e:	b29b      	uxth	r3, r3
 8007020:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007022:	687c      	ldr	r4, [r7, #4]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800702a:	b29b      	uxth	r3, r3
 800702c:	441c      	add	r4, r3
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	011b      	lsls	r3, r3, #4
 8007034:	4423      	add	r3, r4
 8007036:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800703a:	461c      	mov	r4, r3
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	891b      	ldrh	r3, [r3, #8]
 8007040:	085b      	lsrs	r3, r3, #1
 8007042:	b29b      	uxth	r3, r3
 8007044:	005b      	lsls	r3, r3, #1
 8007046:	b29b      	uxth	r3, r3
 8007048:	8023      	strh	r3, [r4, #0]
 800704a:	687c      	ldr	r4, [r7, #4]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007052:	b29b      	uxth	r3, r3
 8007054:	441c      	add	r4, r3
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	011b      	lsls	r3, r3, #4
 800705c:	4423      	add	r3, r4
 800705e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007062:	461c      	mov	r4, r3
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	895b      	ldrh	r3, [r3, #10]
 8007068:	085b      	lsrs	r3, r3, #1
 800706a:	b29b      	uxth	r3, r3
 800706c:	005b      	lsls	r3, r3, #1
 800706e:	b29b      	uxth	r3, r3
 8007070:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	785b      	ldrb	r3, [r3, #1]
 8007076:	2b00      	cmp	r3, #0
 8007078:	f040 8088 	bne.w	800718c <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	781b      	ldrb	r3, [r3, #0]
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	4413      	add	r3, r2
 8007086:	881b      	ldrh	r3, [r3, #0]
 8007088:	b29c      	uxth	r4, r3
 800708a:	4623      	mov	r3, r4
 800708c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007090:	2b00      	cmp	r3, #0
 8007092:	d014      	beq.n	80070be <USB_ActivateEndpoint+0x3b2>
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	4413      	add	r3, r2
 800709e:	881b      	ldrh	r3, [r3, #0]
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070aa:	b29c      	uxth	r4, r3
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	441a      	add	r2, r3
 80070b6:	4b70      	ldr	r3, [pc, #448]	; (8007278 <USB_ActivateEndpoint+0x56c>)
 80070b8:	4323      	orrs	r3, r4
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	009b      	lsls	r3, r3, #2
 80070c6:	4413      	add	r3, r2
 80070c8:	881b      	ldrh	r3, [r3, #0]
 80070ca:	b29c      	uxth	r4, r3
 80070cc:	4623      	mov	r3, r4
 80070ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d014      	beq.n	8007100 <USB_ActivateEndpoint+0x3f4>
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4413      	add	r3, r2
 80070e0:	881b      	ldrh	r3, [r3, #0]
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070ec:	b29c      	uxth	r4, r3
 80070ee:	687a      	ldr	r2, [r7, #4]
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	781b      	ldrb	r3, [r3, #0]
 80070f4:	009b      	lsls	r3, r3, #2
 80070f6:	441a      	add	r2, r3
 80070f8:	4b60      	ldr	r3, [pc, #384]	; (800727c <USB_ActivateEndpoint+0x570>)
 80070fa:	4323      	orrs	r3, r4
 80070fc:	b29b      	uxth	r3, r3
 80070fe:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	4413      	add	r3, r2
 800710a:	881b      	ldrh	r3, [r3, #0]
 800710c:	b29b      	uxth	r3, r3
 800710e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007112:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007116:	b29c      	uxth	r4, r3
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	781b      	ldrb	r3, [r3, #0]
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	441a      	add	r2, r3
 8007122:	4b56      	ldr	r3, [pc, #344]	; (800727c <USB_ActivateEndpoint+0x570>)
 8007124:	4323      	orrs	r3, r4
 8007126:	b29b      	uxth	r3, r3
 8007128:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800712a:	687a      	ldr	r2, [r7, #4]
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	009b      	lsls	r3, r3, #2
 8007132:	4413      	add	r3, r2
 8007134:	881b      	ldrh	r3, [r3, #0]
 8007136:	b29b      	uxth	r3, r3
 8007138:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800713c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007140:	b29c      	uxth	r4, r3
 8007142:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007146:	b29c      	uxth	r4, r3
 8007148:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800714c:	b29c      	uxth	r4, r3
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	441a      	add	r2, r3
 8007158:	4b49      	ldr	r3, [pc, #292]	; (8007280 <USB_ActivateEndpoint+0x574>)
 800715a:	4323      	orrs	r3, r4
 800715c:	b29b      	uxth	r3, r3
 800715e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	4413      	add	r3, r2
 800716a:	881b      	ldrh	r3, [r3, #0]
 800716c:	b29b      	uxth	r3, r3
 800716e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007172:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007176:	b29c      	uxth	r4, r3
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	781b      	ldrb	r3, [r3, #0]
 800717e:	009b      	lsls	r3, r3, #2
 8007180:	441a      	add	r2, r3
 8007182:	4b3f      	ldr	r3, [pc, #252]	; (8007280 <USB_ActivateEndpoint+0x574>)
 8007184:	4323      	orrs	r3, r4
 8007186:	b29b      	uxth	r3, r3
 8007188:	8013      	strh	r3, [r2, #0]
 800718a:	e0a5      	b.n	80072d8 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800718c:	687a      	ldr	r2, [r7, #4]
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	4413      	add	r3, r2
 8007196:	881b      	ldrh	r3, [r3, #0]
 8007198:	b29c      	uxth	r4, r3
 800719a:	4623      	mov	r3, r4
 800719c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d014      	beq.n	80071ce <USB_ActivateEndpoint+0x4c2>
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	4413      	add	r3, r2
 80071ae:	881b      	ldrh	r3, [r3, #0]
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ba:	b29c      	uxth	r4, r3
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	441a      	add	r2, r3
 80071c6:	4b2c      	ldr	r3, [pc, #176]	; (8007278 <USB_ActivateEndpoint+0x56c>)
 80071c8:	4323      	orrs	r3, r4
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	781b      	ldrb	r3, [r3, #0]
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	4413      	add	r3, r2
 80071d8:	881b      	ldrh	r3, [r3, #0]
 80071da:	b29c      	uxth	r4, r3
 80071dc:	4623      	mov	r3, r4
 80071de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d014      	beq.n	8007210 <USB_ActivateEndpoint+0x504>
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	781b      	ldrb	r3, [r3, #0]
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	4413      	add	r3, r2
 80071f0:	881b      	ldrh	r3, [r3, #0]
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071fc:	b29c      	uxth	r4, r3
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	441a      	add	r2, r3
 8007208:	4b1c      	ldr	r3, [pc, #112]	; (800727c <USB_ActivateEndpoint+0x570>)
 800720a:	4323      	orrs	r3, r4
 800720c:	b29b      	uxth	r3, r3
 800720e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007210:	687a      	ldr	r2, [r7, #4]
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	009b      	lsls	r3, r3, #2
 8007218:	4413      	add	r3, r2
 800721a:	881b      	ldrh	r3, [r3, #0]
 800721c:	b29b      	uxth	r3, r3
 800721e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007226:	b29c      	uxth	r4, r3
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	441a      	add	r2, r3
 8007232:	4b11      	ldr	r3, [pc, #68]	; (8007278 <USB_ActivateEndpoint+0x56c>)
 8007234:	4323      	orrs	r3, r4
 8007236:	b29b      	uxth	r3, r3
 8007238:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	78db      	ldrb	r3, [r3, #3]
 800723e:	2b01      	cmp	r3, #1
 8007240:	d020      	beq.n	8007284 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	4413      	add	r3, r2
 800724c:	881b      	ldrh	r3, [r3, #0]
 800724e:	b29b      	uxth	r3, r3
 8007250:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007254:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007258:	b29c      	uxth	r4, r3
 800725a:	f084 0320 	eor.w	r3, r4, #32
 800725e:	b29c      	uxth	r4, r3
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	441a      	add	r2, r3
 800726a:	4b05      	ldr	r3, [pc, #20]	; (8007280 <USB_ActivateEndpoint+0x574>)
 800726c:	4323      	orrs	r3, r4
 800726e:	b29b      	uxth	r3, r3
 8007270:	8013      	strh	r3, [r2, #0]
 8007272:	e01c      	b.n	80072ae <USB_ActivateEndpoint+0x5a2>
 8007274:	ffff8180 	.word	0xffff8180
 8007278:	ffffc080 	.word	0xffffc080
 800727c:	ffff80c0 	.word	0xffff80c0
 8007280:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	009b      	lsls	r3, r3, #2
 800728c:	4413      	add	r3, r2
 800728e:	881b      	ldrh	r3, [r3, #0]
 8007290:	b29b      	uxth	r3, r3
 8007292:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007296:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800729a:	b29c      	uxth	r4, r3
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	441a      	add	r2, r3
 80072a6:	4b0f      	ldr	r3, [pc, #60]	; (80072e4 <USB_ActivateEndpoint+0x5d8>)
 80072a8:	4323      	orrs	r3, r4
 80072aa:	b29b      	uxth	r3, r3
 80072ac:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	009b      	lsls	r3, r3, #2
 80072b6:	4413      	add	r3, r2
 80072b8:	881b      	ldrh	r3, [r3, #0]
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072c4:	b29c      	uxth	r4, r3
 80072c6:	687a      	ldr	r2, [r7, #4]
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	781b      	ldrb	r3, [r3, #0]
 80072cc:	009b      	lsls	r3, r3, #2
 80072ce:	441a      	add	r2, r3
 80072d0:	4b04      	ldr	r3, [pc, #16]	; (80072e4 <USB_ActivateEndpoint+0x5d8>)
 80072d2:	4323      	orrs	r3, r4
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80072d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3710      	adds	r7, #16
 80072de:	46bd      	mov	sp, r7
 80072e0:	bc90      	pop	{r4, r7}
 80072e2:	4770      	bx	lr
 80072e4:	ffff8080 	.word	0xffff8080

080072e8 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80072e8:	b490      	push	{r4, r7}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	7b1b      	ldrb	r3, [r3, #12]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d171      	bne.n	80073de <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	785b      	ldrb	r3, [r3, #1]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d036      	beq.n	8007370 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	781b      	ldrb	r3, [r3, #0]
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	4413      	add	r3, r2
 800730c:	881b      	ldrh	r3, [r3, #0]
 800730e:	b29c      	uxth	r4, r3
 8007310:	4623      	mov	r3, r4
 8007312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007316:	2b00      	cmp	r3, #0
 8007318:	d014      	beq.n	8007344 <USB_DeactivateEndpoint+0x5c>
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	781b      	ldrb	r3, [r3, #0]
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	4413      	add	r3, r2
 8007324:	881b      	ldrh	r3, [r3, #0]
 8007326:	b29b      	uxth	r3, r3
 8007328:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800732c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007330:	b29c      	uxth	r4, r3
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	441a      	add	r2, r3
 800733c:	4b6b      	ldr	r3, [pc, #428]	; (80074ec <USB_DeactivateEndpoint+0x204>)
 800733e:	4323      	orrs	r3, r4
 8007340:	b29b      	uxth	r3, r3
 8007342:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	4413      	add	r3, r2
 800734e:	881b      	ldrh	r3, [r3, #0]
 8007350:	b29b      	uxth	r3, r3
 8007352:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007356:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800735a:	b29c      	uxth	r4, r3
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	781b      	ldrb	r3, [r3, #0]
 8007362:	009b      	lsls	r3, r3, #2
 8007364:	441a      	add	r2, r3
 8007366:	4b62      	ldr	r3, [pc, #392]	; (80074f0 <USB_DeactivateEndpoint+0x208>)
 8007368:	4323      	orrs	r3, r4
 800736a:	b29b      	uxth	r3, r3
 800736c:	8013      	strh	r3, [r2, #0]
 800736e:	e144      	b.n	80075fa <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	4413      	add	r3, r2
 800737a:	881b      	ldrh	r3, [r3, #0]
 800737c:	b29c      	uxth	r4, r3
 800737e:	4623      	mov	r3, r4
 8007380:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007384:	2b00      	cmp	r3, #0
 8007386:	d014      	beq.n	80073b2 <USB_DeactivateEndpoint+0xca>
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	4413      	add	r3, r2
 8007392:	881b      	ldrh	r3, [r3, #0]
 8007394:	b29b      	uxth	r3, r3
 8007396:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800739a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800739e:	b29c      	uxth	r4, r3
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	441a      	add	r2, r3
 80073aa:	4b52      	ldr	r3, [pc, #328]	; (80074f4 <USB_DeactivateEndpoint+0x20c>)
 80073ac:	4323      	orrs	r3, r4
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	4413      	add	r3, r2
 80073bc:	881b      	ldrh	r3, [r3, #0]
 80073be:	b29b      	uxth	r3, r3
 80073c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80073c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073c8:	b29c      	uxth	r4, r3
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	441a      	add	r2, r3
 80073d4:	4b46      	ldr	r3, [pc, #280]	; (80074f0 <USB_DeactivateEndpoint+0x208>)
 80073d6:	4323      	orrs	r3, r4
 80073d8:	b29b      	uxth	r3, r3
 80073da:	8013      	strh	r3, [r2, #0]
 80073dc:	e10d      	b.n	80075fa <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	785b      	ldrb	r3, [r3, #1]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f040 8088 	bne.w	80074f8 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80073e8:	687a      	ldr	r2, [r7, #4]
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	4413      	add	r3, r2
 80073f2:	881b      	ldrh	r3, [r3, #0]
 80073f4:	b29c      	uxth	r4, r3
 80073f6:	4623      	mov	r3, r4
 80073f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d014      	beq.n	800742a <USB_DeactivateEndpoint+0x142>
 8007400:	687a      	ldr	r2, [r7, #4]
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	009b      	lsls	r3, r3, #2
 8007408:	4413      	add	r3, r2
 800740a:	881b      	ldrh	r3, [r3, #0]
 800740c:	b29b      	uxth	r3, r3
 800740e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007416:	b29c      	uxth	r4, r3
 8007418:	687a      	ldr	r2, [r7, #4]
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	441a      	add	r2, r3
 8007422:	4b34      	ldr	r3, [pc, #208]	; (80074f4 <USB_DeactivateEndpoint+0x20c>)
 8007424:	4323      	orrs	r3, r4
 8007426:	b29b      	uxth	r3, r3
 8007428:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	781b      	ldrb	r3, [r3, #0]
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	4413      	add	r3, r2
 8007434:	881b      	ldrh	r3, [r3, #0]
 8007436:	b29c      	uxth	r4, r3
 8007438:	4623      	mov	r3, r4
 800743a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800743e:	2b00      	cmp	r3, #0
 8007440:	d014      	beq.n	800746c <USB_DeactivateEndpoint+0x184>
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	4413      	add	r3, r2
 800744c:	881b      	ldrh	r3, [r3, #0]
 800744e:	b29b      	uxth	r3, r3
 8007450:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007454:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007458:	b29c      	uxth	r4, r3
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	441a      	add	r2, r3
 8007464:	4b21      	ldr	r3, [pc, #132]	; (80074ec <USB_DeactivateEndpoint+0x204>)
 8007466:	4323      	orrs	r3, r4
 8007468:	b29b      	uxth	r3, r3
 800746a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	4413      	add	r3, r2
 8007476:	881b      	ldrh	r3, [r3, #0]
 8007478:	b29b      	uxth	r3, r3
 800747a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800747e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007482:	b29c      	uxth	r4, r3
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	441a      	add	r2, r3
 800748e:	4b17      	ldr	r3, [pc, #92]	; (80074ec <USB_DeactivateEndpoint+0x204>)
 8007490:	4323      	orrs	r3, r4
 8007492:	b29b      	uxth	r3, r3
 8007494:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007496:	687a      	ldr	r2, [r7, #4]
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	781b      	ldrb	r3, [r3, #0]
 800749c:	009b      	lsls	r3, r3, #2
 800749e:	4413      	add	r3, r2
 80074a0:	881b      	ldrh	r3, [r3, #0]
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80074a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ac:	b29c      	uxth	r4, r3
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	781b      	ldrb	r3, [r3, #0]
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	441a      	add	r2, r3
 80074b8:	4b0d      	ldr	r3, [pc, #52]	; (80074f0 <USB_DeactivateEndpoint+0x208>)
 80074ba:	4323      	orrs	r3, r4
 80074bc:	b29b      	uxth	r3, r3
 80074be:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	4413      	add	r3, r2
 80074ca:	881b      	ldrh	r3, [r3, #0]
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074d6:	b29c      	uxth	r4, r3
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	441a      	add	r2, r3
 80074e2:	4b03      	ldr	r3, [pc, #12]	; (80074f0 <USB_DeactivateEndpoint+0x208>)
 80074e4:	4323      	orrs	r3, r4
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	8013      	strh	r3, [r2, #0]
 80074ea:	e086      	b.n	80075fa <USB_DeactivateEndpoint+0x312>
 80074ec:	ffff80c0 	.word	0xffff80c0
 80074f0:	ffff8080 	.word	0xffff8080
 80074f4:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	4413      	add	r3, r2
 8007502:	881b      	ldrh	r3, [r3, #0]
 8007504:	b29c      	uxth	r4, r3
 8007506:	4623      	mov	r3, r4
 8007508:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800750c:	2b00      	cmp	r3, #0
 800750e:	d014      	beq.n	800753a <USB_DeactivateEndpoint+0x252>
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	4413      	add	r3, r2
 800751a:	881b      	ldrh	r3, [r3, #0]
 800751c:	b29b      	uxth	r3, r3
 800751e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007526:	b29c      	uxth	r4, r3
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	781b      	ldrb	r3, [r3, #0]
 800752e:	009b      	lsls	r3, r3, #2
 8007530:	441a      	add	r2, r3
 8007532:	4b35      	ldr	r3, [pc, #212]	; (8007608 <USB_DeactivateEndpoint+0x320>)
 8007534:	4323      	orrs	r3, r4
 8007536:	b29b      	uxth	r3, r3
 8007538:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	009b      	lsls	r3, r3, #2
 8007542:	4413      	add	r3, r2
 8007544:	881b      	ldrh	r3, [r3, #0]
 8007546:	b29c      	uxth	r4, r3
 8007548:	4623      	mov	r3, r4
 800754a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800754e:	2b00      	cmp	r3, #0
 8007550:	d014      	beq.n	800757c <USB_DeactivateEndpoint+0x294>
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	009b      	lsls	r3, r3, #2
 800755a:	4413      	add	r3, r2
 800755c:	881b      	ldrh	r3, [r3, #0]
 800755e:	b29b      	uxth	r3, r3
 8007560:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007564:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007568:	b29c      	uxth	r4, r3
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	781b      	ldrb	r3, [r3, #0]
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	441a      	add	r2, r3
 8007574:	4b25      	ldr	r3, [pc, #148]	; (800760c <USB_DeactivateEndpoint+0x324>)
 8007576:	4323      	orrs	r3, r4
 8007578:	b29b      	uxth	r3, r3
 800757a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800757c:	687a      	ldr	r2, [r7, #4]
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	781b      	ldrb	r3, [r3, #0]
 8007582:	009b      	lsls	r3, r3, #2
 8007584:	4413      	add	r3, r2
 8007586:	881b      	ldrh	r3, [r3, #0]
 8007588:	b29b      	uxth	r3, r3
 800758a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800758e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007592:	b29c      	uxth	r4, r3
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	009b      	lsls	r3, r3, #2
 800759c:	441a      	add	r2, r3
 800759e:	4b1a      	ldr	r3, [pc, #104]	; (8007608 <USB_DeactivateEndpoint+0x320>)
 80075a0:	4323      	orrs	r3, r4
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	4413      	add	r3, r2
 80075b0:	881b      	ldrh	r3, [r3, #0]
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075bc:	b29c      	uxth	r4, r3
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	781b      	ldrb	r3, [r3, #0]
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	441a      	add	r2, r3
 80075c8:	4b11      	ldr	r3, [pc, #68]	; (8007610 <USB_DeactivateEndpoint+0x328>)
 80075ca:	4323      	orrs	r3, r4
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	4413      	add	r3, r2
 80075da:	881b      	ldrh	r3, [r3, #0]
 80075dc:	b29b      	uxth	r3, r3
 80075de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075e6:	b29c      	uxth	r4, r3
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	009b      	lsls	r3, r3, #2
 80075f0:	441a      	add	r2, r3
 80075f2:	4b07      	ldr	r3, [pc, #28]	; (8007610 <USB_DeactivateEndpoint+0x328>)
 80075f4:	4323      	orrs	r3, r4
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80075fa:	2300      	movs	r3, #0
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3708      	adds	r7, #8
 8007600:	46bd      	mov	sp, r7
 8007602:	bc90      	pop	{r4, r7}
 8007604:	4770      	bx	lr
 8007606:	bf00      	nop
 8007608:	ffffc080 	.word	0xffffc080
 800760c:	ffff80c0 	.word	0xffff80c0
 8007610:	ffff8080 	.word	0xffff8080

08007614 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007614:	b590      	push	{r4, r7, lr}
 8007616:	b08d      	sub	sp, #52	; 0x34
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	785b      	ldrb	r3, [r3, #1]
 8007622:	2b01      	cmp	r3, #1
 8007624:	f040 8160 	bne.w	80078e8 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	699a      	ldr	r2, [r3, #24]
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	691b      	ldr	r3, [r3, #16]
 8007630:	429a      	cmp	r2, r3
 8007632:	d909      	bls.n	8007648 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	691b      	ldr	r3, [r3, #16]
 8007638:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	699a      	ldr	r2, [r3, #24]
 800763e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007640:	1ad2      	subs	r2, r2, r3
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	619a      	str	r2, [r3, #24]
 8007646:	e005      	b.n	8007654 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	2200      	movs	r2, #0
 8007652:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	7b1b      	ldrb	r3, [r3, #12]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d119      	bne.n	8007690 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	6959      	ldr	r1, [r3, #20]
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	88da      	ldrh	r2, [r3, #6]
 8007664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007666:	b29b      	uxth	r3, r3
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 fba2 	bl	8007db2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800766e:	687c      	ldr	r4, [r7, #4]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007676:	b29b      	uxth	r3, r3
 8007678:	441c      	add	r4, r3
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	781b      	ldrb	r3, [r3, #0]
 800767e:	011b      	lsls	r3, r3, #4
 8007680:	4423      	add	r3, r4
 8007682:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007686:	461c      	mov	r4, r3
 8007688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800768a:	b29b      	uxth	r3, r3
 800768c:	8023      	strh	r3, [r4, #0]
 800768e:	e10f      	b.n	80078b0 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	009b      	lsls	r3, r3, #2
 8007698:	4413      	add	r3, r2
 800769a:	881b      	ldrh	r3, [r3, #0]
 800769c:	b29b      	uxth	r3, r3
 800769e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d065      	beq.n	8007772 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80076a6:	687c      	ldr	r4, [r7, #4]
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	785b      	ldrb	r3, [r3, #1]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d148      	bne.n	8007742 <USB_EPStartXfer+0x12e>
 80076b0:	687c      	ldr	r4, [r7, #4]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	441c      	add	r4, r3
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	011b      	lsls	r3, r3, #4
 80076c2:	4423      	add	r3, r4
 80076c4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80076c8:	461c      	mov	r4, r3
 80076ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d10e      	bne.n	80076ee <USB_EPStartXfer+0xda>
 80076d0:	8823      	ldrh	r3, [r4, #0]
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80076d8:	b29b      	uxth	r3, r3
 80076da:	8023      	strh	r3, [r4, #0]
 80076dc:	8823      	ldrh	r3, [r4, #0]
 80076de:	b29b      	uxth	r3, r3
 80076e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	8023      	strh	r3, [r4, #0]
 80076ec:	e03d      	b.n	800776a <USB_EPStartXfer+0x156>
 80076ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076f0:	2b3e      	cmp	r3, #62	; 0x3e
 80076f2:	d810      	bhi.n	8007716 <USB_EPStartXfer+0x102>
 80076f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076f6:	085b      	lsrs	r3, r3, #1
 80076f8:	627b      	str	r3, [r7, #36]	; 0x24
 80076fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076fc:	f003 0301 	and.w	r3, r3, #1
 8007700:	2b00      	cmp	r3, #0
 8007702:	d002      	beq.n	800770a <USB_EPStartXfer+0xf6>
 8007704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007706:	3301      	adds	r3, #1
 8007708:	627b      	str	r3, [r7, #36]	; 0x24
 800770a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770c:	b29b      	uxth	r3, r3
 800770e:	029b      	lsls	r3, r3, #10
 8007710:	b29b      	uxth	r3, r3
 8007712:	8023      	strh	r3, [r4, #0]
 8007714:	e029      	b.n	800776a <USB_EPStartXfer+0x156>
 8007716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007718:	095b      	lsrs	r3, r3, #5
 800771a:	627b      	str	r3, [r7, #36]	; 0x24
 800771c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800771e:	f003 031f 	and.w	r3, r3, #31
 8007722:	2b00      	cmp	r3, #0
 8007724:	d102      	bne.n	800772c <USB_EPStartXfer+0x118>
 8007726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007728:	3b01      	subs	r3, #1
 800772a:	627b      	str	r3, [r7, #36]	; 0x24
 800772c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772e:	b29b      	uxth	r3, r3
 8007730:	029b      	lsls	r3, r3, #10
 8007732:	b29b      	uxth	r3, r3
 8007734:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007738:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800773c:	b29b      	uxth	r3, r3
 800773e:	8023      	strh	r3, [r4, #0]
 8007740:	e013      	b.n	800776a <USB_EPStartXfer+0x156>
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	785b      	ldrb	r3, [r3, #1]
 8007746:	2b01      	cmp	r3, #1
 8007748:	d10f      	bne.n	800776a <USB_EPStartXfer+0x156>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007750:	b29b      	uxth	r3, r3
 8007752:	441c      	add	r4, r3
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	011b      	lsls	r3, r3, #4
 800775a:	4423      	add	r3, r4
 800775c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007760:	60fb      	str	r3, [r7, #12]
 8007762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007764:	b29a      	uxth	r2, r3
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	895b      	ldrh	r3, [r3, #10]
 800776e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007770:	e063      	b.n	800783a <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	785b      	ldrb	r3, [r3, #1]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d148      	bne.n	800780c <USB_EPStartXfer+0x1f8>
 800777a:	687c      	ldr	r4, [r7, #4]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007782:	b29b      	uxth	r3, r3
 8007784:	441c      	add	r4, r3
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	781b      	ldrb	r3, [r3, #0]
 800778a:	011b      	lsls	r3, r3, #4
 800778c:	4423      	add	r3, r4
 800778e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007792:	461c      	mov	r4, r3
 8007794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007796:	2b00      	cmp	r3, #0
 8007798:	d10e      	bne.n	80077b8 <USB_EPStartXfer+0x1a4>
 800779a:	8823      	ldrh	r3, [r4, #0]
 800779c:	b29b      	uxth	r3, r3
 800779e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	8023      	strh	r3, [r4, #0]
 80077a6:	8823      	ldrh	r3, [r4, #0]
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	8023      	strh	r3, [r4, #0]
 80077b6:	e03d      	b.n	8007834 <USB_EPStartXfer+0x220>
 80077b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ba:	2b3e      	cmp	r3, #62	; 0x3e
 80077bc:	d810      	bhi.n	80077e0 <USB_EPStartXfer+0x1cc>
 80077be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c0:	085b      	lsrs	r3, r3, #1
 80077c2:	623b      	str	r3, [r7, #32]
 80077c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c6:	f003 0301 	and.w	r3, r3, #1
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d002      	beq.n	80077d4 <USB_EPStartXfer+0x1c0>
 80077ce:	6a3b      	ldr	r3, [r7, #32]
 80077d0:	3301      	adds	r3, #1
 80077d2:	623b      	str	r3, [r7, #32]
 80077d4:	6a3b      	ldr	r3, [r7, #32]
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	029b      	lsls	r3, r3, #10
 80077da:	b29b      	uxth	r3, r3
 80077dc:	8023      	strh	r3, [r4, #0]
 80077de:	e029      	b.n	8007834 <USB_EPStartXfer+0x220>
 80077e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e2:	095b      	lsrs	r3, r3, #5
 80077e4:	623b      	str	r3, [r7, #32]
 80077e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e8:	f003 031f 	and.w	r3, r3, #31
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d102      	bne.n	80077f6 <USB_EPStartXfer+0x1e2>
 80077f0:	6a3b      	ldr	r3, [r7, #32]
 80077f2:	3b01      	subs	r3, #1
 80077f4:	623b      	str	r3, [r7, #32]
 80077f6:	6a3b      	ldr	r3, [r7, #32]
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	029b      	lsls	r3, r3, #10
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007802:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007806:	b29b      	uxth	r3, r3
 8007808:	8023      	strh	r3, [r4, #0]
 800780a:	e013      	b.n	8007834 <USB_EPStartXfer+0x220>
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	785b      	ldrb	r3, [r3, #1]
 8007810:	2b01      	cmp	r3, #1
 8007812:	d10f      	bne.n	8007834 <USB_EPStartXfer+0x220>
 8007814:	687c      	ldr	r4, [r7, #4]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800781c:	b29b      	uxth	r3, r3
 800781e:	441c      	add	r4, r3
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	011b      	lsls	r3, r3, #4
 8007826:	4423      	add	r3, r4
 8007828:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800782c:	461c      	mov	r4, r3
 800782e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007830:	b29b      	uxth	r3, r3
 8007832:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	891b      	ldrh	r3, [r3, #8]
 8007838:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	6959      	ldr	r1, [r3, #20]
 800783e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007840:	b29b      	uxth	r3, r3
 8007842:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 fab4 	bl	8007db2 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	785b      	ldrb	r3, [r3, #1]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d115      	bne.n	800787e <USB_EPStartXfer+0x26a>
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	781b      	ldrb	r3, [r3, #0]
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	4413      	add	r3, r2
 800785c:	881b      	ldrh	r3, [r3, #0]
 800785e:	b29b      	uxth	r3, r3
 8007860:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007864:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007868:	b29c      	uxth	r4, r3
 800786a:	687a      	ldr	r2, [r7, #4]
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	441a      	add	r2, r3
 8007874:	4b9a      	ldr	r3, [pc, #616]	; (8007ae0 <USB_EPStartXfer+0x4cc>)
 8007876:	4323      	orrs	r3, r4
 8007878:	b29b      	uxth	r3, r3
 800787a:	8013      	strh	r3, [r2, #0]
 800787c:	e018      	b.n	80078b0 <USB_EPStartXfer+0x29c>
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	785b      	ldrb	r3, [r3, #1]
 8007882:	2b01      	cmp	r3, #1
 8007884:	d114      	bne.n	80078b0 <USB_EPStartXfer+0x29c>
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	781b      	ldrb	r3, [r3, #0]
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	4413      	add	r3, r2
 8007890:	881b      	ldrh	r3, [r3, #0]
 8007892:	b29b      	uxth	r3, r3
 8007894:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007898:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800789c:	b29c      	uxth	r4, r3
 800789e:	687a      	ldr	r2, [r7, #4]
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	441a      	add	r2, r3
 80078a8:	4b8e      	ldr	r3, [pc, #568]	; (8007ae4 <USB_EPStartXfer+0x4d0>)
 80078aa:	4323      	orrs	r3, r4
 80078ac:	b29b      	uxth	r3, r3
 80078ae:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80078b0:	687a      	ldr	r2, [r7, #4]
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	009b      	lsls	r3, r3, #2
 80078b8:	4413      	add	r3, r2
 80078ba:	881b      	ldrh	r3, [r3, #0]
 80078bc:	b29b      	uxth	r3, r3
 80078be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078c6:	b29c      	uxth	r4, r3
 80078c8:	f084 0310 	eor.w	r3, r4, #16
 80078cc:	b29c      	uxth	r4, r3
 80078ce:	f084 0320 	eor.w	r3, r4, #32
 80078d2:	b29c      	uxth	r4, r3
 80078d4:	687a      	ldr	r2, [r7, #4]
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	781b      	ldrb	r3, [r3, #0]
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	441a      	add	r2, r3
 80078de:	4b82      	ldr	r3, [pc, #520]	; (8007ae8 <USB_EPStartXfer+0x4d4>)
 80078e0:	4323      	orrs	r3, r4
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	8013      	strh	r3, [r2, #0]
 80078e6:	e146      	b.n	8007b76 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	699a      	ldr	r2, [r3, #24]
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	691b      	ldr	r3, [r3, #16]
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d909      	bls.n	8007908 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	691b      	ldr	r3, [r3, #16]
 80078f8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	699a      	ldr	r2, [r3, #24]
 80078fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007900:	1ad2      	subs	r2, r2, r3
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	619a      	str	r2, [r3, #24]
 8007906:	e005      	b.n	8007914 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	699b      	ldr	r3, [r3, #24]
 800790c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	2200      	movs	r2, #0
 8007912:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	7b1b      	ldrb	r3, [r3, #12]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d148      	bne.n	80079ae <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800791c:	687c      	ldr	r4, [r7, #4]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007924:	b29b      	uxth	r3, r3
 8007926:	441c      	add	r4, r3
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	781b      	ldrb	r3, [r3, #0]
 800792c:	011b      	lsls	r3, r3, #4
 800792e:	4423      	add	r3, r4
 8007930:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007934:	461c      	mov	r4, r3
 8007936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007938:	2b00      	cmp	r3, #0
 800793a:	d10e      	bne.n	800795a <USB_EPStartXfer+0x346>
 800793c:	8823      	ldrh	r3, [r4, #0]
 800793e:	b29b      	uxth	r3, r3
 8007940:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007944:	b29b      	uxth	r3, r3
 8007946:	8023      	strh	r3, [r4, #0]
 8007948:	8823      	ldrh	r3, [r4, #0]
 800794a:	b29b      	uxth	r3, r3
 800794c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007954:	b29b      	uxth	r3, r3
 8007956:	8023      	strh	r3, [r4, #0]
 8007958:	e0f2      	b.n	8007b40 <USB_EPStartXfer+0x52c>
 800795a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800795c:	2b3e      	cmp	r3, #62	; 0x3e
 800795e:	d810      	bhi.n	8007982 <USB_EPStartXfer+0x36e>
 8007960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007962:	085b      	lsrs	r3, r3, #1
 8007964:	61fb      	str	r3, [r7, #28]
 8007966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007968:	f003 0301 	and.w	r3, r3, #1
 800796c:	2b00      	cmp	r3, #0
 800796e:	d002      	beq.n	8007976 <USB_EPStartXfer+0x362>
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	3301      	adds	r3, #1
 8007974:	61fb      	str	r3, [r7, #28]
 8007976:	69fb      	ldr	r3, [r7, #28]
 8007978:	b29b      	uxth	r3, r3
 800797a:	029b      	lsls	r3, r3, #10
 800797c:	b29b      	uxth	r3, r3
 800797e:	8023      	strh	r3, [r4, #0]
 8007980:	e0de      	b.n	8007b40 <USB_EPStartXfer+0x52c>
 8007982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007984:	095b      	lsrs	r3, r3, #5
 8007986:	61fb      	str	r3, [r7, #28]
 8007988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800798a:	f003 031f 	and.w	r3, r3, #31
 800798e:	2b00      	cmp	r3, #0
 8007990:	d102      	bne.n	8007998 <USB_EPStartXfer+0x384>
 8007992:	69fb      	ldr	r3, [r7, #28]
 8007994:	3b01      	subs	r3, #1
 8007996:	61fb      	str	r3, [r7, #28]
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	b29b      	uxth	r3, r3
 800799c:	029b      	lsls	r3, r3, #10
 800799e:	b29b      	uxth	r3, r3
 80079a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	8023      	strh	r3, [r4, #0]
 80079ac:	e0c8      	b.n	8007b40 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	785b      	ldrb	r3, [r3, #1]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d148      	bne.n	8007a48 <USB_EPStartXfer+0x434>
 80079b6:	687c      	ldr	r4, [r7, #4]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80079be:	b29b      	uxth	r3, r3
 80079c0:	441c      	add	r4, r3
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	011b      	lsls	r3, r3, #4
 80079c8:	4423      	add	r3, r4
 80079ca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80079ce:	461c      	mov	r4, r3
 80079d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d10e      	bne.n	80079f4 <USB_EPStartXfer+0x3e0>
 80079d6:	8823      	ldrh	r3, [r4, #0]
 80079d8:	b29b      	uxth	r3, r3
 80079da:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80079de:	b29b      	uxth	r3, r3
 80079e0:	8023      	strh	r3, [r4, #0]
 80079e2:	8823      	ldrh	r3, [r4, #0]
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	8023      	strh	r3, [r4, #0]
 80079f2:	e03d      	b.n	8007a70 <USB_EPStartXfer+0x45c>
 80079f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f6:	2b3e      	cmp	r3, #62	; 0x3e
 80079f8:	d810      	bhi.n	8007a1c <USB_EPStartXfer+0x408>
 80079fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079fc:	085b      	lsrs	r3, r3, #1
 80079fe:	61bb      	str	r3, [r7, #24]
 8007a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a02:	f003 0301 	and.w	r3, r3, #1
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d002      	beq.n	8007a10 <USB_EPStartXfer+0x3fc>
 8007a0a:	69bb      	ldr	r3, [r7, #24]
 8007a0c:	3301      	adds	r3, #1
 8007a0e:	61bb      	str	r3, [r7, #24]
 8007a10:	69bb      	ldr	r3, [r7, #24]
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	029b      	lsls	r3, r3, #10
 8007a16:	b29b      	uxth	r3, r3
 8007a18:	8023      	strh	r3, [r4, #0]
 8007a1a:	e029      	b.n	8007a70 <USB_EPStartXfer+0x45c>
 8007a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a1e:	095b      	lsrs	r3, r3, #5
 8007a20:	61bb      	str	r3, [r7, #24]
 8007a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a24:	f003 031f 	and.w	r3, r3, #31
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d102      	bne.n	8007a32 <USB_EPStartXfer+0x41e>
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	61bb      	str	r3, [r7, #24]
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	029b      	lsls	r3, r3, #10
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	8023      	strh	r3, [r4, #0]
 8007a46:	e013      	b.n	8007a70 <USB_EPStartXfer+0x45c>
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	785b      	ldrb	r3, [r3, #1]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d10f      	bne.n	8007a70 <USB_EPStartXfer+0x45c>
 8007a50:	687c      	ldr	r4, [r7, #4]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	441c      	add	r4, r3
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	781b      	ldrb	r3, [r3, #0]
 8007a60:	011b      	lsls	r3, r3, #4
 8007a62:	4423      	add	r3, r4
 8007a64:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007a68:	461c      	mov	r4, r3
 8007a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	8023      	strh	r3, [r4, #0]
 8007a70:	687c      	ldr	r4, [r7, #4]
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	785b      	ldrb	r3, [r3, #1]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d14e      	bne.n	8007b18 <USB_EPStartXfer+0x504>
 8007a7a:	687c      	ldr	r4, [r7, #4]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	441c      	add	r4, r3
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	011b      	lsls	r3, r3, #4
 8007a8c:	4423      	add	r3, r4
 8007a8e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007a92:	461c      	mov	r4, r3
 8007a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d10e      	bne.n	8007ab8 <USB_EPStartXfer+0x4a4>
 8007a9a:	8823      	ldrh	r3, [r4, #0]
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007aa2:	b29b      	uxth	r3, r3
 8007aa4:	8023      	strh	r3, [r4, #0]
 8007aa6:	8823      	ldrh	r3, [r4, #0]
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007aae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	8023      	strh	r3, [r4, #0]
 8007ab6:	e043      	b.n	8007b40 <USB_EPStartXfer+0x52c>
 8007ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aba:	2b3e      	cmp	r3, #62	; 0x3e
 8007abc:	d816      	bhi.n	8007aec <USB_EPStartXfer+0x4d8>
 8007abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ac0:	085b      	lsrs	r3, r3, #1
 8007ac2:	617b      	str	r3, [r7, #20]
 8007ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ac6:	f003 0301 	and.w	r3, r3, #1
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d002      	beq.n	8007ad4 <USB_EPStartXfer+0x4c0>
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	617b      	str	r3, [r7, #20]
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	029b      	lsls	r3, r3, #10
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	8023      	strh	r3, [r4, #0]
 8007ade:	e02f      	b.n	8007b40 <USB_EPStartXfer+0x52c>
 8007ae0:	ffff80c0 	.word	0xffff80c0
 8007ae4:	ffffc080 	.word	0xffffc080
 8007ae8:	ffff8080 	.word	0xffff8080
 8007aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aee:	095b      	lsrs	r3, r3, #5
 8007af0:	617b      	str	r3, [r7, #20]
 8007af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007af4:	f003 031f 	and.w	r3, r3, #31
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d102      	bne.n	8007b02 <USB_EPStartXfer+0x4ee>
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	3b01      	subs	r3, #1
 8007b00:	617b      	str	r3, [r7, #20]
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	029b      	lsls	r3, r3, #10
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	8023      	strh	r3, [r4, #0]
 8007b16:	e013      	b.n	8007b40 <USB_EPStartXfer+0x52c>
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	785b      	ldrb	r3, [r3, #1]
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d10f      	bne.n	8007b40 <USB_EPStartXfer+0x52c>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	441c      	add	r4, r3
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	781b      	ldrb	r3, [r3, #0]
 8007b2e:	011b      	lsls	r3, r3, #4
 8007b30:	4423      	add	r3, r4
 8007b32:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007b36:	613b      	str	r3, [r7, #16]
 8007b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b3a:	b29a      	uxth	r2, r3
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	4413      	add	r3, r2
 8007b4a:	881b      	ldrh	r3, [r3, #0]
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b56:	b29c      	uxth	r4, r3
 8007b58:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007b5c:	b29c      	uxth	r4, r3
 8007b5e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007b62:	b29c      	uxth	r4, r3
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	781b      	ldrb	r3, [r3, #0]
 8007b6a:	009b      	lsls	r3, r3, #2
 8007b6c:	441a      	add	r2, r3
 8007b6e:	4b04      	ldr	r3, [pc, #16]	; (8007b80 <USB_EPStartXfer+0x56c>)
 8007b70:	4323      	orrs	r3, r4
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007b76:	2300      	movs	r3, #0
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3734      	adds	r7, #52	; 0x34
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd90      	pop	{r4, r7, pc}
 8007b80:	ffff8080 	.word	0xffff8080

08007b84 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007b84:	b490      	push	{r4, r7}
 8007b86:	b082      	sub	sp, #8
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	785b      	ldrb	r3, [r3, #1]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d018      	beq.n	8007bc8 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4413      	add	r3, r2
 8007ba0:	881b      	ldrh	r3, [r3, #0]
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ba8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bac:	b29c      	uxth	r4, r3
 8007bae:	f084 0310 	eor.w	r3, r4, #16
 8007bb2:	b29c      	uxth	r4, r3
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	441a      	add	r2, r3
 8007bbe:	4b11      	ldr	r3, [pc, #68]	; (8007c04 <USB_EPSetStall+0x80>)
 8007bc0:	4323      	orrs	r3, r4
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	8013      	strh	r3, [r2, #0]
 8007bc6:	e017      	b.n	8007bf8 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007bc8:	687a      	ldr	r2, [r7, #4]
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	781b      	ldrb	r3, [r3, #0]
 8007bce:	009b      	lsls	r3, r3, #2
 8007bd0:	4413      	add	r3, r2
 8007bd2:	881b      	ldrh	r3, [r3, #0]
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bde:	b29c      	uxth	r4, r3
 8007be0:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007be4:	b29c      	uxth	r4, r3
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	781b      	ldrb	r3, [r3, #0]
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	441a      	add	r2, r3
 8007bf0:	4b04      	ldr	r3, [pc, #16]	; (8007c04 <USB_EPSetStall+0x80>)
 8007bf2:	4323      	orrs	r3, r4
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3708      	adds	r7, #8
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bc90      	pop	{r4, r7}
 8007c02:	4770      	bx	lr
 8007c04:	ffff8080 	.word	0xffff8080

08007c08 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007c08:	b490      	push	{r4, r7}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	7b1b      	ldrb	r3, [r3, #12]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d17d      	bne.n	8007d16 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	785b      	ldrb	r3, [r3, #1]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d03d      	beq.n	8007c9e <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007c22:	687a      	ldr	r2, [r7, #4]
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	4413      	add	r3, r2
 8007c2c:	881b      	ldrh	r3, [r3, #0]
 8007c2e:	b29c      	uxth	r4, r3
 8007c30:	4623      	mov	r3, r4
 8007c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d014      	beq.n	8007c64 <USB_EPClearStall+0x5c>
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	781b      	ldrb	r3, [r3, #0]
 8007c40:	009b      	lsls	r3, r3, #2
 8007c42:	4413      	add	r3, r2
 8007c44:	881b      	ldrh	r3, [r3, #0]
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c50:	b29c      	uxth	r4, r3
 8007c52:	687a      	ldr	r2, [r7, #4]
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	781b      	ldrb	r3, [r3, #0]
 8007c58:	009b      	lsls	r3, r3, #2
 8007c5a:	441a      	add	r2, r3
 8007c5c:	4b31      	ldr	r3, [pc, #196]	; (8007d24 <USB_EPClearStall+0x11c>)
 8007c5e:	4323      	orrs	r3, r4
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	78db      	ldrb	r3, [r3, #3]
 8007c68:	2b01      	cmp	r3, #1
 8007c6a:	d054      	beq.n	8007d16 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	009b      	lsls	r3, r3, #2
 8007c74:	4413      	add	r3, r2
 8007c76:	881b      	ldrh	r3, [r3, #0]
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c82:	b29c      	uxth	r4, r3
 8007c84:	f084 0320 	eor.w	r3, r4, #32
 8007c88:	b29c      	uxth	r4, r3
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	441a      	add	r2, r3
 8007c94:	4b24      	ldr	r3, [pc, #144]	; (8007d28 <USB_EPClearStall+0x120>)
 8007c96:	4323      	orrs	r3, r4
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	8013      	strh	r3, [r2, #0]
 8007c9c:	e03b      	b.n	8007d16 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	781b      	ldrb	r3, [r3, #0]
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	4413      	add	r3, r2
 8007ca8:	881b      	ldrh	r3, [r3, #0]
 8007caa:	b29c      	uxth	r4, r3
 8007cac:	4623      	mov	r3, r4
 8007cae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d014      	beq.n	8007ce0 <USB_EPClearStall+0xd8>
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	781b      	ldrb	r3, [r3, #0]
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	4413      	add	r3, r2
 8007cc0:	881b      	ldrh	r3, [r3, #0]
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007cc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ccc:	b29c      	uxth	r4, r3
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	441a      	add	r2, r3
 8007cd8:	4b14      	ldr	r3, [pc, #80]	; (8007d2c <USB_EPClearStall+0x124>)
 8007cda:	4323      	orrs	r3, r4
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	781b      	ldrb	r3, [r3, #0]
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	4413      	add	r3, r2
 8007cea:	881b      	ldrh	r3, [r3, #0]
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cf6:	b29c      	uxth	r4, r3
 8007cf8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007cfc:	b29c      	uxth	r4, r3
 8007cfe:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007d02:	b29c      	uxth	r4, r3
 8007d04:	687a      	ldr	r2, [r7, #4]
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	781b      	ldrb	r3, [r3, #0]
 8007d0a:	009b      	lsls	r3, r3, #2
 8007d0c:	441a      	add	r2, r3
 8007d0e:	4b06      	ldr	r3, [pc, #24]	; (8007d28 <USB_EPClearStall+0x120>)
 8007d10:	4323      	orrs	r3, r4
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007d16:	2300      	movs	r3, #0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3708      	adds	r7, #8
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bc90      	pop	{r4, r7}
 8007d20:	4770      	bx	lr
 8007d22:	bf00      	nop
 8007d24:	ffff80c0 	.word	0xffff80c0
 8007d28:	ffff8080 	.word	0xffff8080
 8007d2c:	ffffc080 	.word	0xffffc080

08007d30 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	460b      	mov	r3, r1
 8007d3a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007d3c:	78fb      	ldrb	r3, [r7, #3]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d103      	bne.n	8007d4a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2280      	movs	r2, #128	; 0x80
 8007d46:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	370c      	adds	r7, #12
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bc80      	pop	{r7}
 8007d54:	4770      	bx	lr

08007d56 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b083      	sub	sp, #12
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	370c      	adds	r7, #12
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bc80      	pop	{r7}
 8007d68:	4770      	bx	lr

08007d6a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007d6a:	b480      	push	{r7}
 8007d6c:	b083      	sub	sp, #12
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007d72:	2300      	movs	r3, #0
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	370c      	adds	r7, #12
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bc80      	pop	{r7}
 8007d7c:	4770      	bx	lr

08007d7e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007d7e:	b480      	push	{r7}
 8007d80:	b085      	sub	sp, #20
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007d90:	68fb      	ldr	r3, [r7, #12]
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3714      	adds	r7, #20
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bc80      	pop	{r7}
 8007d9a:	4770      	bx	lr

08007d9c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b083      	sub	sp, #12
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bc80      	pop	{r7}
 8007db0:	4770      	bx	lr

08007db2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007db2:	b480      	push	{r7}
 8007db4:	b08d      	sub	sp, #52	; 0x34
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	60f8      	str	r0, [r7, #12]
 8007dba:	60b9      	str	r1, [r7, #8]
 8007dbc:	4611      	mov	r1, r2
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	460b      	mov	r3, r1
 8007dc2:	80fb      	strh	r3, [r7, #6]
 8007dc4:	4613      	mov	r3, r2
 8007dc6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007dc8:	88bb      	ldrh	r3, [r7, #4]
 8007dca:	3301      	adds	r3, #1
 8007dcc:	085b      	lsrs	r3, r3, #1
 8007dce:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007dd8:	88fb      	ldrh	r3, [r7, #6]
 8007dda:	005a      	lsls	r2, r3, #1
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	4413      	add	r3, r2
 8007de0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007de4:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8007de6:	6a3b      	ldr	r3, [r7, #32]
 8007de8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007dea:	e01e      	b.n	8007e2a <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8007dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8007df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df4:	3301      	adds	r3, #1
 8007df6:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8007df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfa:	781b      	ldrb	r3, [r3, #0]
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	021b      	lsls	r3, r3, #8
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	461a      	mov	r2, r3
 8007e04:	69bb      	ldr	r3, [r7, #24]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	b29a      	uxth	r2, r3
 8007e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e10:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e14:	3302      	adds	r3, #2
 8007e16:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8007e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e1a:	3302      	adds	r3, #2
 8007e1c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8007e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e20:	3301      	adds	r3, #1
 8007e22:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8007e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e26:	3b01      	subs	r3, #1
 8007e28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d1dd      	bne.n	8007dec <USB_WritePMA+0x3a>
  }
}
 8007e30:	bf00      	nop
 8007e32:	3734      	adds	r7, #52	; 0x34
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bc80      	pop	{r7}
 8007e38:	4770      	bx	lr

08007e3a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007e3a:	b480      	push	{r7}
 8007e3c:	b08b      	sub	sp, #44	; 0x2c
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	60f8      	str	r0, [r7, #12]
 8007e42:	60b9      	str	r1, [r7, #8]
 8007e44:	4611      	mov	r1, r2
 8007e46:	461a      	mov	r2, r3
 8007e48:	460b      	mov	r3, r1
 8007e4a:	80fb      	strh	r3, [r7, #6]
 8007e4c:	4613      	mov	r3, r2
 8007e4e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007e50:	88bb      	ldrh	r3, [r7, #4]
 8007e52:	085b      	lsrs	r3, r3, #1
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007e60:	88fb      	ldrh	r3, [r7, #6]
 8007e62:	005a      	lsls	r2, r3, #1
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	4413      	add	r3, r2
 8007e68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007e6c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8007e6e:	69bb      	ldr	r3, [r7, #24]
 8007e70:	627b      	str	r3, [r7, #36]	; 0x24
 8007e72:	e01b      	b.n	8007eac <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8007e74:	6a3b      	ldr	r3, [r7, #32]
 8007e76:	881b      	ldrh	r3, [r3, #0]
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007e7c:	6a3b      	ldr	r3, [r7, #32]
 8007e7e:	3302      	adds	r3, #2
 8007e80:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	b2da      	uxtb	r2, r3
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007e8a:	69fb      	ldr	r3, [r7, #28]
 8007e8c:	3301      	adds	r3, #1
 8007e8e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	0a1b      	lsrs	r3, r3, #8
 8007e94:	b2da      	uxtb	r2, r3
 8007e96:	69fb      	ldr	r3, [r7, #28]
 8007e98:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007e9a:	69fb      	ldr	r3, [r7, #28]
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007ea0:	6a3b      	ldr	r3, [r7, #32]
 8007ea2:	3302      	adds	r3, #2
 8007ea4:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8007ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea8:	3b01      	subs	r3, #1
 8007eaa:	627b      	str	r3, [r7, #36]	; 0x24
 8007eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d1e0      	bne.n	8007e74 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8007eb2:	88bb      	ldrh	r3, [r7, #4]
 8007eb4:	f003 0301 	and.w	r3, r3, #1
 8007eb8:	b29b      	uxth	r3, r3
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d007      	beq.n	8007ece <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8007ebe:	6a3b      	ldr	r3, [r7, #32]
 8007ec0:	881b      	ldrh	r3, [r3, #0]
 8007ec2:	b29b      	uxth	r3, r3
 8007ec4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	b2da      	uxtb	r2, r3
 8007eca:	69fb      	ldr	r3, [r7, #28]
 8007ecc:	701a      	strb	r2, [r3, #0]
  }
}
 8007ece:	bf00      	nop
 8007ed0:	372c      	adds	r7, #44	; 0x2c
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bc80      	pop	{r7}
 8007ed6:	4770      	bx	lr

08007ed8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b084      	sub	sp, #16
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	7c1b      	ldrb	r3, [r3, #16]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d115      	bne.n	8007f1c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007ef0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ef4:	2202      	movs	r2, #2
 8007ef6:	2181      	movs	r1, #129	; 0x81
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f001 fe74 	bl	8009be6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2201      	movs	r2, #1
 8007f02:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007f04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f08:	2202      	movs	r2, #2
 8007f0a:	2101      	movs	r1, #1
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f001 fe6a 	bl	8009be6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2201      	movs	r2, #1
 8007f16:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8007f1a:	e012      	b.n	8007f42 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007f1c:	2340      	movs	r3, #64	; 0x40
 8007f1e:	2202      	movs	r2, #2
 8007f20:	2181      	movs	r1, #129	; 0x81
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f001 fe5f 	bl	8009be6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007f2e:	2340      	movs	r3, #64	; 0x40
 8007f30:	2202      	movs	r2, #2
 8007f32:	2101      	movs	r1, #1
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f001 fe56 	bl	8009be6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007f42:	2308      	movs	r3, #8
 8007f44:	2203      	movs	r2, #3
 8007f46:	2182      	movs	r1, #130	; 0x82
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f001 fe4c 	bl	8009be6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2201      	movs	r2, #1
 8007f52:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007f54:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007f58:	f001 ff66 	bl	8009e28 <USBD_static_malloc>
 8007f5c:	4602      	mov	r2, r0
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d102      	bne.n	8007f74 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	73fb      	strb	r3, [r7, #15]
 8007f72:	e026      	b.n	8007fc2 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f7a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	2200      	movs	r2, #0
 8007f92:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	7c1b      	ldrb	r3, [r3, #16]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d109      	bne.n	8007fb2 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007fa4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007fa8:	2101      	movs	r1, #1
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f001 ff05 	bl	8009dba <USBD_LL_PrepareReceive>
 8007fb0:	e007      	b.n	8007fc2 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007fb8:	2340      	movs	r3, #64	; 0x40
 8007fba:	2101      	movs	r1, #1
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f001 fefc 	bl	8009dba <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3710      	adds	r7, #16
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b084      	sub	sp, #16
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007fdc:	2181      	movs	r1, #129	; 0x81
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f001 fe27 	bl	8009c32 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007fea:	2101      	movs	r1, #1
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f001 fe20 	bl	8009c32 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007ffa:	2182      	movs	r1, #130	; 0x82
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f001 fe18 	bl	8009c32 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800800e:	2b00      	cmp	r3, #0
 8008010:	d00e      	beq.n	8008030 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008022:	4618      	mov	r0, r3
 8008024:	f001 ff0c 	bl	8009e40 <USBD_static_free>
    pdev->pClassData = NULL;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2200      	movs	r2, #0
 800802c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8008030:	7bfb      	ldrb	r3, [r7, #15]
}
 8008032:	4618      	mov	r0, r3
 8008034:	3710      	adds	r7, #16
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}

0800803a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800803a:	b580      	push	{r7, lr}
 800803c:	b086      	sub	sp, #24
 800803e:	af00      	add	r7, sp, #0
 8008040:	6078      	str	r0, [r7, #4]
 8008042:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800804a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800804c:	2300      	movs	r3, #0
 800804e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008050:	2300      	movs	r3, #0
 8008052:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008054:	2300      	movs	r3, #0
 8008056:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008060:	2b00      	cmp	r3, #0
 8008062:	d039      	beq.n	80080d8 <USBD_CDC_Setup+0x9e>
 8008064:	2b20      	cmp	r3, #32
 8008066:	d17c      	bne.n	8008162 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	88db      	ldrh	r3, [r3, #6]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d029      	beq.n	80080c4 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	b25b      	sxtb	r3, r3
 8008076:	2b00      	cmp	r3, #0
 8008078:	da11      	bge.n	800809e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008080:	689b      	ldr	r3, [r3, #8]
 8008082:	683a      	ldr	r2, [r7, #0]
 8008084:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008086:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008088:	683a      	ldr	r2, [r7, #0]
 800808a:	88d2      	ldrh	r2, [r2, #6]
 800808c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800808e:	6939      	ldr	r1, [r7, #16]
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	88db      	ldrh	r3, [r3, #6]
 8008094:	461a      	mov	r2, r3
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f001 f9f6 	bl	8009488 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800809c:	e068      	b.n	8008170 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	785a      	ldrb	r2, [r3, #1]
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	88db      	ldrh	r3, [r3, #6]
 80080ac:	b2da      	uxtb	r2, r3
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80080b4:	6939      	ldr	r1, [r7, #16]
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	88db      	ldrh	r3, [r3, #6]
 80080ba:	461a      	mov	r2, r3
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f001 fa11 	bl	80094e4 <USBD_CtlPrepareRx>
      break;
 80080c2:	e055      	b.n	8008170 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	683a      	ldr	r2, [r7, #0]
 80080ce:	7850      	ldrb	r0, [r2, #1]
 80080d0:	2200      	movs	r2, #0
 80080d2:	6839      	ldr	r1, [r7, #0]
 80080d4:	4798      	blx	r3
      break;
 80080d6:	e04b      	b.n	8008170 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	785b      	ldrb	r3, [r3, #1]
 80080dc:	2b0a      	cmp	r3, #10
 80080de:	d017      	beq.n	8008110 <USBD_CDC_Setup+0xd6>
 80080e0:	2b0b      	cmp	r3, #11
 80080e2:	d029      	beq.n	8008138 <USBD_CDC_Setup+0xfe>
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d133      	bne.n	8008150 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080ee:	2b03      	cmp	r3, #3
 80080f0:	d107      	bne.n	8008102 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80080f2:	f107 030c 	add.w	r3, r7, #12
 80080f6:	2202      	movs	r2, #2
 80080f8:	4619      	mov	r1, r3
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f001 f9c4 	bl	8009488 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008100:	e02e      	b.n	8008160 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8008102:	6839      	ldr	r1, [r7, #0]
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f001 f955 	bl	80093b4 <USBD_CtlError>
            ret = USBD_FAIL;
 800810a:	2302      	movs	r3, #2
 800810c:	75fb      	strb	r3, [r7, #23]
          break;
 800810e:	e027      	b.n	8008160 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008116:	2b03      	cmp	r3, #3
 8008118:	d107      	bne.n	800812a <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800811a:	f107 030f 	add.w	r3, r7, #15
 800811e:	2201      	movs	r2, #1
 8008120:	4619      	mov	r1, r3
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f001 f9b0 	bl	8009488 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008128:	e01a      	b.n	8008160 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800812a:	6839      	ldr	r1, [r7, #0]
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f001 f941 	bl	80093b4 <USBD_CtlError>
            ret = USBD_FAIL;
 8008132:	2302      	movs	r3, #2
 8008134:	75fb      	strb	r3, [r7, #23]
          break;
 8008136:	e013      	b.n	8008160 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800813e:	2b03      	cmp	r3, #3
 8008140:	d00d      	beq.n	800815e <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8008142:	6839      	ldr	r1, [r7, #0]
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f001 f935 	bl	80093b4 <USBD_CtlError>
            ret = USBD_FAIL;
 800814a:	2302      	movs	r3, #2
 800814c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800814e:	e006      	b.n	800815e <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8008150:	6839      	ldr	r1, [r7, #0]
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f001 f92e 	bl	80093b4 <USBD_CtlError>
          ret = USBD_FAIL;
 8008158:	2302      	movs	r3, #2
 800815a:	75fb      	strb	r3, [r7, #23]
          break;
 800815c:	e000      	b.n	8008160 <USBD_CDC_Setup+0x126>
          break;
 800815e:	bf00      	nop
      }
      break;
 8008160:	e006      	b.n	8008170 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8008162:	6839      	ldr	r1, [r7, #0]
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f001 f925 	bl	80093b4 <USBD_CtlError>
      ret = USBD_FAIL;
 800816a:	2302      	movs	r3, #2
 800816c:	75fb      	strb	r3, [r7, #23]
      break;
 800816e:	bf00      	nop
  }

  return ret;
 8008170:	7dfb      	ldrb	r3, [r7, #23]
}
 8008172:	4618      	mov	r0, r3
 8008174:	3718      	adds	r7, #24
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b084      	sub	sp, #16
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
 8008182:	460b      	mov	r3, r1
 8008184:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800818c:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008194:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800819c:	2b00      	cmp	r3, #0
 800819e:	d037      	beq.n	8008210 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80081a0:	78fa      	ldrb	r2, [r7, #3]
 80081a2:	6879      	ldr	r1, [r7, #4]
 80081a4:	4613      	mov	r3, r2
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	4413      	add	r3, r2
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	440b      	add	r3, r1
 80081ae:	331c      	adds	r3, #28
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d026      	beq.n	8008204 <USBD_CDC_DataIn+0x8a>
 80081b6:	78fa      	ldrb	r2, [r7, #3]
 80081b8:	6879      	ldr	r1, [r7, #4]
 80081ba:	4613      	mov	r3, r2
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	4413      	add	r3, r2
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	440b      	add	r3, r1
 80081c4:	331c      	adds	r3, #28
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	78fa      	ldrb	r2, [r7, #3]
 80081ca:	68b9      	ldr	r1, [r7, #8]
 80081cc:	0152      	lsls	r2, r2, #5
 80081ce:	440a      	add	r2, r1
 80081d0:	3238      	adds	r2, #56	; 0x38
 80081d2:	6812      	ldr	r2, [r2, #0]
 80081d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80081d8:	fb02 f201 	mul.w	r2, r2, r1
 80081dc:	1a9b      	subs	r3, r3, r2
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d110      	bne.n	8008204 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80081e2:	78fa      	ldrb	r2, [r7, #3]
 80081e4:	6879      	ldr	r1, [r7, #4]
 80081e6:	4613      	mov	r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4413      	add	r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	440b      	add	r3, r1
 80081f0:	331c      	adds	r3, #28
 80081f2:	2200      	movs	r2, #0
 80081f4:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80081f6:	78f9      	ldrb	r1, [r7, #3]
 80081f8:	2300      	movs	r3, #0
 80081fa:	2200      	movs	r2, #0
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f001 fdb9 	bl	8009d74 <USBD_LL_Transmit>
 8008202:	e003      	b.n	800820c <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2200      	movs	r2, #0
 8008208:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800820c:	2300      	movs	r3, #0
 800820e:	e000      	b.n	8008212 <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8008210:	2302      	movs	r3, #2
  }
}
 8008212:	4618      	mov	r0, r3
 8008214:	3710      	adds	r7, #16
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}

0800821a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800821a:	b580      	push	{r7, lr}
 800821c:	b084      	sub	sp, #16
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
 8008222:	460b      	mov	r3, r1
 8008224:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800822c:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800822e:	78fb      	ldrb	r3, [r7, #3]
 8008230:	4619      	mov	r1, r3
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f001 fde4 	bl	8009e00 <USBD_LL_GetRxDataSize>
 8008238:	4602      	mov	r2, r0
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00d      	beq.n	8008266 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	68fa      	ldr	r2, [r7, #12]
 8008254:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008258:	68fa      	ldr	r2, [r7, #12]
 800825a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800825e:	4611      	mov	r1, r2
 8008260:	4798      	blx	r3

    return USBD_OK;
 8008262:	2300      	movs	r3, #0
 8008264:	e000      	b.n	8008268 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008266:	2302      	movs	r3, #2
  }
}
 8008268:	4618      	mov	r0, r3
 800826a:	3710      	adds	r7, #16
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b084      	sub	sp, #16
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800827e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008286:	2b00      	cmp	r3, #0
 8008288:	d015      	beq.n	80082b6 <USBD_CDC_EP0_RxReady+0x46>
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008290:	2bff      	cmp	r3, #255	; 0xff
 8008292:	d010      	beq.n	80082b6 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800829a:	689b      	ldr	r3, [r3, #8]
 800829c:	68fa      	ldr	r2, [r7, #12]
 800829e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80082a2:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80082a4:	68fa      	ldr	r2, [r7, #12]
 80082a6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80082aa:	b292      	uxth	r2, r2
 80082ac:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	22ff      	movs	r2, #255	; 0xff
 80082b2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80082b6:	2300      	movs	r3, #0
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	3710      	adds	r7, #16
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}

080082c0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2243      	movs	r2, #67	; 0x43
 80082cc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80082ce:	4b03      	ldr	r3, [pc, #12]	; (80082dc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	370c      	adds	r7, #12
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bc80      	pop	{r7}
 80082d8:	4770      	bx	lr
 80082da:	bf00      	nop
 80082dc:	20000094 	.word	0x20000094

080082e0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2243      	movs	r2, #67	; 0x43
 80082ec:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80082ee:	4b03      	ldr	r3, [pc, #12]	; (80082fc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	370c      	adds	r7, #12
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bc80      	pop	{r7}
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	20000050 	.word	0x20000050

08008300 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2243      	movs	r2, #67	; 0x43
 800830c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800830e:	4b03      	ldr	r3, [pc, #12]	; (800831c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008310:	4618      	mov	r0, r3
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	bc80      	pop	{r7}
 8008318:	4770      	bx	lr
 800831a:	bf00      	nop
 800831c:	200000d8 	.word	0x200000d8

08008320 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	220a      	movs	r2, #10
 800832c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800832e:	4b03      	ldr	r3, [pc, #12]	; (800833c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008330:	4618      	mov	r0, r3
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	bc80      	pop	{r7}
 8008338:	4770      	bx	lr
 800833a:	bf00      	nop
 800833c:	2000000c 	.word	0x2000000c

08008340 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008340:	b480      	push	{r7}
 8008342:	b085      	sub	sp, #20
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800834a:	2302      	movs	r3, #2
 800834c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d005      	beq.n	8008360 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	683a      	ldr	r2, [r7, #0]
 8008358:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800835c:	2300      	movs	r3, #0
 800835e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008360:	7bfb      	ldrb	r3, [r7, #15]
}
 8008362:	4618      	mov	r0, r3
 8008364:	3714      	adds	r7, #20
 8008366:	46bd      	mov	sp, r7
 8008368:	bc80      	pop	{r7}
 800836a:	4770      	bx	lr

0800836c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800836c:	b480      	push	{r7}
 800836e:	b087      	sub	sp, #28
 8008370:	af00      	add	r7, sp, #0
 8008372:	60f8      	str	r0, [r7, #12]
 8008374:	60b9      	str	r1, [r7, #8]
 8008376:	4613      	mov	r3, r2
 8008378:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008380:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	68ba      	ldr	r2, [r7, #8]
 8008386:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800838a:	88fa      	ldrh	r2, [r7, #6]
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8008392:	2300      	movs	r3, #0
}
 8008394:	4618      	mov	r0, r3
 8008396:	371c      	adds	r7, #28
 8008398:	46bd      	mov	sp, r7
 800839a:	bc80      	pop	{r7}
 800839c:	4770      	bx	lr

0800839e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800839e:	b480      	push	{r7}
 80083a0:	b085      	sub	sp, #20
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
 80083a6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083ae:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	683a      	ldr	r2, [r7, #0]
 80083b4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3714      	adds	r7, #20
 80083be:	46bd      	mov	sp, r7
 80083c0:	bc80      	pop	{r7}
 80083c2:	4770      	bx	lr

080083c4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b084      	sub	sp, #16
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083d2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d01c      	beq.n	8008418 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d115      	bne.n	8008414 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	2201      	movs	r2, #1
 80083ec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008406:	b29b      	uxth	r3, r3
 8008408:	2181      	movs	r1, #129	; 0x81
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f001 fcb2 	bl	8009d74 <USBD_LL_Transmit>

      return USBD_OK;
 8008410:	2300      	movs	r3, #0
 8008412:	e002      	b.n	800841a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8008414:	2301      	movs	r3, #1
 8008416:	e000      	b.n	800841a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8008418:	2302      	movs	r3, #2
  }
}
 800841a:	4618      	mov	r0, r3
 800841c:	3710      	adds	r7, #16
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}

08008422 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008422:	b580      	push	{r7, lr}
 8008424:	b084      	sub	sp, #16
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008430:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008438:	2b00      	cmp	r3, #0
 800843a:	d017      	beq.n	800846c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	7c1b      	ldrb	r3, [r3, #16]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d109      	bne.n	8008458 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800844a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800844e:	2101      	movs	r1, #1
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f001 fcb2 	bl	8009dba <USBD_LL_PrepareReceive>
 8008456:	e007      	b.n	8008468 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800845e:	2340      	movs	r3, #64	; 0x40
 8008460:	2101      	movs	r1, #1
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f001 fca9 	bl	8009dba <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008468:	2300      	movs	r3, #0
 800846a:	e000      	b.n	800846e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800846c:	2302      	movs	r3, #2
  }
}
 800846e:	4618      	mov	r0, r3
 8008470:	3710      	adds	r7, #16
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}

08008476 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008476:	b580      	push	{r7, lr}
 8008478:	b084      	sub	sp, #16
 800847a:	af00      	add	r7, sp, #0
 800847c:	60f8      	str	r0, [r7, #12]
 800847e:	60b9      	str	r1, [r7, #8]
 8008480:	4613      	mov	r3, r2
 8008482:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d101      	bne.n	800848e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800848a:	2302      	movs	r3, #2
 800848c:	e01a      	b.n	80084c4 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008494:	2b00      	cmp	r3, #0
 8008496:	d003      	beq.n	80084a0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	2200      	movs	r2, #0
 800849c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d003      	beq.n	80084ae <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	68ba      	ldr	r2, [r7, #8]
 80084aa:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2201      	movs	r2, #1
 80084b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	79fa      	ldrb	r2, [r7, #7]
 80084ba:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80084bc:	68f8      	ldr	r0, [r7, #12]
 80084be:	f001 fb1d 	bl	8009afc <USBD_LL_Init>

  return USBD_OK;
 80084c2:	2300      	movs	r3, #0
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3710      	adds	r7, #16
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bd80      	pop	{r7, pc}

080084cc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b085      	sub	sp, #20
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80084d6:	2300      	movs	r3, #0
 80084d8:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d006      	beq.n	80084ee <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	683a      	ldr	r2, [r7, #0]
 80084e4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80084e8:	2300      	movs	r3, #0
 80084ea:	73fb      	strb	r3, [r7, #15]
 80084ec:	e001      	b.n	80084f2 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80084ee:	2302      	movs	r3, #2
 80084f0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80084f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3714      	adds	r7, #20
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bc80      	pop	{r7}
 80084fc:	4770      	bx	lr

080084fe <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b082      	sub	sp, #8
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f001 fb52 	bl	8009bb0 <USBD_LL_Start>

  return USBD_OK;
 800850c:	2300      	movs	r3, #0
}
 800850e:	4618      	mov	r0, r3
 8008510:	3708      	adds	r7, #8
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}

08008516 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008516:	b480      	push	{r7}
 8008518:	b083      	sub	sp, #12
 800851a:	af00      	add	r7, sp, #0
 800851c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800851e:	2300      	movs	r3, #0
}
 8008520:	4618      	mov	r0, r3
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	bc80      	pop	{r7}
 8008528:	4770      	bx	lr

0800852a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800852a:	b580      	push	{r7, lr}
 800852c:	b084      	sub	sp, #16
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
 8008532:	460b      	mov	r3, r1
 8008534:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008536:	2302      	movs	r3, #2
 8008538:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008540:	2b00      	cmp	r3, #0
 8008542:	d00c      	beq.n	800855e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	78fa      	ldrb	r2, [r7, #3]
 800854e:	4611      	mov	r1, r2
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	4798      	blx	r3
 8008554:	4603      	mov	r3, r0
 8008556:	2b00      	cmp	r3, #0
 8008558:	d101      	bne.n	800855e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800855a:	2300      	movs	r3, #0
 800855c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800855e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008560:	4618      	mov	r0, r3
 8008562:	3710      	adds	r7, #16
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}

08008568 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	460b      	mov	r3, r1
 8008572:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	78fa      	ldrb	r2, [r7, #3]
 800857e:	4611      	mov	r1, r2
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	4798      	blx	r3

  return USBD_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3708      	adds	r7, #8
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}

0800858e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800858e:	b580      	push	{r7, lr}
 8008590:	b082      	sub	sp, #8
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
 8008596:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800859e:	6839      	ldr	r1, [r7, #0]
 80085a0:	4618      	mov	r0, r3
 80085a2:	f000 fecb 	bl	800933c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2201      	movs	r2, #1
 80085aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80085b4:	461a      	mov	r2, r3
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80085c2:	f003 031f 	and.w	r3, r3, #31
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d00c      	beq.n	80085e4 <USBD_LL_SetupStage+0x56>
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d302      	bcc.n	80085d4 <USBD_LL_SetupStage+0x46>
 80085ce:	2b02      	cmp	r3, #2
 80085d0:	d010      	beq.n	80085f4 <USBD_LL_SetupStage+0x66>
 80085d2:	e017      	b.n	8008604 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80085da:	4619      	mov	r1, r3
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f000 f9cb 	bl	8008978 <USBD_StdDevReq>
      break;
 80085e2:	e01a      	b.n	800861a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80085ea:	4619      	mov	r1, r3
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f000 fa2d 	bl	8008a4c <USBD_StdItfReq>
      break;
 80085f2:	e012      	b.n	800861a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80085fa:	4619      	mov	r1, r3
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f000 fa6b 	bl	8008ad8 <USBD_StdEPReq>
      break;
 8008602:	e00a      	b.n	800861a <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800860a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800860e:	b2db      	uxtb	r3, r3
 8008610:	4619      	mov	r1, r3
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f001 fb2c 	bl	8009c70 <USBD_LL_StallEP>
      break;
 8008618:	bf00      	nop
  }

  return USBD_OK;
 800861a:	2300      	movs	r3, #0
}
 800861c:	4618      	mov	r0, r3
 800861e:	3708      	adds	r7, #8
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}

08008624 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b086      	sub	sp, #24
 8008628:	af00      	add	r7, sp, #0
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	460b      	mov	r3, r1
 800862e:	607a      	str	r2, [r7, #4]
 8008630:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008632:	7afb      	ldrb	r3, [r7, #11]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d14b      	bne.n	80086d0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800863e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008646:	2b03      	cmp	r3, #3
 8008648:	d134      	bne.n	80086b4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	68da      	ldr	r2, [r3, #12]
 800864e:	697b      	ldr	r3, [r7, #20]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	429a      	cmp	r2, r3
 8008654:	d919      	bls.n	800868a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	68da      	ldr	r2, [r3, #12]
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	691b      	ldr	r3, [r3, #16]
 800865e:	1ad2      	subs	r2, r2, r3
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	68da      	ldr	r2, [r3, #12]
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800866c:	429a      	cmp	r2, r3
 800866e:	d203      	bcs.n	8008678 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008674:	b29b      	uxth	r3, r3
 8008676:	e002      	b.n	800867e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800867c:	b29b      	uxth	r3, r3
 800867e:	461a      	mov	r2, r3
 8008680:	6879      	ldr	r1, [r7, #4]
 8008682:	68f8      	ldr	r0, [r7, #12]
 8008684:	f000 ff4c 	bl	8009520 <USBD_CtlContinueRx>
 8008688:	e038      	b.n	80086fc <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008690:	691b      	ldr	r3, [r3, #16]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d00a      	beq.n	80086ac <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800869c:	2b03      	cmp	r3, #3
 800869e:	d105      	bne.n	80086ac <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086a6:	691b      	ldr	r3, [r3, #16]
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	f000 ff49 	bl	8009544 <USBD_CtlSendStatus>
 80086b2:	e023      	b.n	80086fc <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80086ba:	2b05      	cmp	r3, #5
 80086bc:	d11e      	bne.n	80086fc <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2200      	movs	r2, #0
 80086c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80086c6:	2100      	movs	r1, #0
 80086c8:	68f8      	ldr	r0, [r7, #12]
 80086ca:	f001 fad1 	bl	8009c70 <USBD_LL_StallEP>
 80086ce:	e015      	b.n	80086fc <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086d6:	699b      	ldr	r3, [r3, #24]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d00d      	beq.n	80086f8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80086e2:	2b03      	cmp	r3, #3
 80086e4:	d108      	bne.n	80086f8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086ec:	699b      	ldr	r3, [r3, #24]
 80086ee:	7afa      	ldrb	r2, [r7, #11]
 80086f0:	4611      	mov	r1, r2
 80086f2:	68f8      	ldr	r0, [r7, #12]
 80086f4:	4798      	blx	r3
 80086f6:	e001      	b.n	80086fc <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80086f8:	2302      	movs	r3, #2
 80086fa:	e000      	b.n	80086fe <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3718      	adds	r7, #24
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}

08008706 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008706:	b580      	push	{r7, lr}
 8008708:	b086      	sub	sp, #24
 800870a:	af00      	add	r7, sp, #0
 800870c:	60f8      	str	r0, [r7, #12]
 800870e:	460b      	mov	r3, r1
 8008710:	607a      	str	r2, [r7, #4]
 8008712:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008714:	7afb      	ldrb	r3, [r7, #11]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d17f      	bne.n	800881a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	3314      	adds	r3, #20
 800871e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008726:	2b02      	cmp	r3, #2
 8008728:	d15c      	bne.n	80087e4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	68da      	ldr	r2, [r3, #12]
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	691b      	ldr	r3, [r3, #16]
 8008732:	429a      	cmp	r2, r3
 8008734:	d915      	bls.n	8008762 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	68da      	ldr	r2, [r3, #12]
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	691b      	ldr	r3, [r3, #16]
 800873e:	1ad2      	subs	r2, r2, r3
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	68db      	ldr	r3, [r3, #12]
 8008748:	b29b      	uxth	r3, r3
 800874a:	461a      	mov	r2, r3
 800874c:	6879      	ldr	r1, [r7, #4]
 800874e:	68f8      	ldr	r0, [r7, #12]
 8008750:	f000 feb6 	bl	80094c0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008754:	2300      	movs	r3, #0
 8008756:	2200      	movs	r2, #0
 8008758:	2100      	movs	r1, #0
 800875a:	68f8      	ldr	r0, [r7, #12]
 800875c:	f001 fb2d 	bl	8009dba <USBD_LL_PrepareReceive>
 8008760:	e04e      	b.n	8008800 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	697a      	ldr	r2, [r7, #20]
 8008768:	6912      	ldr	r2, [r2, #16]
 800876a:	fbb3 f1f2 	udiv	r1, r3, r2
 800876e:	fb02 f201 	mul.w	r2, r2, r1
 8008772:	1a9b      	subs	r3, r3, r2
 8008774:	2b00      	cmp	r3, #0
 8008776:	d11c      	bne.n	80087b2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	689a      	ldr	r2, [r3, #8]
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008780:	429a      	cmp	r2, r3
 8008782:	d316      	bcc.n	80087b2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	689a      	ldr	r2, [r3, #8]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800878e:	429a      	cmp	r2, r3
 8008790:	d20f      	bcs.n	80087b2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008792:	2200      	movs	r2, #0
 8008794:	2100      	movs	r1, #0
 8008796:	68f8      	ldr	r0, [r7, #12]
 8008798:	f000 fe92 	bl	80094c0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2200      	movs	r2, #0
 80087a0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80087a4:	2300      	movs	r3, #0
 80087a6:	2200      	movs	r2, #0
 80087a8:	2100      	movs	r1, #0
 80087aa:	68f8      	ldr	r0, [r7, #12]
 80087ac:	f001 fb05 	bl	8009dba <USBD_LL_PrepareReceive>
 80087b0:	e026      	b.n	8008800 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087b8:	68db      	ldr	r3, [r3, #12]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00a      	beq.n	80087d4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80087c4:	2b03      	cmp	r3, #3
 80087c6:	d105      	bne.n	80087d4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	68f8      	ldr	r0, [r7, #12]
 80087d2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80087d4:	2180      	movs	r1, #128	; 0x80
 80087d6:	68f8      	ldr	r0, [r7, #12]
 80087d8:	f001 fa4a 	bl	8009c70 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80087dc:	68f8      	ldr	r0, [r7, #12]
 80087de:	f000 fec4 	bl	800956a <USBD_CtlReceiveStatus>
 80087e2:	e00d      	b.n	8008800 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80087ea:	2b04      	cmp	r3, #4
 80087ec:	d004      	beq.n	80087f8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d103      	bne.n	8008800 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80087f8:	2180      	movs	r1, #128	; 0x80
 80087fa:	68f8      	ldr	r0, [r7, #12]
 80087fc:	f001 fa38 	bl	8009c70 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008806:	2b01      	cmp	r3, #1
 8008808:	d11d      	bne.n	8008846 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800880a:	68f8      	ldr	r0, [r7, #12]
 800880c:	f7ff fe83 	bl	8008516 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2200      	movs	r2, #0
 8008814:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008818:	e015      	b.n	8008846 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008820:	695b      	ldr	r3, [r3, #20]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d00d      	beq.n	8008842 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800882c:	2b03      	cmp	r3, #3
 800882e:	d108      	bne.n	8008842 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008836:	695b      	ldr	r3, [r3, #20]
 8008838:	7afa      	ldrb	r2, [r7, #11]
 800883a:	4611      	mov	r1, r2
 800883c:	68f8      	ldr	r0, [r7, #12]
 800883e:	4798      	blx	r3
 8008840:	e001      	b.n	8008846 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008842:	2302      	movs	r3, #2
 8008844:	e000      	b.n	8008848 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008846:	2300      	movs	r3, #0
}
 8008848:	4618      	mov	r0, r3
 800884a:	3718      	adds	r7, #24
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b082      	sub	sp, #8
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008858:	2340      	movs	r3, #64	; 0x40
 800885a:	2200      	movs	r2, #0
 800885c:	2100      	movs	r1, #0
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f001 f9c1 	bl	8009be6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2201      	movs	r2, #1
 8008868:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2240      	movs	r2, #64	; 0x40
 8008870:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008874:	2340      	movs	r3, #64	; 0x40
 8008876:	2200      	movs	r2, #0
 8008878:	2180      	movs	r1, #128	; 0x80
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f001 f9b3 	bl	8009be6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2201      	movs	r2, #1
 8008884:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2240      	movs	r2, #64	; 0x40
 800888a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2200      	movs	r2, #0
 8008898:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2200      	movs	r2, #0
 80088a0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2200      	movs	r2, #0
 80088a6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d009      	beq.n	80088c8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	6852      	ldr	r2, [r2, #4]
 80088c0:	b2d2      	uxtb	r2, r2
 80088c2:	4611      	mov	r1, r2
 80088c4:	6878      	ldr	r0, [r7, #4]
 80088c6:	4798      	blx	r3
  }

  return USBD_OK;
 80088c8:	2300      	movs	r3, #0
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3708      	adds	r7, #8
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80088d2:	b480      	push	{r7}
 80088d4:	b083      	sub	sp, #12
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
 80088da:	460b      	mov	r3, r1
 80088dc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	78fa      	ldrb	r2, [r7, #3]
 80088e2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80088e4:	2300      	movs	r3, #0
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	370c      	adds	r7, #12
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bc80      	pop	{r7}
 80088ee:	4770      	bx	lr

080088f0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2204      	movs	r2, #4
 8008908:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800890c:	2300      	movs	r3, #0
}
 800890e:	4618      	mov	r0, r3
 8008910:	370c      	adds	r7, #12
 8008912:	46bd      	mov	sp, r7
 8008914:	bc80      	pop	{r7}
 8008916:	4770      	bx	lr

08008918 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008918:	b480      	push	{r7}
 800891a:	b083      	sub	sp, #12
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008926:	2b04      	cmp	r3, #4
 8008928:	d105      	bne.n	8008936 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	4618      	mov	r0, r3
 800893a:	370c      	adds	r7, #12
 800893c:	46bd      	mov	sp, r7
 800893e:	bc80      	pop	{r7}
 8008940:	4770      	bx	lr

08008942 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008942:	b580      	push	{r7, lr}
 8008944:	b082      	sub	sp, #8
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008950:	2b03      	cmp	r3, #3
 8008952:	d10b      	bne.n	800896c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800895a:	69db      	ldr	r3, [r3, #28]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d005      	beq.n	800896c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008966:	69db      	ldr	r3, [r3, #28]
 8008968:	6878      	ldr	r0, [r7, #4]
 800896a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3708      	adds	r7, #8
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
	...

08008978 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b084      	sub	sp, #16
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
 8008980:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008982:	2300      	movs	r3, #0
 8008984:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	781b      	ldrb	r3, [r3, #0]
 800898a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800898e:	2b20      	cmp	r3, #32
 8008990:	d004      	beq.n	800899c <USBD_StdDevReq+0x24>
 8008992:	2b40      	cmp	r3, #64	; 0x40
 8008994:	d002      	beq.n	800899c <USBD_StdDevReq+0x24>
 8008996:	2b00      	cmp	r3, #0
 8008998:	d008      	beq.n	80089ac <USBD_StdDevReq+0x34>
 800899a:	e04c      	b.n	8008a36 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	6839      	ldr	r1, [r7, #0]
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	4798      	blx	r3
      break;
 80089aa:	e049      	b.n	8008a40 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	785b      	ldrb	r3, [r3, #1]
 80089b0:	2b09      	cmp	r3, #9
 80089b2:	d83a      	bhi.n	8008a2a <USBD_StdDevReq+0xb2>
 80089b4:	a201      	add	r2, pc, #4	; (adr r2, 80089bc <USBD_StdDevReq+0x44>)
 80089b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ba:	bf00      	nop
 80089bc:	08008a0d 	.word	0x08008a0d
 80089c0:	08008a21 	.word	0x08008a21
 80089c4:	08008a2b 	.word	0x08008a2b
 80089c8:	08008a17 	.word	0x08008a17
 80089cc:	08008a2b 	.word	0x08008a2b
 80089d0:	080089ef 	.word	0x080089ef
 80089d4:	080089e5 	.word	0x080089e5
 80089d8:	08008a2b 	.word	0x08008a2b
 80089dc:	08008a03 	.word	0x08008a03
 80089e0:	080089f9 	.word	0x080089f9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80089e4:	6839      	ldr	r1, [r7, #0]
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 f9d4 	bl	8008d94 <USBD_GetDescriptor>
          break;
 80089ec:	e022      	b.n	8008a34 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80089ee:	6839      	ldr	r1, [r7, #0]
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f000 fb37 	bl	8009064 <USBD_SetAddress>
          break;
 80089f6:	e01d      	b.n	8008a34 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80089f8:	6839      	ldr	r1, [r7, #0]
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 fb74 	bl	80090e8 <USBD_SetConfig>
          break;
 8008a00:	e018      	b.n	8008a34 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a02:	6839      	ldr	r1, [r7, #0]
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 fbfd 	bl	8009204 <USBD_GetConfig>
          break;
 8008a0a:	e013      	b.n	8008a34 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a0c:	6839      	ldr	r1, [r7, #0]
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 fc2c 	bl	800926c <USBD_GetStatus>
          break;
 8008a14:	e00e      	b.n	8008a34 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008a16:	6839      	ldr	r1, [r7, #0]
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f000 fc5a 	bl	80092d2 <USBD_SetFeature>
          break;
 8008a1e:	e009      	b.n	8008a34 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a20:	6839      	ldr	r1, [r7, #0]
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 fc69 	bl	80092fa <USBD_ClrFeature>
          break;
 8008a28:	e004      	b.n	8008a34 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008a2a:	6839      	ldr	r1, [r7, #0]
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f000 fcc1 	bl	80093b4 <USBD_CtlError>
          break;
 8008a32:	bf00      	nop
      }
      break;
 8008a34:	e004      	b.n	8008a40 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008a36:	6839      	ldr	r1, [r7, #0]
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 fcbb 	bl	80093b4 <USBD_CtlError>
      break;
 8008a3e:	bf00      	nop
  }

  return ret;
 8008a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3710      	adds	r7, #16
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
 8008a4a:	bf00      	nop

08008a4c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b084      	sub	sp, #16
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
 8008a54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a56:	2300      	movs	r3, #0
 8008a58:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a62:	2b20      	cmp	r3, #32
 8008a64:	d003      	beq.n	8008a6e <USBD_StdItfReq+0x22>
 8008a66:	2b40      	cmp	r3, #64	; 0x40
 8008a68:	d001      	beq.n	8008a6e <USBD_StdItfReq+0x22>
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d12a      	bne.n	8008ac4 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a74:	3b01      	subs	r3, #1
 8008a76:	2b02      	cmp	r3, #2
 8008a78:	d81d      	bhi.n	8008ab6 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	889b      	ldrh	r3, [r3, #4]
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d813      	bhi.n	8008aac <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a8a:	689b      	ldr	r3, [r3, #8]
 8008a8c:	6839      	ldr	r1, [r7, #0]
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	4798      	blx	r3
 8008a92:	4603      	mov	r3, r0
 8008a94:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	88db      	ldrh	r3, [r3, #6]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d110      	bne.n	8008ac0 <USBD_StdItfReq+0x74>
 8008a9e:	7bfb      	ldrb	r3, [r7, #15]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d10d      	bne.n	8008ac0 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 fd4d 	bl	8009544 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008aaa:	e009      	b.n	8008ac0 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8008aac:	6839      	ldr	r1, [r7, #0]
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 fc80 	bl	80093b4 <USBD_CtlError>
          break;
 8008ab4:	e004      	b.n	8008ac0 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8008ab6:	6839      	ldr	r1, [r7, #0]
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 fc7b 	bl	80093b4 <USBD_CtlError>
          break;
 8008abe:	e000      	b.n	8008ac2 <USBD_StdItfReq+0x76>
          break;
 8008ac0:	bf00      	nop
      }
      break;
 8008ac2:	e004      	b.n	8008ace <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8008ac4:	6839      	ldr	r1, [r7, #0]
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 fc74 	bl	80093b4 <USBD_CtlError>
      break;
 8008acc:	bf00      	nop
  }

  return USBD_OK;
 8008ace:	2300      	movs	r3, #0
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3710      	adds	r7, #16
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
 8008ae0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	889b      	ldrh	r3, [r3, #4]
 8008aea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008af4:	2b20      	cmp	r3, #32
 8008af6:	d004      	beq.n	8008b02 <USBD_StdEPReq+0x2a>
 8008af8:	2b40      	cmp	r3, #64	; 0x40
 8008afa:	d002      	beq.n	8008b02 <USBD_StdEPReq+0x2a>
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d008      	beq.n	8008b12 <USBD_StdEPReq+0x3a>
 8008b00:	e13d      	b.n	8008d7e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b08:	689b      	ldr	r3, [r3, #8]
 8008b0a:	6839      	ldr	r1, [r7, #0]
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	4798      	blx	r3
      break;
 8008b10:	e13a      	b.n	8008d88 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	781b      	ldrb	r3, [r3, #0]
 8008b16:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b1a:	2b20      	cmp	r3, #32
 8008b1c:	d10a      	bne.n	8008b34 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	6839      	ldr	r1, [r7, #0]
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	4798      	blx	r3
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008b30:	7bfb      	ldrb	r3, [r7, #15]
 8008b32:	e12a      	b.n	8008d8a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	785b      	ldrb	r3, [r3, #1]
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d03e      	beq.n	8008bba <USBD_StdEPReq+0xe2>
 8008b3c:	2b03      	cmp	r3, #3
 8008b3e:	d002      	beq.n	8008b46 <USBD_StdEPReq+0x6e>
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d070      	beq.n	8008c26 <USBD_StdEPReq+0x14e>
 8008b44:	e115      	b.n	8008d72 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b4c:	2b02      	cmp	r3, #2
 8008b4e:	d002      	beq.n	8008b56 <USBD_StdEPReq+0x7e>
 8008b50:	2b03      	cmp	r3, #3
 8008b52:	d015      	beq.n	8008b80 <USBD_StdEPReq+0xa8>
 8008b54:	e02b      	b.n	8008bae <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b56:	7bbb      	ldrb	r3, [r7, #14]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d00c      	beq.n	8008b76 <USBD_StdEPReq+0x9e>
 8008b5c:	7bbb      	ldrb	r3, [r7, #14]
 8008b5e:	2b80      	cmp	r3, #128	; 0x80
 8008b60:	d009      	beq.n	8008b76 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008b62:	7bbb      	ldrb	r3, [r7, #14]
 8008b64:	4619      	mov	r1, r3
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f001 f882 	bl	8009c70 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008b6c:	2180      	movs	r1, #128	; 0x80
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f001 f87e 	bl	8009c70 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b74:	e020      	b.n	8008bb8 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8008b76:	6839      	ldr	r1, [r7, #0]
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 fc1b 	bl	80093b4 <USBD_CtlError>
              break;
 8008b7e:	e01b      	b.n	8008bb8 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	885b      	ldrh	r3, [r3, #2]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d10e      	bne.n	8008ba6 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8008b88:	7bbb      	ldrb	r3, [r7, #14]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d00b      	beq.n	8008ba6 <USBD_StdEPReq+0xce>
 8008b8e:	7bbb      	ldrb	r3, [r7, #14]
 8008b90:	2b80      	cmp	r3, #128	; 0x80
 8008b92:	d008      	beq.n	8008ba6 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	88db      	ldrh	r3, [r3, #6]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d104      	bne.n	8008ba6 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008b9c:	7bbb      	ldrb	r3, [r7, #14]
 8008b9e:	4619      	mov	r1, r3
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f001 f865 	bl	8009c70 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 fccc 	bl	8009544 <USBD_CtlSendStatus>

              break;
 8008bac:	e004      	b.n	8008bb8 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8008bae:	6839      	ldr	r1, [r7, #0]
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 fbff 	bl	80093b4 <USBD_CtlError>
              break;
 8008bb6:	bf00      	nop
          }
          break;
 8008bb8:	e0e0      	b.n	8008d7c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bc0:	2b02      	cmp	r3, #2
 8008bc2:	d002      	beq.n	8008bca <USBD_StdEPReq+0xf2>
 8008bc4:	2b03      	cmp	r3, #3
 8008bc6:	d015      	beq.n	8008bf4 <USBD_StdEPReq+0x11c>
 8008bc8:	e026      	b.n	8008c18 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bca:	7bbb      	ldrb	r3, [r7, #14]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d00c      	beq.n	8008bea <USBD_StdEPReq+0x112>
 8008bd0:	7bbb      	ldrb	r3, [r7, #14]
 8008bd2:	2b80      	cmp	r3, #128	; 0x80
 8008bd4:	d009      	beq.n	8008bea <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008bd6:	7bbb      	ldrb	r3, [r7, #14]
 8008bd8:	4619      	mov	r1, r3
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f001 f848 	bl	8009c70 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008be0:	2180      	movs	r1, #128	; 0x80
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f001 f844 	bl	8009c70 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008be8:	e01c      	b.n	8008c24 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8008bea:	6839      	ldr	r1, [r7, #0]
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f000 fbe1 	bl	80093b4 <USBD_CtlError>
              break;
 8008bf2:	e017      	b.n	8008c24 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	885b      	ldrh	r3, [r3, #2]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d112      	bne.n	8008c22 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008bfc:	7bbb      	ldrb	r3, [r7, #14]
 8008bfe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d004      	beq.n	8008c10 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008c06:	7bbb      	ldrb	r3, [r7, #14]
 8008c08:	4619      	mov	r1, r3
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f001 f84f 	bl	8009cae <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 fc97 	bl	8009544 <USBD_CtlSendStatus>
              }
              break;
 8008c16:	e004      	b.n	8008c22 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8008c18:	6839      	ldr	r1, [r7, #0]
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f000 fbca 	bl	80093b4 <USBD_CtlError>
              break;
 8008c20:	e000      	b.n	8008c24 <USBD_StdEPReq+0x14c>
              break;
 8008c22:	bf00      	nop
          }
          break;
 8008c24:	e0aa      	b.n	8008d7c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c2c:	2b02      	cmp	r3, #2
 8008c2e:	d002      	beq.n	8008c36 <USBD_StdEPReq+0x15e>
 8008c30:	2b03      	cmp	r3, #3
 8008c32:	d032      	beq.n	8008c9a <USBD_StdEPReq+0x1c2>
 8008c34:	e097      	b.n	8008d66 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c36:	7bbb      	ldrb	r3, [r7, #14]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d007      	beq.n	8008c4c <USBD_StdEPReq+0x174>
 8008c3c:	7bbb      	ldrb	r3, [r7, #14]
 8008c3e:	2b80      	cmp	r3, #128	; 0x80
 8008c40:	d004      	beq.n	8008c4c <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8008c42:	6839      	ldr	r1, [r7, #0]
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 fbb5 	bl	80093b4 <USBD_CtlError>
                break;
 8008c4a:	e091      	b.n	8008d70 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	da0b      	bge.n	8008c6c <USBD_StdEPReq+0x194>
 8008c54:	7bbb      	ldrb	r3, [r7, #14]
 8008c56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008c5a:	4613      	mov	r3, r2
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	4413      	add	r3, r2
 8008c60:	009b      	lsls	r3, r3, #2
 8008c62:	3310      	adds	r3, #16
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	4413      	add	r3, r2
 8008c68:	3304      	adds	r3, #4
 8008c6a:	e00b      	b.n	8008c84 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c6c:	7bbb      	ldrb	r3, [r7, #14]
 8008c6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c72:	4613      	mov	r3, r2
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	4413      	add	r3, r2
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	4413      	add	r3, r2
 8008c82:	3304      	adds	r3, #4
 8008c84:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	2202      	movs	r2, #2
 8008c90:	4619      	mov	r1, r3
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 fbf8 	bl	8009488 <USBD_CtlSendData>
              break;
 8008c98:	e06a      	b.n	8008d70 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008c9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	da11      	bge.n	8008cc6 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008ca2:	7bbb      	ldrb	r3, [r7, #14]
 8008ca4:	f003 020f 	and.w	r2, r3, #15
 8008ca8:	6879      	ldr	r1, [r7, #4]
 8008caa:	4613      	mov	r3, r2
 8008cac:	009b      	lsls	r3, r3, #2
 8008cae:	4413      	add	r3, r2
 8008cb0:	009b      	lsls	r3, r3, #2
 8008cb2:	440b      	add	r3, r1
 8008cb4:	3318      	adds	r3, #24
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d117      	bne.n	8008cec <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8008cbc:	6839      	ldr	r1, [r7, #0]
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f000 fb78 	bl	80093b4 <USBD_CtlError>
                  break;
 8008cc4:	e054      	b.n	8008d70 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008cc6:	7bbb      	ldrb	r3, [r7, #14]
 8008cc8:	f003 020f 	and.w	r2, r3, #15
 8008ccc:	6879      	ldr	r1, [r7, #4]
 8008cce:	4613      	mov	r3, r2
 8008cd0:	009b      	lsls	r3, r3, #2
 8008cd2:	4413      	add	r3, r2
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	440b      	add	r3, r1
 8008cd8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d104      	bne.n	8008cec <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8008ce2:	6839      	ldr	r1, [r7, #0]
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 fb65 	bl	80093b4 <USBD_CtlError>
                  break;
 8008cea:	e041      	b.n	8008d70 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	da0b      	bge.n	8008d0c <USBD_StdEPReq+0x234>
 8008cf4:	7bbb      	ldrb	r3, [r7, #14]
 8008cf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008cfa:	4613      	mov	r3, r2
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	4413      	add	r3, r2
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	3310      	adds	r3, #16
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	4413      	add	r3, r2
 8008d08:	3304      	adds	r3, #4
 8008d0a:	e00b      	b.n	8008d24 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d0c:	7bbb      	ldrb	r3, [r7, #14]
 8008d0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d12:	4613      	mov	r3, r2
 8008d14:	009b      	lsls	r3, r3, #2
 8008d16:	4413      	add	r3, r2
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008d1e:	687a      	ldr	r2, [r7, #4]
 8008d20:	4413      	add	r3, r2
 8008d22:	3304      	adds	r3, #4
 8008d24:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008d26:	7bbb      	ldrb	r3, [r7, #14]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d002      	beq.n	8008d32 <USBD_StdEPReq+0x25a>
 8008d2c:	7bbb      	ldrb	r3, [r7, #14]
 8008d2e:	2b80      	cmp	r3, #128	; 0x80
 8008d30:	d103      	bne.n	8008d3a <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	2200      	movs	r2, #0
 8008d36:	601a      	str	r2, [r3, #0]
 8008d38:	e00e      	b.n	8008d58 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008d3a:	7bbb      	ldrb	r3, [r7, #14]
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f000 ffd4 	bl	8009cec <USBD_LL_IsStallEP>
 8008d44:	4603      	mov	r3, r0
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d003      	beq.n	8008d52 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	2201      	movs	r2, #1
 8008d4e:	601a      	str	r2, [r3, #0]
 8008d50:	e002      	b.n	8008d58 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	2200      	movs	r2, #0
 8008d56:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	2202      	movs	r2, #2
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f000 fb92 	bl	8009488 <USBD_CtlSendData>
              break;
 8008d64:	e004      	b.n	8008d70 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8008d66:	6839      	ldr	r1, [r7, #0]
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 fb23 	bl	80093b4 <USBD_CtlError>
              break;
 8008d6e:	bf00      	nop
          }
          break;
 8008d70:	e004      	b.n	8008d7c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8008d72:	6839      	ldr	r1, [r7, #0]
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 fb1d 	bl	80093b4 <USBD_CtlError>
          break;
 8008d7a:	bf00      	nop
      }
      break;
 8008d7c:	e004      	b.n	8008d88 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8008d7e:	6839      	ldr	r1, [r7, #0]
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 fb17 	bl	80093b4 <USBD_CtlError>
      break;
 8008d86:	bf00      	nop
  }

  return ret;
 8008d88:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3710      	adds	r7, #16
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}
	...

08008d94 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b084      	sub	sp, #16
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008da2:	2300      	movs	r3, #0
 8008da4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008da6:	2300      	movs	r3, #0
 8008da8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	885b      	ldrh	r3, [r3, #2]
 8008dae:	0a1b      	lsrs	r3, r3, #8
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	3b01      	subs	r3, #1
 8008db4:	2b06      	cmp	r3, #6
 8008db6:	f200 8128 	bhi.w	800900a <USBD_GetDescriptor+0x276>
 8008dba:	a201      	add	r2, pc, #4	; (adr r2, 8008dc0 <USBD_GetDescriptor+0x2c>)
 8008dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dc0:	08008ddd 	.word	0x08008ddd
 8008dc4:	08008df5 	.word	0x08008df5
 8008dc8:	08008e35 	.word	0x08008e35
 8008dcc:	0800900b 	.word	0x0800900b
 8008dd0:	0800900b 	.word	0x0800900b
 8008dd4:	08008fab 	.word	0x08008fab
 8008dd8:	08008fd7 	.word	0x08008fd7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	7c12      	ldrb	r2, [r2, #16]
 8008de8:	f107 0108 	add.w	r1, r7, #8
 8008dec:	4610      	mov	r0, r2
 8008dee:	4798      	blx	r3
 8008df0:	60f8      	str	r0, [r7, #12]
      break;
 8008df2:	e112      	b.n	800901a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	7c1b      	ldrb	r3, [r3, #16]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d10d      	bne.n	8008e18 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e04:	f107 0208 	add.w	r2, r7, #8
 8008e08:	4610      	mov	r0, r2
 8008e0a:	4798      	blx	r3
 8008e0c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	3301      	adds	r3, #1
 8008e12:	2202      	movs	r2, #2
 8008e14:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008e16:	e100      	b.n	800901a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e20:	f107 0208 	add.w	r2, r7, #8
 8008e24:	4610      	mov	r0, r2
 8008e26:	4798      	blx	r3
 8008e28:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	2202      	movs	r2, #2
 8008e30:	701a      	strb	r2, [r3, #0]
      break;
 8008e32:	e0f2      	b.n	800901a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	885b      	ldrh	r3, [r3, #2]
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	2b05      	cmp	r3, #5
 8008e3c:	f200 80ac 	bhi.w	8008f98 <USBD_GetDescriptor+0x204>
 8008e40:	a201      	add	r2, pc, #4	; (adr r2, 8008e48 <USBD_GetDescriptor+0xb4>)
 8008e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e46:	bf00      	nop
 8008e48:	08008e61 	.word	0x08008e61
 8008e4c:	08008e95 	.word	0x08008e95
 8008e50:	08008ec9 	.word	0x08008ec9
 8008e54:	08008efd 	.word	0x08008efd
 8008e58:	08008f31 	.word	0x08008f31
 8008e5c:	08008f65 	.word	0x08008f65
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e66:	685b      	ldr	r3, [r3, #4]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d00b      	beq.n	8008e84 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	687a      	ldr	r2, [r7, #4]
 8008e76:	7c12      	ldrb	r2, [r2, #16]
 8008e78:	f107 0108 	add.w	r1, r7, #8
 8008e7c:	4610      	mov	r0, r2
 8008e7e:	4798      	blx	r3
 8008e80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e82:	e091      	b.n	8008fa8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e84:	6839      	ldr	r1, [r7, #0]
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 fa94 	bl	80093b4 <USBD_CtlError>
            err++;
 8008e8c:	7afb      	ldrb	r3, [r7, #11]
 8008e8e:	3301      	adds	r3, #1
 8008e90:	72fb      	strb	r3, [r7, #11]
          break;
 8008e92:	e089      	b.n	8008fa8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d00b      	beq.n	8008eb8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	687a      	ldr	r2, [r7, #4]
 8008eaa:	7c12      	ldrb	r2, [r2, #16]
 8008eac:	f107 0108 	add.w	r1, r7, #8
 8008eb0:	4610      	mov	r0, r2
 8008eb2:	4798      	blx	r3
 8008eb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008eb6:	e077      	b.n	8008fa8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008eb8:	6839      	ldr	r1, [r7, #0]
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f000 fa7a 	bl	80093b4 <USBD_CtlError>
            err++;
 8008ec0:	7afb      	ldrb	r3, [r7, #11]
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	72fb      	strb	r3, [r7, #11]
          break;
 8008ec6:	e06f      	b.n	8008fa8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008ece:	68db      	ldr	r3, [r3, #12]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d00b      	beq.n	8008eec <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008eda:	68db      	ldr	r3, [r3, #12]
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	7c12      	ldrb	r2, [r2, #16]
 8008ee0:	f107 0108 	add.w	r1, r7, #8
 8008ee4:	4610      	mov	r0, r2
 8008ee6:	4798      	blx	r3
 8008ee8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008eea:	e05d      	b.n	8008fa8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008eec:	6839      	ldr	r1, [r7, #0]
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 fa60 	bl	80093b4 <USBD_CtlError>
            err++;
 8008ef4:	7afb      	ldrb	r3, [r7, #11]
 8008ef6:	3301      	adds	r3, #1
 8008ef8:	72fb      	strb	r3, [r7, #11]
          break;
 8008efa:	e055      	b.n	8008fa8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f02:	691b      	ldr	r3, [r3, #16]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d00b      	beq.n	8008f20 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f0e:	691b      	ldr	r3, [r3, #16]
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	7c12      	ldrb	r2, [r2, #16]
 8008f14:	f107 0108 	add.w	r1, r7, #8
 8008f18:	4610      	mov	r0, r2
 8008f1a:	4798      	blx	r3
 8008f1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f1e:	e043      	b.n	8008fa8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f20:	6839      	ldr	r1, [r7, #0]
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f000 fa46 	bl	80093b4 <USBD_CtlError>
            err++;
 8008f28:	7afb      	ldrb	r3, [r7, #11]
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	72fb      	strb	r3, [r7, #11]
          break;
 8008f2e:	e03b      	b.n	8008fa8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f36:	695b      	ldr	r3, [r3, #20]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d00b      	beq.n	8008f54 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f42:	695b      	ldr	r3, [r3, #20]
 8008f44:	687a      	ldr	r2, [r7, #4]
 8008f46:	7c12      	ldrb	r2, [r2, #16]
 8008f48:	f107 0108 	add.w	r1, r7, #8
 8008f4c:	4610      	mov	r0, r2
 8008f4e:	4798      	blx	r3
 8008f50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f52:	e029      	b.n	8008fa8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f54:	6839      	ldr	r1, [r7, #0]
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f000 fa2c 	bl	80093b4 <USBD_CtlError>
            err++;
 8008f5c:	7afb      	ldrb	r3, [r7, #11]
 8008f5e:	3301      	adds	r3, #1
 8008f60:	72fb      	strb	r3, [r7, #11]
          break;
 8008f62:	e021      	b.n	8008fa8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f6a:	699b      	ldr	r3, [r3, #24]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d00b      	beq.n	8008f88 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f76:	699b      	ldr	r3, [r3, #24]
 8008f78:	687a      	ldr	r2, [r7, #4]
 8008f7a:	7c12      	ldrb	r2, [r2, #16]
 8008f7c:	f107 0108 	add.w	r1, r7, #8
 8008f80:	4610      	mov	r0, r2
 8008f82:	4798      	blx	r3
 8008f84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f86:	e00f      	b.n	8008fa8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f88:	6839      	ldr	r1, [r7, #0]
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f000 fa12 	bl	80093b4 <USBD_CtlError>
            err++;
 8008f90:	7afb      	ldrb	r3, [r7, #11]
 8008f92:	3301      	adds	r3, #1
 8008f94:	72fb      	strb	r3, [r7, #11]
          break;
 8008f96:	e007      	b.n	8008fa8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008f98:	6839      	ldr	r1, [r7, #0]
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f000 fa0a 	bl	80093b4 <USBD_CtlError>
          err++;
 8008fa0:	7afb      	ldrb	r3, [r7, #11]
 8008fa2:	3301      	adds	r3, #1
 8008fa4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008fa6:	e038      	b.n	800901a <USBD_GetDescriptor+0x286>
 8008fa8:	e037      	b.n	800901a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	7c1b      	ldrb	r3, [r3, #16]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d109      	bne.n	8008fc6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fba:	f107 0208 	add.w	r2, r7, #8
 8008fbe:	4610      	mov	r0, r2
 8008fc0:	4798      	blx	r3
 8008fc2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008fc4:	e029      	b.n	800901a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008fc6:	6839      	ldr	r1, [r7, #0]
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 f9f3 	bl	80093b4 <USBD_CtlError>
        err++;
 8008fce:	7afb      	ldrb	r3, [r7, #11]
 8008fd0:	3301      	adds	r3, #1
 8008fd2:	72fb      	strb	r3, [r7, #11]
      break;
 8008fd4:	e021      	b.n	800901a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	7c1b      	ldrb	r3, [r3, #16]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d10d      	bne.n	8008ffa <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fe6:	f107 0208 	add.w	r2, r7, #8
 8008fea:	4610      	mov	r0, r2
 8008fec:	4798      	blx	r3
 8008fee:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	3301      	adds	r3, #1
 8008ff4:	2207      	movs	r2, #7
 8008ff6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ff8:	e00f      	b.n	800901a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ffa:	6839      	ldr	r1, [r7, #0]
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f000 f9d9 	bl	80093b4 <USBD_CtlError>
        err++;
 8009002:	7afb      	ldrb	r3, [r7, #11]
 8009004:	3301      	adds	r3, #1
 8009006:	72fb      	strb	r3, [r7, #11]
      break;
 8009008:	e007      	b.n	800901a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800900a:	6839      	ldr	r1, [r7, #0]
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f000 f9d1 	bl	80093b4 <USBD_CtlError>
      err++;
 8009012:	7afb      	ldrb	r3, [r7, #11]
 8009014:	3301      	adds	r3, #1
 8009016:	72fb      	strb	r3, [r7, #11]
      break;
 8009018:	bf00      	nop
  }

  if (err != 0U)
 800901a:	7afb      	ldrb	r3, [r7, #11]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d11c      	bne.n	800905a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009020:	893b      	ldrh	r3, [r7, #8]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d011      	beq.n	800904a <USBD_GetDescriptor+0x2b6>
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	88db      	ldrh	r3, [r3, #6]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d00d      	beq.n	800904a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	88da      	ldrh	r2, [r3, #6]
 8009032:	893b      	ldrh	r3, [r7, #8]
 8009034:	4293      	cmp	r3, r2
 8009036:	bf28      	it	cs
 8009038:	4613      	movcs	r3, r2
 800903a:	b29b      	uxth	r3, r3
 800903c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800903e:	893b      	ldrh	r3, [r7, #8]
 8009040:	461a      	mov	r2, r3
 8009042:	68f9      	ldr	r1, [r7, #12]
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 fa1f 	bl	8009488 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	88db      	ldrh	r3, [r3, #6]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d104      	bne.n	800905c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f000 fa76 	bl	8009544 <USBD_CtlSendStatus>
 8009058:	e000      	b.n	800905c <USBD_GetDescriptor+0x2c8>
    return;
 800905a:	bf00      	nop
    }
  }
}
 800905c:	3710      	adds	r7, #16
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}
 8009062:	bf00      	nop

08009064 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b084      	sub	sp, #16
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	889b      	ldrh	r3, [r3, #4]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d130      	bne.n	80090d8 <USBD_SetAddress+0x74>
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	88db      	ldrh	r3, [r3, #6]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d12c      	bne.n	80090d8 <USBD_SetAddress+0x74>
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	885b      	ldrh	r3, [r3, #2]
 8009082:	2b7f      	cmp	r3, #127	; 0x7f
 8009084:	d828      	bhi.n	80090d8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	885b      	ldrh	r3, [r3, #2]
 800908a:	b2db      	uxtb	r3, r3
 800908c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009090:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009098:	2b03      	cmp	r3, #3
 800909a:	d104      	bne.n	80090a6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800909c:	6839      	ldr	r1, [r7, #0]
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f000 f988 	bl	80093b4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090a4:	e01c      	b.n	80090e0 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	7bfa      	ldrb	r2, [r7, #15]
 80090aa:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80090ae:	7bfb      	ldrb	r3, [r7, #15]
 80090b0:	4619      	mov	r1, r3
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 fe3f 	bl	8009d36 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f000 fa43 	bl	8009544 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80090be:	7bfb      	ldrb	r3, [r7, #15]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d004      	beq.n	80090ce <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2202      	movs	r2, #2
 80090c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090cc:	e008      	b.n	80090e0 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2201      	movs	r2, #1
 80090d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090d6:	e003      	b.n	80090e0 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80090d8:	6839      	ldr	r1, [r7, #0]
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 f96a 	bl	80093b4 <USBD_CtlError>
  }
}
 80090e0:	bf00      	nop
 80090e2:	3710      	adds	r7, #16
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b082      	sub	sp, #8
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	885b      	ldrh	r3, [r3, #2]
 80090f6:	b2da      	uxtb	r2, r3
 80090f8:	4b41      	ldr	r3, [pc, #260]	; (8009200 <USBD_SetConfig+0x118>)
 80090fa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80090fc:	4b40      	ldr	r3, [pc, #256]	; (8009200 <USBD_SetConfig+0x118>)
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	2b01      	cmp	r3, #1
 8009102:	d904      	bls.n	800910e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009104:	6839      	ldr	r1, [r7, #0]
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f000 f954 	bl	80093b4 <USBD_CtlError>
 800910c:	e075      	b.n	80091fa <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009114:	2b02      	cmp	r3, #2
 8009116:	d002      	beq.n	800911e <USBD_SetConfig+0x36>
 8009118:	2b03      	cmp	r3, #3
 800911a:	d023      	beq.n	8009164 <USBD_SetConfig+0x7c>
 800911c:	e062      	b.n	80091e4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800911e:	4b38      	ldr	r3, [pc, #224]	; (8009200 <USBD_SetConfig+0x118>)
 8009120:	781b      	ldrb	r3, [r3, #0]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d01a      	beq.n	800915c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009126:	4b36      	ldr	r3, [pc, #216]	; (8009200 <USBD_SetConfig+0x118>)
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	461a      	mov	r2, r3
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2203      	movs	r2, #3
 8009134:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009138:	4b31      	ldr	r3, [pc, #196]	; (8009200 <USBD_SetConfig+0x118>)
 800913a:	781b      	ldrb	r3, [r3, #0]
 800913c:	4619      	mov	r1, r3
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f7ff f9f3 	bl	800852a <USBD_SetClassConfig>
 8009144:	4603      	mov	r3, r0
 8009146:	2b02      	cmp	r3, #2
 8009148:	d104      	bne.n	8009154 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800914a:	6839      	ldr	r1, [r7, #0]
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f000 f931 	bl	80093b4 <USBD_CtlError>
            return;
 8009152:	e052      	b.n	80091fa <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f000 f9f5 	bl	8009544 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800915a:	e04e      	b.n	80091fa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f000 f9f1 	bl	8009544 <USBD_CtlSendStatus>
        break;
 8009162:	e04a      	b.n	80091fa <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009164:	4b26      	ldr	r3, [pc, #152]	; (8009200 <USBD_SetConfig+0x118>)
 8009166:	781b      	ldrb	r3, [r3, #0]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d112      	bne.n	8009192 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2202      	movs	r2, #2
 8009170:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009174:	4b22      	ldr	r3, [pc, #136]	; (8009200 <USBD_SetConfig+0x118>)
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	461a      	mov	r2, r3
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800917e:	4b20      	ldr	r3, [pc, #128]	; (8009200 <USBD_SetConfig+0x118>)
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	4619      	mov	r1, r3
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f7ff f9ef 	bl	8008568 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f000 f9da 	bl	8009544 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009190:	e033      	b.n	80091fa <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009192:	4b1b      	ldr	r3, [pc, #108]	; (8009200 <USBD_SetConfig+0x118>)
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	461a      	mov	r2, r3
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	429a      	cmp	r2, r3
 800919e:	d01d      	beq.n	80091dc <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	4619      	mov	r1, r3
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f7ff f9dd 	bl	8008568 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80091ae:	4b14      	ldr	r3, [pc, #80]	; (8009200 <USBD_SetConfig+0x118>)
 80091b0:	781b      	ldrb	r3, [r3, #0]
 80091b2:	461a      	mov	r2, r3
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80091b8:	4b11      	ldr	r3, [pc, #68]	; (8009200 <USBD_SetConfig+0x118>)
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	4619      	mov	r1, r3
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f7ff f9b3 	bl	800852a <USBD_SetClassConfig>
 80091c4:	4603      	mov	r3, r0
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	d104      	bne.n	80091d4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80091ca:	6839      	ldr	r1, [r7, #0]
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f000 f8f1 	bl	80093b4 <USBD_CtlError>
            return;
 80091d2:	e012      	b.n	80091fa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f000 f9b5 	bl	8009544 <USBD_CtlSendStatus>
        break;
 80091da:	e00e      	b.n	80091fa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 f9b1 	bl	8009544 <USBD_CtlSendStatus>
        break;
 80091e2:	e00a      	b.n	80091fa <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80091e4:	6839      	ldr	r1, [r7, #0]
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 f8e4 	bl	80093b4 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80091ec:	4b04      	ldr	r3, [pc, #16]	; (8009200 <USBD_SetConfig+0x118>)
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	4619      	mov	r1, r3
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f7ff f9b8 	bl	8008568 <USBD_ClrClassConfig>
        break;
 80091f8:	bf00      	nop
    }
  }
}
 80091fa:	3708      	adds	r7, #8
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}
 8009200:	2000036c 	.word	0x2000036c

08009204 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b082      	sub	sp, #8
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	88db      	ldrh	r3, [r3, #6]
 8009212:	2b01      	cmp	r3, #1
 8009214:	d004      	beq.n	8009220 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009216:	6839      	ldr	r1, [r7, #0]
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f000 f8cb 	bl	80093b4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800921e:	e021      	b.n	8009264 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009226:	2b01      	cmp	r3, #1
 8009228:	db17      	blt.n	800925a <USBD_GetConfig+0x56>
 800922a:	2b02      	cmp	r3, #2
 800922c:	dd02      	ble.n	8009234 <USBD_GetConfig+0x30>
 800922e:	2b03      	cmp	r3, #3
 8009230:	d00b      	beq.n	800924a <USBD_GetConfig+0x46>
 8009232:	e012      	b.n	800925a <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2200      	movs	r2, #0
 8009238:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	3308      	adds	r3, #8
 800923e:	2201      	movs	r2, #1
 8009240:	4619      	mov	r1, r3
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f000 f920 	bl	8009488 <USBD_CtlSendData>
        break;
 8009248:	e00c      	b.n	8009264 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	3304      	adds	r3, #4
 800924e:	2201      	movs	r2, #1
 8009250:	4619      	mov	r1, r3
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f000 f918 	bl	8009488 <USBD_CtlSendData>
        break;
 8009258:	e004      	b.n	8009264 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800925a:	6839      	ldr	r1, [r7, #0]
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f000 f8a9 	bl	80093b4 <USBD_CtlError>
        break;
 8009262:	bf00      	nop
}
 8009264:	bf00      	nop
 8009266:	3708      	adds	r7, #8
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}

0800926c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b082      	sub	sp, #8
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800927c:	3b01      	subs	r3, #1
 800927e:	2b02      	cmp	r3, #2
 8009280:	d81e      	bhi.n	80092c0 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	88db      	ldrh	r3, [r3, #6]
 8009286:	2b02      	cmp	r3, #2
 8009288:	d004      	beq.n	8009294 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800928a:	6839      	ldr	r1, [r7, #0]
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f000 f891 	bl	80093b4 <USBD_CtlError>
        break;
 8009292:	e01a      	b.n	80092ca <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2201      	movs	r2, #1
 8009298:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d005      	beq.n	80092b0 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	f043 0202 	orr.w	r2, r3, #2
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	330c      	adds	r3, #12
 80092b4:	2202      	movs	r2, #2
 80092b6:	4619      	mov	r1, r3
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f000 f8e5 	bl	8009488 <USBD_CtlSendData>
      break;
 80092be:	e004      	b.n	80092ca <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80092c0:	6839      	ldr	r1, [r7, #0]
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f000 f876 	bl	80093b4 <USBD_CtlError>
      break;
 80092c8:	bf00      	nop
  }
}
 80092ca:	bf00      	nop
 80092cc:	3708      	adds	r7, #8
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}

080092d2 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80092d2:	b580      	push	{r7, lr}
 80092d4:	b082      	sub	sp, #8
 80092d6:	af00      	add	r7, sp, #0
 80092d8:	6078      	str	r0, [r7, #4]
 80092da:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	885b      	ldrh	r3, [r3, #2]
 80092e0:	2b01      	cmp	r3, #1
 80092e2:	d106      	bne.n	80092f2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2201      	movs	r2, #1
 80092e8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f000 f929 	bl	8009544 <USBD_CtlSendStatus>
  }
}
 80092f2:	bf00      	nop
 80092f4:	3708      	adds	r7, #8
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}

080092fa <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80092fa:	b580      	push	{r7, lr}
 80092fc:	b082      	sub	sp, #8
 80092fe:	af00      	add	r7, sp, #0
 8009300:	6078      	str	r0, [r7, #4]
 8009302:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800930a:	3b01      	subs	r3, #1
 800930c:	2b02      	cmp	r3, #2
 800930e:	d80b      	bhi.n	8009328 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	885b      	ldrh	r3, [r3, #2]
 8009314:	2b01      	cmp	r3, #1
 8009316:	d10c      	bne.n	8009332 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2200      	movs	r2, #0
 800931c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 f90f 	bl	8009544 <USBD_CtlSendStatus>
      }
      break;
 8009326:	e004      	b.n	8009332 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009328:	6839      	ldr	r1, [r7, #0]
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 f842 	bl	80093b4 <USBD_CtlError>
      break;
 8009330:	e000      	b.n	8009334 <USBD_ClrFeature+0x3a>
      break;
 8009332:	bf00      	nop
  }
}
 8009334:	bf00      	nop
 8009336:	3708      	adds	r7, #8
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800933c:	b480      	push	{r7}
 800933e:	b083      	sub	sp, #12
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	781a      	ldrb	r2, [r3, #0]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	785a      	ldrb	r2, [r3, #1]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	3302      	adds	r3, #2
 800935a:	781b      	ldrb	r3, [r3, #0]
 800935c:	b29a      	uxth	r2, r3
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	3303      	adds	r3, #3
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	b29b      	uxth	r3, r3
 8009366:	021b      	lsls	r3, r3, #8
 8009368:	b29b      	uxth	r3, r3
 800936a:	4413      	add	r3, r2
 800936c:	b29a      	uxth	r2, r3
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	3304      	adds	r3, #4
 8009376:	781b      	ldrb	r3, [r3, #0]
 8009378:	b29a      	uxth	r2, r3
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	3305      	adds	r3, #5
 800937e:	781b      	ldrb	r3, [r3, #0]
 8009380:	b29b      	uxth	r3, r3
 8009382:	021b      	lsls	r3, r3, #8
 8009384:	b29b      	uxth	r3, r3
 8009386:	4413      	add	r3, r2
 8009388:	b29a      	uxth	r2, r3
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	3306      	adds	r3, #6
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	b29a      	uxth	r2, r3
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	3307      	adds	r3, #7
 800939a:	781b      	ldrb	r3, [r3, #0]
 800939c:	b29b      	uxth	r3, r3
 800939e:	021b      	lsls	r3, r3, #8
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	4413      	add	r3, r2
 80093a4:	b29a      	uxth	r2, r3
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	80da      	strh	r2, [r3, #6]

}
 80093aa:	bf00      	nop
 80093ac:	370c      	adds	r7, #12
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bc80      	pop	{r7}
 80093b2:	4770      	bx	lr

080093b4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b082      	sub	sp, #8
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80093be:	2180      	movs	r1, #128	; 0x80
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f000 fc55 	bl	8009c70 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80093c6:	2100      	movs	r1, #0
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f000 fc51 	bl	8009c70 <USBD_LL_StallEP>
}
 80093ce:	bf00      	nop
 80093d0:	3708      	adds	r7, #8
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}

080093d6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80093d6:	b580      	push	{r7, lr}
 80093d8:	b086      	sub	sp, #24
 80093da:	af00      	add	r7, sp, #0
 80093dc:	60f8      	str	r0, [r7, #12]
 80093de:	60b9      	str	r1, [r7, #8]
 80093e0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80093e2:	2300      	movs	r3, #0
 80093e4:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d032      	beq.n	8009452 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80093ec:	68f8      	ldr	r0, [r7, #12]
 80093ee:	f000 f834 	bl	800945a <USBD_GetLen>
 80093f2:	4603      	mov	r3, r0
 80093f4:	3301      	adds	r3, #1
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	005b      	lsls	r3, r3, #1
 80093fa:	b29a      	uxth	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009400:	7dfb      	ldrb	r3, [r7, #23]
 8009402:	1c5a      	adds	r2, r3, #1
 8009404:	75fa      	strb	r2, [r7, #23]
 8009406:	461a      	mov	r2, r3
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	4413      	add	r3, r2
 800940c:	687a      	ldr	r2, [r7, #4]
 800940e:	7812      	ldrb	r2, [r2, #0]
 8009410:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009412:	7dfb      	ldrb	r3, [r7, #23]
 8009414:	1c5a      	adds	r2, r3, #1
 8009416:	75fa      	strb	r2, [r7, #23]
 8009418:	461a      	mov	r2, r3
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	4413      	add	r3, r2
 800941e:	2203      	movs	r2, #3
 8009420:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009422:	e012      	b.n	800944a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	1c5a      	adds	r2, r3, #1
 8009428:	60fa      	str	r2, [r7, #12]
 800942a:	7dfa      	ldrb	r2, [r7, #23]
 800942c:	1c51      	adds	r1, r2, #1
 800942e:	75f9      	strb	r1, [r7, #23]
 8009430:	4611      	mov	r1, r2
 8009432:	68ba      	ldr	r2, [r7, #8]
 8009434:	440a      	add	r2, r1
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800943a:	7dfb      	ldrb	r3, [r7, #23]
 800943c:	1c5a      	adds	r2, r3, #1
 800943e:	75fa      	strb	r2, [r7, #23]
 8009440:	461a      	mov	r2, r3
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	4413      	add	r3, r2
 8009446:	2200      	movs	r2, #0
 8009448:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d1e8      	bne.n	8009424 <USBD_GetString+0x4e>
    }
  }
}
 8009452:	bf00      	nop
 8009454:	3718      	adds	r7, #24
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800945a:	b480      	push	{r7}
 800945c:	b085      	sub	sp, #20
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009462:	2300      	movs	r3, #0
 8009464:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009466:	e005      	b.n	8009474 <USBD_GetLen+0x1a>
  {
    len++;
 8009468:	7bfb      	ldrb	r3, [r7, #15]
 800946a:	3301      	adds	r3, #1
 800946c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	3301      	adds	r3, #1
 8009472:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	781b      	ldrb	r3, [r3, #0]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d1f5      	bne.n	8009468 <USBD_GetLen+0xe>
  }

  return len;
 800947c:	7bfb      	ldrb	r3, [r7, #15]
}
 800947e:	4618      	mov	r0, r3
 8009480:	3714      	adds	r7, #20
 8009482:	46bd      	mov	sp, r7
 8009484:	bc80      	pop	{r7}
 8009486:	4770      	bx	lr

08009488 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b084      	sub	sp, #16
 800948c:	af00      	add	r7, sp, #0
 800948e:	60f8      	str	r0, [r7, #12]
 8009490:	60b9      	str	r1, [r7, #8]
 8009492:	4613      	mov	r3, r2
 8009494:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2202      	movs	r2, #2
 800949a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800949e:	88fa      	ldrh	r2, [r7, #6]
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80094a4:	88fa      	ldrh	r2, [r7, #6]
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80094aa:	88fb      	ldrh	r3, [r7, #6]
 80094ac:	68ba      	ldr	r2, [r7, #8]
 80094ae:	2100      	movs	r1, #0
 80094b0:	68f8      	ldr	r0, [r7, #12]
 80094b2:	f000 fc5f 	bl	8009d74 <USBD_LL_Transmit>

  return USBD_OK;
 80094b6:	2300      	movs	r3, #0
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3710      	adds	r7, #16
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}

080094c0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	4613      	mov	r3, r2
 80094cc:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80094ce:	88fb      	ldrh	r3, [r7, #6]
 80094d0:	68ba      	ldr	r2, [r7, #8]
 80094d2:	2100      	movs	r1, #0
 80094d4:	68f8      	ldr	r0, [r7, #12]
 80094d6:	f000 fc4d 	bl	8009d74 <USBD_LL_Transmit>

  return USBD_OK;
 80094da:	2300      	movs	r3, #0
}
 80094dc:	4618      	mov	r0, r3
 80094de:	3710      	adds	r7, #16
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}

080094e4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b084      	sub	sp, #16
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	60f8      	str	r0, [r7, #12]
 80094ec:	60b9      	str	r1, [r7, #8]
 80094ee:	4613      	mov	r3, r2
 80094f0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2203      	movs	r2, #3
 80094f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80094fa:	88fa      	ldrh	r2, [r7, #6]
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009502:	88fa      	ldrh	r2, [r7, #6]
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800950a:	88fb      	ldrh	r3, [r7, #6]
 800950c:	68ba      	ldr	r2, [r7, #8]
 800950e:	2100      	movs	r1, #0
 8009510:	68f8      	ldr	r0, [r7, #12]
 8009512:	f000 fc52 	bl	8009dba <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009516:	2300      	movs	r3, #0
}
 8009518:	4618      	mov	r0, r3
 800951a:	3710      	adds	r7, #16
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}

08009520 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b084      	sub	sp, #16
 8009524:	af00      	add	r7, sp, #0
 8009526:	60f8      	str	r0, [r7, #12]
 8009528:	60b9      	str	r1, [r7, #8]
 800952a:	4613      	mov	r3, r2
 800952c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800952e:	88fb      	ldrh	r3, [r7, #6]
 8009530:	68ba      	ldr	r2, [r7, #8]
 8009532:	2100      	movs	r1, #0
 8009534:	68f8      	ldr	r0, [r7, #12]
 8009536:	f000 fc40 	bl	8009dba <USBD_LL_PrepareReceive>

  return USBD_OK;
 800953a:	2300      	movs	r3, #0
}
 800953c:	4618      	mov	r0, r3
 800953e:	3710      	adds	r7, #16
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b082      	sub	sp, #8
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2204      	movs	r2, #4
 8009550:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009554:	2300      	movs	r3, #0
 8009556:	2200      	movs	r2, #0
 8009558:	2100      	movs	r1, #0
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 fc0a 	bl	8009d74 <USBD_LL_Transmit>

  return USBD_OK;
 8009560:	2300      	movs	r3, #0
}
 8009562:	4618      	mov	r0, r3
 8009564:	3708      	adds	r7, #8
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}

0800956a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800956a:	b580      	push	{r7, lr}
 800956c:	b082      	sub	sp, #8
 800956e:	af00      	add	r7, sp, #0
 8009570:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2205      	movs	r2, #5
 8009576:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800957a:	2300      	movs	r3, #0
 800957c:	2200      	movs	r2, #0
 800957e:	2100      	movs	r1, #0
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 fc1a 	bl	8009dba <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009586:	2300      	movs	r3, #0
}
 8009588:	4618      	mov	r0, r3
 800958a:	3708      	adds	r7, #8
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}

08009590 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009594:	2200      	movs	r2, #0
 8009596:	4912      	ldr	r1, [pc, #72]	; (80095e0 <MX_USB_DEVICE_Init+0x50>)
 8009598:	4812      	ldr	r0, [pc, #72]	; (80095e4 <MX_USB_DEVICE_Init+0x54>)
 800959a:	f7fe ff6c 	bl	8008476 <USBD_Init>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d001      	beq.n	80095a8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80095a4:	f7f9 ffe8 	bl	8003578 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80095a8:	490f      	ldr	r1, [pc, #60]	; (80095e8 <MX_USB_DEVICE_Init+0x58>)
 80095aa:	480e      	ldr	r0, [pc, #56]	; (80095e4 <MX_USB_DEVICE_Init+0x54>)
 80095ac:	f7fe ff8e 	bl	80084cc <USBD_RegisterClass>
 80095b0:	4603      	mov	r3, r0
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d001      	beq.n	80095ba <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80095b6:	f7f9 ffdf 	bl	8003578 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80095ba:	490c      	ldr	r1, [pc, #48]	; (80095ec <MX_USB_DEVICE_Init+0x5c>)
 80095bc:	4809      	ldr	r0, [pc, #36]	; (80095e4 <MX_USB_DEVICE_Init+0x54>)
 80095be:	f7fe febf 	bl	8008340 <USBD_CDC_RegisterInterface>
 80095c2:	4603      	mov	r3, r0
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d001      	beq.n	80095cc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80095c8:	f7f9 ffd6 	bl	8003578 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80095cc:	4805      	ldr	r0, [pc, #20]	; (80095e4 <MX_USB_DEVICE_Init+0x54>)
 80095ce:	f7fe ff96 	bl	80084fe <USBD_Start>
 80095d2:	4603      	mov	r3, r0
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d001      	beq.n	80095dc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80095d8:	f7f9 ffce 	bl	8003578 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80095dc:	bf00      	nop
 80095de:	bd80      	pop	{r7, pc}
 80095e0:	2000012c 	.word	0x2000012c
 80095e4:	20000b38 	.word	0x20000b38
 80095e8:	20000018 	.word	0x20000018
 80095ec:	2000011c 	.word	0x2000011c

080095f0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80095f4:	2200      	movs	r2, #0
 80095f6:	4905      	ldr	r1, [pc, #20]	; (800960c <CDC_Init_FS+0x1c>)
 80095f8:	4805      	ldr	r0, [pc, #20]	; (8009610 <CDC_Init_FS+0x20>)
 80095fa:	f7fe feb7 	bl	800836c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80095fe:	4905      	ldr	r1, [pc, #20]	; (8009614 <CDC_Init_FS+0x24>)
 8009600:	4803      	ldr	r0, [pc, #12]	; (8009610 <CDC_Init_FS+0x20>)
 8009602:	f7fe fecc 	bl	800839e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009606:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009608:	4618      	mov	r0, r3
 800960a:	bd80      	pop	{r7, pc}
 800960c:	200011e4 	.word	0x200011e4
 8009610:	20000b38 	.word	0x20000b38
 8009614:	20000dfc 	.word	0x20000dfc

08009618 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009618:	b480      	push	{r7}
 800961a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800961c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800961e:	4618      	mov	r0, r3
 8009620:	46bd      	mov	sp, r7
 8009622:	bc80      	pop	{r7}
 8009624:	4770      	bx	lr
	...

08009628 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009628:	b480      	push	{r7}
 800962a:	b083      	sub	sp, #12
 800962c:	af00      	add	r7, sp, #0
 800962e:	4603      	mov	r3, r0
 8009630:	6039      	str	r1, [r7, #0]
 8009632:	71fb      	strb	r3, [r7, #7]
 8009634:	4613      	mov	r3, r2
 8009636:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009638:	79fb      	ldrb	r3, [r7, #7]
 800963a:	2b23      	cmp	r3, #35	; 0x23
 800963c:	d84a      	bhi.n	80096d4 <CDC_Control_FS+0xac>
 800963e:	a201      	add	r2, pc, #4	; (adr r2, 8009644 <CDC_Control_FS+0x1c>)
 8009640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009644:	080096d5 	.word	0x080096d5
 8009648:	080096d5 	.word	0x080096d5
 800964c:	080096d5 	.word	0x080096d5
 8009650:	080096d5 	.word	0x080096d5
 8009654:	080096d5 	.word	0x080096d5
 8009658:	080096d5 	.word	0x080096d5
 800965c:	080096d5 	.word	0x080096d5
 8009660:	080096d5 	.word	0x080096d5
 8009664:	080096d5 	.word	0x080096d5
 8009668:	080096d5 	.word	0x080096d5
 800966c:	080096d5 	.word	0x080096d5
 8009670:	080096d5 	.word	0x080096d5
 8009674:	080096d5 	.word	0x080096d5
 8009678:	080096d5 	.word	0x080096d5
 800967c:	080096d5 	.word	0x080096d5
 8009680:	080096d5 	.word	0x080096d5
 8009684:	080096d5 	.word	0x080096d5
 8009688:	080096d5 	.word	0x080096d5
 800968c:	080096d5 	.word	0x080096d5
 8009690:	080096d5 	.word	0x080096d5
 8009694:	080096d5 	.word	0x080096d5
 8009698:	080096d5 	.word	0x080096d5
 800969c:	080096d5 	.word	0x080096d5
 80096a0:	080096d5 	.word	0x080096d5
 80096a4:	080096d5 	.word	0x080096d5
 80096a8:	080096d5 	.word	0x080096d5
 80096ac:	080096d5 	.word	0x080096d5
 80096b0:	080096d5 	.word	0x080096d5
 80096b4:	080096d5 	.word	0x080096d5
 80096b8:	080096d5 	.word	0x080096d5
 80096bc:	080096d5 	.word	0x080096d5
 80096c0:	080096d5 	.word	0x080096d5
 80096c4:	080096d5 	.word	0x080096d5
 80096c8:	080096d5 	.word	0x080096d5
 80096cc:	080096d5 	.word	0x080096d5
 80096d0:	080096d5 	.word	0x080096d5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80096d4:	bf00      	nop
  }

  return (USBD_OK);
 80096d6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80096d8:	4618      	mov	r0, r3
 80096da:	370c      	adds	r7, #12
 80096dc:	46bd      	mov	sp, r7
 80096de:	bc80      	pop	{r7}
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop

080096e4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b082      	sub	sp, #8
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
 80096ec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80096ee:	6879      	ldr	r1, [r7, #4]
 80096f0:	4805      	ldr	r0, [pc, #20]	; (8009708 <CDC_Receive_FS+0x24>)
 80096f2:	f7fe fe54 	bl	800839e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80096f6:	4804      	ldr	r0, [pc, #16]	; (8009708 <CDC_Receive_FS+0x24>)
 80096f8:	f7fe fe93 	bl	8008422 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80096fc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3708      	adds	r7, #8
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}
 8009706:	bf00      	nop
 8009708:	20000b38 	.word	0x20000b38

0800970c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b084      	sub	sp, #16
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
 8009714:	460b      	mov	r3, r1
 8009716:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009718:	2300      	movs	r3, #0
 800971a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800971c:	4b0d      	ldr	r3, [pc, #52]	; (8009754 <CDC_Transmit_FS+0x48>)
 800971e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009722:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800972a:	2b00      	cmp	r3, #0
 800972c:	d001      	beq.n	8009732 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800972e:	2301      	movs	r3, #1
 8009730:	e00b      	b.n	800974a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009732:	887b      	ldrh	r3, [r7, #2]
 8009734:	461a      	mov	r2, r3
 8009736:	6879      	ldr	r1, [r7, #4]
 8009738:	4806      	ldr	r0, [pc, #24]	; (8009754 <CDC_Transmit_FS+0x48>)
 800973a:	f7fe fe17 	bl	800836c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800973e:	4805      	ldr	r0, [pc, #20]	; (8009754 <CDC_Transmit_FS+0x48>)
 8009740:	f7fe fe40 	bl	80083c4 <USBD_CDC_TransmitPacket>
 8009744:	4603      	mov	r3, r0
 8009746:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009748:	7bfb      	ldrb	r3, [r7, #15]
}
 800974a:	4618      	mov	r0, r3
 800974c:	3710      	adds	r7, #16
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
 8009752:	bf00      	nop
 8009754:	20000b38 	.word	0x20000b38

08009758 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	4603      	mov	r3, r0
 8009760:	6039      	str	r1, [r7, #0]
 8009762:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	2212      	movs	r2, #18
 8009768:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800976a:	4b03      	ldr	r3, [pc, #12]	; (8009778 <USBD_FS_DeviceDescriptor+0x20>)
}
 800976c:	4618      	mov	r0, r3
 800976e:	370c      	adds	r7, #12
 8009770:	46bd      	mov	sp, r7
 8009772:	bc80      	pop	{r7}
 8009774:	4770      	bx	lr
 8009776:	bf00      	nop
 8009778:	20000148 	.word	0x20000148

0800977c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	4603      	mov	r3, r0
 8009784:	6039      	str	r1, [r7, #0]
 8009786:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	2204      	movs	r2, #4
 800978c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800978e:	4b03      	ldr	r3, [pc, #12]	; (800979c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009790:	4618      	mov	r0, r3
 8009792:	370c      	adds	r7, #12
 8009794:	46bd      	mov	sp, r7
 8009796:	bc80      	pop	{r7}
 8009798:	4770      	bx	lr
 800979a:	bf00      	nop
 800979c:	2000015c 	.word	0x2000015c

080097a0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b082      	sub	sp, #8
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	4603      	mov	r3, r0
 80097a8:	6039      	str	r1, [r7, #0]
 80097aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80097ac:	79fb      	ldrb	r3, [r7, #7]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d105      	bne.n	80097be <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80097b2:	683a      	ldr	r2, [r7, #0]
 80097b4:	4907      	ldr	r1, [pc, #28]	; (80097d4 <USBD_FS_ProductStrDescriptor+0x34>)
 80097b6:	4808      	ldr	r0, [pc, #32]	; (80097d8 <USBD_FS_ProductStrDescriptor+0x38>)
 80097b8:	f7ff fe0d 	bl	80093d6 <USBD_GetString>
 80097bc:	e004      	b.n	80097c8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80097be:	683a      	ldr	r2, [r7, #0]
 80097c0:	4904      	ldr	r1, [pc, #16]	; (80097d4 <USBD_FS_ProductStrDescriptor+0x34>)
 80097c2:	4805      	ldr	r0, [pc, #20]	; (80097d8 <USBD_FS_ProductStrDescriptor+0x38>)
 80097c4:	f7ff fe07 	bl	80093d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 80097c8:	4b02      	ldr	r3, [pc, #8]	; (80097d4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3708      	adds	r7, #8
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}
 80097d2:	bf00      	nop
 80097d4:	200015cc 	.word	0x200015cc
 80097d8:	0800af24 	.word	0x0800af24

080097dc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b082      	sub	sp, #8
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	4603      	mov	r3, r0
 80097e4:	6039      	str	r1, [r7, #0]
 80097e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80097e8:	683a      	ldr	r2, [r7, #0]
 80097ea:	4904      	ldr	r1, [pc, #16]	; (80097fc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80097ec:	4804      	ldr	r0, [pc, #16]	; (8009800 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80097ee:	f7ff fdf2 	bl	80093d6 <USBD_GetString>
  return USBD_StrDesc;
 80097f2:	4b02      	ldr	r3, [pc, #8]	; (80097fc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3708      	adds	r7, #8
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}
 80097fc:	200015cc 	.word	0x200015cc
 8009800:	0800af34 	.word	0x0800af34

08009804 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b082      	sub	sp, #8
 8009808:	af00      	add	r7, sp, #0
 800980a:	4603      	mov	r3, r0
 800980c:	6039      	str	r1, [r7, #0]
 800980e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	221a      	movs	r2, #26
 8009814:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009816:	f000 f843 	bl	80098a0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800981a:	4b02      	ldr	r3, [pc, #8]	; (8009824 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800981c:	4618      	mov	r0, r3
 800981e:	3708      	adds	r7, #8
 8009820:	46bd      	mov	sp, r7
 8009822:	bd80      	pop	{r7, pc}
 8009824:	20000160 	.word	0x20000160

08009828 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b082      	sub	sp, #8
 800982c:	af00      	add	r7, sp, #0
 800982e:	4603      	mov	r3, r0
 8009830:	6039      	str	r1, [r7, #0]
 8009832:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009834:	79fb      	ldrb	r3, [r7, #7]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d105      	bne.n	8009846 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800983a:	683a      	ldr	r2, [r7, #0]
 800983c:	4907      	ldr	r1, [pc, #28]	; (800985c <USBD_FS_ConfigStrDescriptor+0x34>)
 800983e:	4808      	ldr	r0, [pc, #32]	; (8009860 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009840:	f7ff fdc9 	bl	80093d6 <USBD_GetString>
 8009844:	e004      	b.n	8009850 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009846:	683a      	ldr	r2, [r7, #0]
 8009848:	4904      	ldr	r1, [pc, #16]	; (800985c <USBD_FS_ConfigStrDescriptor+0x34>)
 800984a:	4805      	ldr	r0, [pc, #20]	; (8009860 <USBD_FS_ConfigStrDescriptor+0x38>)
 800984c:	f7ff fdc3 	bl	80093d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009850:	4b02      	ldr	r3, [pc, #8]	; (800985c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009852:	4618      	mov	r0, r3
 8009854:	3708      	adds	r7, #8
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	200015cc 	.word	0x200015cc
 8009860:	0800af40 	.word	0x0800af40

08009864 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b082      	sub	sp, #8
 8009868:	af00      	add	r7, sp, #0
 800986a:	4603      	mov	r3, r0
 800986c:	6039      	str	r1, [r7, #0]
 800986e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009870:	79fb      	ldrb	r3, [r7, #7]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d105      	bne.n	8009882 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009876:	683a      	ldr	r2, [r7, #0]
 8009878:	4907      	ldr	r1, [pc, #28]	; (8009898 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800987a:	4808      	ldr	r0, [pc, #32]	; (800989c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800987c:	f7ff fdab 	bl	80093d6 <USBD_GetString>
 8009880:	e004      	b.n	800988c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009882:	683a      	ldr	r2, [r7, #0]
 8009884:	4904      	ldr	r1, [pc, #16]	; (8009898 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009886:	4805      	ldr	r0, [pc, #20]	; (800989c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009888:	f7ff fda5 	bl	80093d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800988c:	4b02      	ldr	r3, [pc, #8]	; (8009898 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800988e:	4618      	mov	r0, r3
 8009890:	3708      	adds	r7, #8
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	200015cc 	.word	0x200015cc
 800989c:	0800af4c 	.word	0x0800af4c

080098a0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80098a6:	4b0f      	ldr	r3, [pc, #60]	; (80098e4 <Get_SerialNum+0x44>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80098ac:	4b0e      	ldr	r3, [pc, #56]	; (80098e8 <Get_SerialNum+0x48>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80098b2:	4b0e      	ldr	r3, [pc, #56]	; (80098ec <Get_SerialNum+0x4c>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80098b8:	68fa      	ldr	r2, [r7, #12]
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	4413      	add	r3, r2
 80098be:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d009      	beq.n	80098da <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80098c6:	2208      	movs	r2, #8
 80098c8:	4909      	ldr	r1, [pc, #36]	; (80098f0 <Get_SerialNum+0x50>)
 80098ca:	68f8      	ldr	r0, [r7, #12]
 80098cc:	f000 f814 	bl	80098f8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80098d0:	2204      	movs	r2, #4
 80098d2:	4908      	ldr	r1, [pc, #32]	; (80098f4 <Get_SerialNum+0x54>)
 80098d4:	68b8      	ldr	r0, [r7, #8]
 80098d6:	f000 f80f 	bl	80098f8 <IntToUnicode>
  }
}
 80098da:	bf00      	nop
 80098dc:	3710      	adds	r7, #16
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}
 80098e2:	bf00      	nop
 80098e4:	1ffff7e8 	.word	0x1ffff7e8
 80098e8:	1ffff7ec 	.word	0x1ffff7ec
 80098ec:	1ffff7f0 	.word	0x1ffff7f0
 80098f0:	20000162 	.word	0x20000162
 80098f4:	20000172 	.word	0x20000172

080098f8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b087      	sub	sp, #28
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	4613      	mov	r3, r2
 8009904:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009906:	2300      	movs	r3, #0
 8009908:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800990a:	2300      	movs	r3, #0
 800990c:	75fb      	strb	r3, [r7, #23]
 800990e:	e027      	b.n	8009960 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	0f1b      	lsrs	r3, r3, #28
 8009914:	2b09      	cmp	r3, #9
 8009916:	d80b      	bhi.n	8009930 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	0f1b      	lsrs	r3, r3, #28
 800991c:	b2da      	uxtb	r2, r3
 800991e:	7dfb      	ldrb	r3, [r7, #23]
 8009920:	005b      	lsls	r3, r3, #1
 8009922:	4619      	mov	r1, r3
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	440b      	add	r3, r1
 8009928:	3230      	adds	r2, #48	; 0x30
 800992a:	b2d2      	uxtb	r2, r2
 800992c:	701a      	strb	r2, [r3, #0]
 800992e:	e00a      	b.n	8009946 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	0f1b      	lsrs	r3, r3, #28
 8009934:	b2da      	uxtb	r2, r3
 8009936:	7dfb      	ldrb	r3, [r7, #23]
 8009938:	005b      	lsls	r3, r3, #1
 800993a:	4619      	mov	r1, r3
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	440b      	add	r3, r1
 8009940:	3237      	adds	r2, #55	; 0x37
 8009942:	b2d2      	uxtb	r2, r2
 8009944:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	011b      	lsls	r3, r3, #4
 800994a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800994c:	7dfb      	ldrb	r3, [r7, #23]
 800994e:	005b      	lsls	r3, r3, #1
 8009950:	3301      	adds	r3, #1
 8009952:	68ba      	ldr	r2, [r7, #8]
 8009954:	4413      	add	r3, r2
 8009956:	2200      	movs	r2, #0
 8009958:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800995a:	7dfb      	ldrb	r3, [r7, #23]
 800995c:	3301      	adds	r3, #1
 800995e:	75fb      	strb	r3, [r7, #23]
 8009960:	7dfa      	ldrb	r2, [r7, #23]
 8009962:	79fb      	ldrb	r3, [r7, #7]
 8009964:	429a      	cmp	r2, r3
 8009966:	d3d3      	bcc.n	8009910 <IntToUnicode+0x18>
  }
}
 8009968:	bf00      	nop
 800996a:	371c      	adds	r7, #28
 800996c:	46bd      	mov	sp, r7
 800996e:	bc80      	pop	{r7}
 8009970:	4770      	bx	lr
	...

08009974 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b084      	sub	sp, #16
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a11      	ldr	r2, [pc, #68]	; (80099c8 <HAL_PCD_MspInit+0x54>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d11b      	bne.n	80099be <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009986:	4b11      	ldr	r3, [pc, #68]	; (80099cc <HAL_PCD_MspInit+0x58>)
 8009988:	69db      	ldr	r3, [r3, #28]
 800998a:	4a10      	ldr	r2, [pc, #64]	; (80099cc <HAL_PCD_MspInit+0x58>)
 800998c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009990:	61d3      	str	r3, [r2, #28]
 8009992:	4b0e      	ldr	r3, [pc, #56]	; (80099cc <HAL_PCD_MspInit+0x58>)
 8009994:	69db      	ldr	r3, [r3, #28]
 8009996:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800999a:	60fb      	str	r3, [r7, #12]
 800999c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 800999e:	2200      	movs	r2, #0
 80099a0:	2100      	movs	r1, #0
 80099a2:	2013      	movs	r0, #19
 80099a4:	f7fa fdbd 	bl	8004522 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 80099a8:	2013      	movs	r0, #19
 80099aa:	f7fa fdd6 	bl	800455a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80099ae:	2200      	movs	r2, #0
 80099b0:	2100      	movs	r1, #0
 80099b2:	2014      	movs	r0, #20
 80099b4:	f7fa fdb5 	bl	8004522 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80099b8:	2014      	movs	r0, #20
 80099ba:	f7fa fdce 	bl	800455a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80099be:	bf00      	nop
 80099c0:	3710      	adds	r7, #16
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	40005c00 	.word	0x40005c00
 80099cc:	40021000 	.word	0x40021000

080099d0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b082      	sub	sp, #8
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80099e4:	4619      	mov	r1, r3
 80099e6:	4610      	mov	r0, r2
 80099e8:	f7fe fdd1 	bl	800858e <USBD_LL_SetupStage>
}
 80099ec:	bf00      	nop
 80099ee:	3708      	adds	r7, #8
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b082      	sub	sp, #8
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	460b      	mov	r3, r1
 80099fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8009a06:	78fb      	ldrb	r3, [r7, #3]
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	015b      	lsls	r3, r3, #5
 8009a0c:	4413      	add	r3, r2
 8009a0e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	78fb      	ldrb	r3, [r7, #3]
 8009a16:	4619      	mov	r1, r3
 8009a18:	f7fe fe04 	bl	8008624 <USBD_LL_DataOutStage>
}
 8009a1c:	bf00      	nop
 8009a1e:	3708      	adds	r7, #8
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b082      	sub	sp, #8
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8009a36:	78fb      	ldrb	r3, [r7, #3]
 8009a38:	687a      	ldr	r2, [r7, #4]
 8009a3a:	015b      	lsls	r3, r3, #5
 8009a3c:	4413      	add	r3, r2
 8009a3e:	333c      	adds	r3, #60	; 0x3c
 8009a40:	681a      	ldr	r2, [r3, #0]
 8009a42:	78fb      	ldrb	r3, [r7, #3]
 8009a44:	4619      	mov	r1, r3
 8009a46:	f7fe fe5e 	bl	8008706 <USBD_LL_DataInStage>
}
 8009a4a:	bf00      	nop
 8009a4c:	3708      	adds	r7, #8
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}

08009a52 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a52:	b580      	push	{r7, lr}
 8009a54:	b082      	sub	sp, #8
 8009a56:	af00      	add	r7, sp, #0
 8009a58:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009a60:	4618      	mov	r0, r3
 8009a62:	f7fe ff6e 	bl	8008942 <USBD_LL_SOF>
}
 8009a66:	bf00      	nop
 8009a68:	3708      	adds	r7, #8
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}

08009a6e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8009a6e:	b580      	push	{r7, lr}
 8009a70:	b084      	sub	sp, #16
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009a76:	2301      	movs	r3, #1
 8009a78:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	2b02      	cmp	r3, #2
 8009a80:	d001      	beq.n	8009a86 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009a82:	f7f9 fd79 	bl	8003578 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009a8c:	7bfa      	ldrb	r2, [r7, #15]
 8009a8e:	4611      	mov	r1, r2
 8009a90:	4618      	mov	r0, r3
 8009a92:	f7fe ff1e 	bl	80088d2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f7fe fed7 	bl	8008850 <USBD_LL_Reset>
}
 8009aa2:	bf00      	nop
 8009aa4:	3710      	adds	r7, #16
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}
	...

08009aac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b082      	sub	sp, #8
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009aba:	4618      	mov	r0, r3
 8009abc:	f7fe ff18 	bl	80088f0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	699b      	ldr	r3, [r3, #24]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d005      	beq.n	8009ad4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009ac8:	4b04      	ldr	r3, [pc, #16]	; (8009adc <HAL_PCD_SuspendCallback+0x30>)
 8009aca:	691b      	ldr	r3, [r3, #16]
 8009acc:	4a03      	ldr	r2, [pc, #12]	; (8009adc <HAL_PCD_SuspendCallback+0x30>)
 8009ace:	f043 0306 	orr.w	r3, r3, #6
 8009ad2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009ad4:	bf00      	nop
 8009ad6:	3708      	adds	r7, #8
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}
 8009adc:	e000ed00 	.word	0xe000ed00

08009ae0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b082      	sub	sp, #8
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009aee:	4618      	mov	r0, r3
 8009af0:	f7fe ff12 	bl	8008918 <USBD_LL_Resume>
}
 8009af4:	bf00      	nop
 8009af6:	3708      	adds	r7, #8
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}

08009afc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b082      	sub	sp, #8
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009b04:	4a28      	ldr	r2, [pc, #160]	; (8009ba8 <USBD_LL_Init+0xac>)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	4a26      	ldr	r2, [pc, #152]	; (8009ba8 <USBD_LL_Init+0xac>)
 8009b10:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8009b14:	4b24      	ldr	r3, [pc, #144]	; (8009ba8 <USBD_LL_Init+0xac>)
 8009b16:	4a25      	ldr	r2, [pc, #148]	; (8009bac <USBD_LL_Init+0xb0>)
 8009b18:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009b1a:	4b23      	ldr	r3, [pc, #140]	; (8009ba8 <USBD_LL_Init+0xac>)
 8009b1c:	2208      	movs	r2, #8
 8009b1e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009b20:	4b21      	ldr	r3, [pc, #132]	; (8009ba8 <USBD_LL_Init+0xac>)
 8009b22:	2202      	movs	r2, #2
 8009b24:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009b26:	4b20      	ldr	r3, [pc, #128]	; (8009ba8 <USBD_LL_Init+0xac>)
 8009b28:	2200      	movs	r2, #0
 8009b2a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009b2c:	4b1e      	ldr	r3, [pc, #120]	; (8009ba8 <USBD_LL_Init+0xac>)
 8009b2e:	2200      	movs	r2, #0
 8009b30:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009b32:	4b1d      	ldr	r3, [pc, #116]	; (8009ba8 <USBD_LL_Init+0xac>)
 8009b34:	2200      	movs	r2, #0
 8009b36:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009b38:	481b      	ldr	r0, [pc, #108]	; (8009ba8 <USBD_LL_Init+0xac>)
 8009b3a:	f7fb f95f 	bl	8004dfc <HAL_PCD_Init>
 8009b3e:	4603      	mov	r3, r0
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d001      	beq.n	8009b48 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009b44:	f7f9 fd18 	bl	8003578 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009b4e:	2318      	movs	r3, #24
 8009b50:	2200      	movs	r2, #0
 8009b52:	2100      	movs	r1, #0
 8009b54:	f7fb fff8 	bl	8005b48 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009b5e:	2358      	movs	r3, #88	; 0x58
 8009b60:	2200      	movs	r2, #0
 8009b62:	2180      	movs	r1, #128	; 0x80
 8009b64:	f7fb fff0 	bl	8005b48 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009b6e:	23c0      	movs	r3, #192	; 0xc0
 8009b70:	2200      	movs	r2, #0
 8009b72:	2181      	movs	r1, #129	; 0x81
 8009b74:	f7fb ffe8 	bl	8005b48 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009b7e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8009b82:	2200      	movs	r2, #0
 8009b84:	2101      	movs	r1, #1
 8009b86:	f7fb ffdf 	bl	8005b48 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009b90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009b94:	2200      	movs	r2, #0
 8009b96:	2182      	movs	r1, #130	; 0x82
 8009b98:	f7fb ffd6 	bl	8005b48 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009b9c:	2300      	movs	r3, #0
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3708      	adds	r7, #8
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd80      	pop	{r7, pc}
 8009ba6:	bf00      	nop
 8009ba8:	200017cc 	.word	0x200017cc
 8009bac:	40005c00 	.word	0x40005c00

08009bb0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b084      	sub	sp, #16
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f7fb f9f9 	bl	8004fbe <HAL_PCD_Start>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009bd0:	7bfb      	ldrb	r3, [r7, #15]
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f000 f948 	bl	8009e68 <USBD_Get_USB_Status>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009bdc:	7bbb      	ldrb	r3, [r7, #14]
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3710      	adds	r7, #16
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}

08009be6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009be6:	b580      	push	{r7, lr}
 8009be8:	b084      	sub	sp, #16
 8009bea:	af00      	add	r7, sp, #0
 8009bec:	6078      	str	r0, [r7, #4]
 8009bee:	4608      	mov	r0, r1
 8009bf0:	4611      	mov	r1, r2
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	70fb      	strb	r3, [r7, #3]
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	70bb      	strb	r3, [r7, #2]
 8009bfc:	4613      	mov	r3, r2
 8009bfe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c00:	2300      	movs	r3, #0
 8009c02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c04:	2300      	movs	r3, #0
 8009c06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009c0e:	78bb      	ldrb	r3, [r7, #2]
 8009c10:	883a      	ldrh	r2, [r7, #0]
 8009c12:	78f9      	ldrb	r1, [r7, #3]
 8009c14:	f7fb fb2c 	bl	8005270 <HAL_PCD_EP_Open>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f000 f922 	bl	8009e68 <USBD_Get_USB_Status>
 8009c24:	4603      	mov	r3, r0
 8009c26:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8009c28:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3710      	adds	r7, #16
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}

08009c32 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c32:	b580      	push	{r7, lr}
 8009c34:	b084      	sub	sp, #16
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	6078      	str	r0, [r7, #4]
 8009c3a:	460b      	mov	r3, r1
 8009c3c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c42:	2300      	movs	r3, #0
 8009c44:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009c4c:	78fa      	ldrb	r2, [r7, #3]
 8009c4e:	4611      	mov	r1, r2
 8009c50:	4618      	mov	r0, r3
 8009c52:	f7fb fb6d 	bl	8005330 <HAL_PCD_EP_Close>
 8009c56:	4603      	mov	r3, r0
 8009c58:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c5a:	7bfb      	ldrb	r3, [r7, #15]
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f000 f903 	bl	8009e68 <USBD_Get_USB_Status>
 8009c62:	4603      	mov	r3, r0
 8009c64:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 8009c66:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	3710      	adds	r7, #16
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bd80      	pop	{r7, pc}

08009c70 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b084      	sub	sp, #16
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
 8009c78:	460b      	mov	r3, r1
 8009c7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c80:	2300      	movs	r3, #0
 8009c82:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009c8a:	78fa      	ldrb	r2, [r7, #3]
 8009c8c:	4611      	mov	r1, r2
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f7fb fc17 	bl	80054c2 <HAL_PCD_EP_SetStall>
 8009c94:	4603      	mov	r3, r0
 8009c96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c98:	7bfb      	ldrb	r3, [r7, #15]
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f000 f8e4 	bl	8009e68 <USBD_Get_USB_Status>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8009ca4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	3710      	adds	r7, #16
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}

08009cae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009cae:	b580      	push	{r7, lr}
 8009cb0:	b084      	sub	sp, #16
 8009cb2:	af00      	add	r7, sp, #0
 8009cb4:	6078      	str	r0, [r7, #4]
 8009cb6:	460b      	mov	r3, r1
 8009cb8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009cc8:	78fa      	ldrb	r2, [r7, #3]
 8009cca:	4611      	mov	r1, r2
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f7fb fc52 	bl	8005576 <HAL_PCD_EP_ClrStall>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009cd6:	7bfb      	ldrb	r3, [r7, #15]
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f000 f8c5 	bl	8009e68 <USBD_Get_USB_Status>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8009ce2:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	3710      	adds	r7, #16
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bd80      	pop	{r7, pc}

08009cec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009cec:	b480      	push	{r7}
 8009cee:	b085      	sub	sp, #20
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
 8009cf4:	460b      	mov	r3, r1
 8009cf6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009cfe:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8009d00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	da08      	bge.n	8009d1a <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8009d08:	78fb      	ldrb	r3, [r7, #3]
 8009d0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d0e:	68fa      	ldr	r2, [r7, #12]
 8009d10:	015b      	lsls	r3, r3, #5
 8009d12:	4413      	add	r3, r2
 8009d14:	332a      	adds	r3, #42	; 0x2a
 8009d16:	781b      	ldrb	r3, [r3, #0]
 8009d18:	e008      	b.n	8009d2c <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8009d1a:	78fb      	ldrb	r3, [r7, #3]
 8009d1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	015b      	lsls	r3, r3, #5
 8009d24:	4413      	add	r3, r2
 8009d26:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8009d2a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	3714      	adds	r7, #20
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bc80      	pop	{r7}
 8009d34:	4770      	bx	lr

08009d36 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b084      	sub	sp, #16
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
 8009d3e:	460b      	mov	r3, r1
 8009d40:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d42:	2300      	movs	r3, #0
 8009d44:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d46:	2300      	movs	r3, #0
 8009d48:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009d50:	78fa      	ldrb	r2, [r7, #3]
 8009d52:	4611      	mov	r1, r2
 8009d54:	4618      	mov	r0, r3
 8009d56:	f7fb fa66 	bl	8005226 <HAL_PCD_SetAddress>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d5e:	7bfb      	ldrb	r3, [r7, #15]
 8009d60:	4618      	mov	r0, r3
 8009d62:	f000 f881 	bl	8009e68 <USBD_Get_USB_Status>
 8009d66:	4603      	mov	r3, r0
 8009d68:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8009d6a:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	3710      	adds	r7, #16
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}

08009d74 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b086      	sub	sp, #24
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	607a      	str	r2, [r7, #4]
 8009d7e:	461a      	mov	r2, r3
 8009d80:	460b      	mov	r3, r1
 8009d82:	72fb      	strb	r3, [r7, #11]
 8009d84:	4613      	mov	r3, r2
 8009d86:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009d96:	893b      	ldrh	r3, [r7, #8]
 8009d98:	7af9      	ldrb	r1, [r7, #11]
 8009d9a:	687a      	ldr	r2, [r7, #4]
 8009d9c:	f7fb fb58 	bl	8005450 <HAL_PCD_EP_Transmit>
 8009da0:	4603      	mov	r3, r0
 8009da2:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009da4:	7dfb      	ldrb	r3, [r7, #23]
 8009da6:	4618      	mov	r0, r3
 8009da8:	f000 f85e 	bl	8009e68 <USBD_Get_USB_Status>
 8009dac:	4603      	mov	r3, r0
 8009dae:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8009db0:	7dbb      	ldrb	r3, [r7, #22]
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	3718      	adds	r7, #24
 8009db6:	46bd      	mov	sp, r7
 8009db8:	bd80      	pop	{r7, pc}

08009dba <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009dba:	b580      	push	{r7, lr}
 8009dbc:	b086      	sub	sp, #24
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	60f8      	str	r0, [r7, #12]
 8009dc2:	607a      	str	r2, [r7, #4]
 8009dc4:	461a      	mov	r2, r3
 8009dc6:	460b      	mov	r3, r1
 8009dc8:	72fb      	strb	r3, [r7, #11]
 8009dca:	4613      	mov	r3, r2
 8009dcc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009ddc:	893b      	ldrh	r3, [r7, #8]
 8009dde:	7af9      	ldrb	r1, [r7, #11]
 8009de0:	687a      	ldr	r2, [r7, #4]
 8009de2:	f7fb fae7 	bl	80053b4 <HAL_PCD_EP_Receive>
 8009de6:	4603      	mov	r3, r0
 8009de8:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009dea:	7dfb      	ldrb	r3, [r7, #23]
 8009dec:	4618      	mov	r0, r3
 8009dee:	f000 f83b 	bl	8009e68 <USBD_Get_USB_Status>
 8009df2:	4603      	mov	r3, r0
 8009df4:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 8009df6:	7dbb      	ldrb	r3, [r7, #22]
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3718      	adds	r7, #24
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b082      	sub	sp, #8
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	460b      	mov	r3, r1
 8009e0a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009e12:	78fa      	ldrb	r2, [r7, #3]
 8009e14:	4611      	mov	r1, r2
 8009e16:	4618      	mov	r0, r3
 8009e18:	f7fb fb06 	bl	8005428 <HAL_PCD_EP_GetRxCount>
 8009e1c:	4603      	mov	r3, r0
}
 8009e1e:	4618      	mov	r0, r3
 8009e20:	3708      	adds	r7, #8
 8009e22:	46bd      	mov	sp, r7
 8009e24:	bd80      	pop	{r7, pc}
	...

08009e28 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009e30:	4b02      	ldr	r3, [pc, #8]	; (8009e3c <USBD_static_malloc+0x14>)
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	370c      	adds	r7, #12
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bc80      	pop	{r7}
 8009e3a:	4770      	bx	lr
 8009e3c:	20000370 	.word	0x20000370

08009e40 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b083      	sub	sp, #12
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]

}
 8009e48:	bf00      	nop
 8009e4a:	370c      	adds	r7, #12
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bc80      	pop	{r7}
 8009e50:	4770      	bx	lr

08009e52 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e52:	b480      	push	{r7}
 8009e54:	b083      	sub	sp, #12
 8009e56:	af00      	add	r7, sp, #0
 8009e58:	6078      	str	r0, [r7, #4]
 8009e5a:	460b      	mov	r3, r1
 8009e5c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8009e5e:	bf00      	nop
 8009e60:	370c      	adds	r7, #12
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bc80      	pop	{r7}
 8009e66:	4770      	bx	lr

08009e68 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	4603      	mov	r3, r0
 8009e70:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e72:	2300      	movs	r3, #0
 8009e74:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009e76:	79fb      	ldrb	r3, [r7, #7]
 8009e78:	2b03      	cmp	r3, #3
 8009e7a:	d817      	bhi.n	8009eac <USBD_Get_USB_Status+0x44>
 8009e7c:	a201      	add	r2, pc, #4	; (adr r2, 8009e84 <USBD_Get_USB_Status+0x1c>)
 8009e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e82:	bf00      	nop
 8009e84:	08009e95 	.word	0x08009e95
 8009e88:	08009e9b 	.word	0x08009e9b
 8009e8c:	08009ea1 	.word	0x08009ea1
 8009e90:	08009ea7 	.word	0x08009ea7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009e94:	2300      	movs	r3, #0
 8009e96:	73fb      	strb	r3, [r7, #15]
    break;
 8009e98:	e00b      	b.n	8009eb2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009e9a:	2302      	movs	r3, #2
 8009e9c:	73fb      	strb	r3, [r7, #15]
    break;
 8009e9e:	e008      	b.n	8009eb2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	73fb      	strb	r3, [r7, #15]
    break;
 8009ea4:	e005      	b.n	8009eb2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009ea6:	2302      	movs	r3, #2
 8009ea8:	73fb      	strb	r3, [r7, #15]
    break;
 8009eaa:	e002      	b.n	8009eb2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009eac:	2302      	movs	r3, #2
 8009eae:	73fb      	strb	r3, [r7, #15]
    break;
 8009eb0:	bf00      	nop
  }
  return usb_status;
 8009eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3714      	adds	r7, #20
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bc80      	pop	{r7}
 8009ebc:	4770      	bx	lr
 8009ebe:	bf00      	nop

08009ec0 <__errno>:
 8009ec0:	4b01      	ldr	r3, [pc, #4]	; (8009ec8 <__errno+0x8>)
 8009ec2:	6818      	ldr	r0, [r3, #0]
 8009ec4:	4770      	bx	lr
 8009ec6:	bf00      	nop
 8009ec8:	2000017c 	.word	0x2000017c

08009ecc <__libc_init_array>:
 8009ecc:	b570      	push	{r4, r5, r6, lr}
 8009ece:	2500      	movs	r5, #0
 8009ed0:	4e0c      	ldr	r6, [pc, #48]	; (8009f04 <__libc_init_array+0x38>)
 8009ed2:	4c0d      	ldr	r4, [pc, #52]	; (8009f08 <__libc_init_array+0x3c>)
 8009ed4:	1ba4      	subs	r4, r4, r6
 8009ed6:	10a4      	asrs	r4, r4, #2
 8009ed8:	42a5      	cmp	r5, r4
 8009eda:	d109      	bne.n	8009ef0 <__libc_init_array+0x24>
 8009edc:	f000 fe04 	bl	800aae8 <_init>
 8009ee0:	2500      	movs	r5, #0
 8009ee2:	4e0a      	ldr	r6, [pc, #40]	; (8009f0c <__libc_init_array+0x40>)
 8009ee4:	4c0a      	ldr	r4, [pc, #40]	; (8009f10 <__libc_init_array+0x44>)
 8009ee6:	1ba4      	subs	r4, r4, r6
 8009ee8:	10a4      	asrs	r4, r4, #2
 8009eea:	42a5      	cmp	r5, r4
 8009eec:	d105      	bne.n	8009efa <__libc_init_array+0x2e>
 8009eee:	bd70      	pop	{r4, r5, r6, pc}
 8009ef0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009ef4:	4798      	blx	r3
 8009ef6:	3501      	adds	r5, #1
 8009ef8:	e7ee      	b.n	8009ed8 <__libc_init_array+0xc>
 8009efa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009efe:	4798      	blx	r3
 8009f00:	3501      	adds	r5, #1
 8009f02:	e7f2      	b.n	8009eea <__libc_init_array+0x1e>
 8009f04:	0800b104 	.word	0x0800b104
 8009f08:	0800b104 	.word	0x0800b104
 8009f0c:	0800b104 	.word	0x0800b104
 8009f10:	0800b108 	.word	0x0800b108

08009f14 <memcpy>:
 8009f14:	b510      	push	{r4, lr}
 8009f16:	1e43      	subs	r3, r0, #1
 8009f18:	440a      	add	r2, r1
 8009f1a:	4291      	cmp	r1, r2
 8009f1c:	d100      	bne.n	8009f20 <memcpy+0xc>
 8009f1e:	bd10      	pop	{r4, pc}
 8009f20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f28:	e7f7      	b.n	8009f1a <memcpy+0x6>

08009f2a <memset>:
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	4402      	add	r2, r0
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d100      	bne.n	8009f34 <memset+0xa>
 8009f32:	4770      	bx	lr
 8009f34:	f803 1b01 	strb.w	r1, [r3], #1
 8009f38:	e7f9      	b.n	8009f2e <memset+0x4>
	...

08009f3c <siscanf>:
 8009f3c:	b40e      	push	{r1, r2, r3}
 8009f3e:	f44f 7201 	mov.w	r2, #516	; 0x204
 8009f42:	b530      	push	{r4, r5, lr}
 8009f44:	b09c      	sub	sp, #112	; 0x70
 8009f46:	ac1f      	add	r4, sp, #124	; 0x7c
 8009f48:	f854 5b04 	ldr.w	r5, [r4], #4
 8009f4c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8009f50:	9002      	str	r0, [sp, #8]
 8009f52:	9006      	str	r0, [sp, #24]
 8009f54:	f7f6 f8fc 	bl	8000150 <strlen>
 8009f58:	4b0b      	ldr	r3, [pc, #44]	; (8009f88 <siscanf+0x4c>)
 8009f5a:	9003      	str	r0, [sp, #12]
 8009f5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f5e:	2300      	movs	r3, #0
 8009f60:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f62:	9314      	str	r3, [sp, #80]	; 0x50
 8009f64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009f68:	9007      	str	r0, [sp, #28]
 8009f6a:	4808      	ldr	r0, [pc, #32]	; (8009f8c <siscanf+0x50>)
 8009f6c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009f70:	462a      	mov	r2, r5
 8009f72:	4623      	mov	r3, r4
 8009f74:	a902      	add	r1, sp, #8
 8009f76:	6800      	ldr	r0, [r0, #0]
 8009f78:	9401      	str	r4, [sp, #4]
 8009f7a:	f000 f865 	bl	800a048 <__ssvfiscanf_r>
 8009f7e:	b01c      	add	sp, #112	; 0x70
 8009f80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f84:	b003      	add	sp, #12
 8009f86:	4770      	bx	lr
 8009f88:	08009f91 	.word	0x08009f91
 8009f8c:	2000017c 	.word	0x2000017c

08009f90 <__seofread>:
 8009f90:	2000      	movs	r0, #0
 8009f92:	4770      	bx	lr

08009f94 <_sungetc_r>:
 8009f94:	b538      	push	{r3, r4, r5, lr}
 8009f96:	1c4b      	adds	r3, r1, #1
 8009f98:	4614      	mov	r4, r2
 8009f9a:	d103      	bne.n	8009fa4 <_sungetc_r+0x10>
 8009f9c:	f04f 35ff 	mov.w	r5, #4294967295
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	bd38      	pop	{r3, r4, r5, pc}
 8009fa4:	8993      	ldrh	r3, [r2, #12]
 8009fa6:	b2cd      	uxtb	r5, r1
 8009fa8:	f023 0320 	bic.w	r3, r3, #32
 8009fac:	8193      	strh	r3, [r2, #12]
 8009fae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009fb0:	6852      	ldr	r2, [r2, #4]
 8009fb2:	b18b      	cbz	r3, 8009fd8 <_sungetc_r+0x44>
 8009fb4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	dd08      	ble.n	8009fcc <_sungetc_r+0x38>
 8009fba:	6823      	ldr	r3, [r4, #0]
 8009fbc:	1e5a      	subs	r2, r3, #1
 8009fbe:	6022      	str	r2, [r4, #0]
 8009fc0:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009fc4:	6863      	ldr	r3, [r4, #4]
 8009fc6:	3301      	adds	r3, #1
 8009fc8:	6063      	str	r3, [r4, #4]
 8009fca:	e7e9      	b.n	8009fa0 <_sungetc_r+0xc>
 8009fcc:	4621      	mov	r1, r4
 8009fce:	f000 fc2d 	bl	800a82c <__submore>
 8009fd2:	2800      	cmp	r0, #0
 8009fd4:	d0f1      	beq.n	8009fba <_sungetc_r+0x26>
 8009fd6:	e7e1      	b.n	8009f9c <_sungetc_r+0x8>
 8009fd8:	6921      	ldr	r1, [r4, #16]
 8009fda:	6823      	ldr	r3, [r4, #0]
 8009fdc:	b151      	cbz	r1, 8009ff4 <_sungetc_r+0x60>
 8009fde:	4299      	cmp	r1, r3
 8009fe0:	d208      	bcs.n	8009ff4 <_sungetc_r+0x60>
 8009fe2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009fe6:	42a9      	cmp	r1, r5
 8009fe8:	d104      	bne.n	8009ff4 <_sungetc_r+0x60>
 8009fea:	3b01      	subs	r3, #1
 8009fec:	3201      	adds	r2, #1
 8009fee:	6023      	str	r3, [r4, #0]
 8009ff0:	6062      	str	r2, [r4, #4]
 8009ff2:	e7d5      	b.n	8009fa0 <_sungetc_r+0xc>
 8009ff4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009ff8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ffc:	6363      	str	r3, [r4, #52]	; 0x34
 8009ffe:	2303      	movs	r3, #3
 800a000:	63a3      	str	r3, [r4, #56]	; 0x38
 800a002:	4623      	mov	r3, r4
 800a004:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a008:	6023      	str	r3, [r4, #0]
 800a00a:	2301      	movs	r3, #1
 800a00c:	e7dc      	b.n	8009fc8 <_sungetc_r+0x34>

0800a00e <__ssrefill_r>:
 800a00e:	b510      	push	{r4, lr}
 800a010:	460c      	mov	r4, r1
 800a012:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a014:	b169      	cbz	r1, 800a032 <__ssrefill_r+0x24>
 800a016:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a01a:	4299      	cmp	r1, r3
 800a01c:	d001      	beq.n	800a022 <__ssrefill_r+0x14>
 800a01e:	f000 fc6f 	bl	800a900 <_free_r>
 800a022:	2000      	movs	r0, #0
 800a024:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a026:	6360      	str	r0, [r4, #52]	; 0x34
 800a028:	6063      	str	r3, [r4, #4]
 800a02a:	b113      	cbz	r3, 800a032 <__ssrefill_r+0x24>
 800a02c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a02e:	6023      	str	r3, [r4, #0]
 800a030:	bd10      	pop	{r4, pc}
 800a032:	6923      	ldr	r3, [r4, #16]
 800a034:	f04f 30ff 	mov.w	r0, #4294967295
 800a038:	6023      	str	r3, [r4, #0]
 800a03a:	2300      	movs	r3, #0
 800a03c:	6063      	str	r3, [r4, #4]
 800a03e:	89a3      	ldrh	r3, [r4, #12]
 800a040:	f043 0320 	orr.w	r3, r3, #32
 800a044:	81a3      	strh	r3, [r4, #12]
 800a046:	e7f3      	b.n	800a030 <__ssrefill_r+0x22>

0800a048 <__ssvfiscanf_r>:
 800a048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a04c:	460c      	mov	r4, r1
 800a04e:	2100      	movs	r1, #0
 800a050:	4606      	mov	r6, r0
 800a052:	4692      	mov	sl, r2
 800a054:	270a      	movs	r7, #10
 800a056:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800a05a:	9144      	str	r1, [sp, #272]	; 0x110
 800a05c:	9145      	str	r1, [sp, #276]	; 0x114
 800a05e:	499e      	ldr	r1, [pc, #632]	; (800a2d8 <__ssvfiscanf_r+0x290>)
 800a060:	f10d 0804 	add.w	r8, sp, #4
 800a064:	91a0      	str	r1, [sp, #640]	; 0x280
 800a066:	499d      	ldr	r1, [pc, #628]	; (800a2dc <__ssvfiscanf_r+0x294>)
 800a068:	f8df 9274 	ldr.w	r9, [pc, #628]	; 800a2e0 <__ssvfiscanf_r+0x298>
 800a06c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a070:	91a1      	str	r1, [sp, #644]	; 0x284
 800a072:	9300      	str	r3, [sp, #0]
 800a074:	f89a 3000 	ldrb.w	r3, [sl]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	f000 812a 	beq.w	800a2d2 <__ssvfiscanf_r+0x28a>
 800a07e:	4655      	mov	r5, sl
 800a080:	f000 fc10 	bl	800a8a4 <__locale_ctype_ptr>
 800a084:	f815 bb01 	ldrb.w	fp, [r5], #1
 800a088:	4458      	add	r0, fp
 800a08a:	7843      	ldrb	r3, [r0, #1]
 800a08c:	f013 0308 	ands.w	r3, r3, #8
 800a090:	d01c      	beq.n	800a0cc <__ssvfiscanf_r+0x84>
 800a092:	6863      	ldr	r3, [r4, #4]
 800a094:	2b00      	cmp	r3, #0
 800a096:	dd12      	ble.n	800a0be <__ssvfiscanf_r+0x76>
 800a098:	f000 fc04 	bl	800a8a4 <__locale_ctype_ptr>
 800a09c:	6823      	ldr	r3, [r4, #0]
 800a09e:	781a      	ldrb	r2, [r3, #0]
 800a0a0:	4410      	add	r0, r2
 800a0a2:	7842      	ldrb	r2, [r0, #1]
 800a0a4:	0712      	lsls	r2, r2, #28
 800a0a6:	d401      	bmi.n	800a0ac <__ssvfiscanf_r+0x64>
 800a0a8:	46aa      	mov	sl, r5
 800a0aa:	e7e3      	b.n	800a074 <__ssvfiscanf_r+0x2c>
 800a0ac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a0ae:	3301      	adds	r3, #1
 800a0b0:	3201      	adds	r2, #1
 800a0b2:	9245      	str	r2, [sp, #276]	; 0x114
 800a0b4:	6862      	ldr	r2, [r4, #4]
 800a0b6:	6023      	str	r3, [r4, #0]
 800a0b8:	3a01      	subs	r2, #1
 800a0ba:	6062      	str	r2, [r4, #4]
 800a0bc:	e7e9      	b.n	800a092 <__ssvfiscanf_r+0x4a>
 800a0be:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a0c0:	4621      	mov	r1, r4
 800a0c2:	4630      	mov	r0, r6
 800a0c4:	4798      	blx	r3
 800a0c6:	2800      	cmp	r0, #0
 800a0c8:	d0e6      	beq.n	800a098 <__ssvfiscanf_r+0x50>
 800a0ca:	e7ed      	b.n	800a0a8 <__ssvfiscanf_r+0x60>
 800a0cc:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800a0d0:	f040 8082 	bne.w	800a1d8 <__ssvfiscanf_r+0x190>
 800a0d4:	9343      	str	r3, [sp, #268]	; 0x10c
 800a0d6:	9341      	str	r3, [sp, #260]	; 0x104
 800a0d8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800a0dc:	2b2a      	cmp	r3, #42	; 0x2a
 800a0de:	d103      	bne.n	800a0e8 <__ssvfiscanf_r+0xa0>
 800a0e0:	2310      	movs	r3, #16
 800a0e2:	f10a 0502 	add.w	r5, sl, #2
 800a0e6:	9341      	str	r3, [sp, #260]	; 0x104
 800a0e8:	46aa      	mov	sl, r5
 800a0ea:	f815 1b01 	ldrb.w	r1, [r5], #1
 800a0ee:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a0f2:	2a09      	cmp	r2, #9
 800a0f4:	d922      	bls.n	800a13c <__ssvfiscanf_r+0xf4>
 800a0f6:	2203      	movs	r2, #3
 800a0f8:	4879      	ldr	r0, [pc, #484]	; (800a2e0 <__ssvfiscanf_r+0x298>)
 800a0fa:	f000 fbf3 	bl	800a8e4 <memchr>
 800a0fe:	b138      	cbz	r0, 800a110 <__ssvfiscanf_r+0xc8>
 800a100:	eba0 0309 	sub.w	r3, r0, r9
 800a104:	2001      	movs	r0, #1
 800a106:	46aa      	mov	sl, r5
 800a108:	4098      	lsls	r0, r3
 800a10a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a10c:	4318      	orrs	r0, r3
 800a10e:	9041      	str	r0, [sp, #260]	; 0x104
 800a110:	f89a 3000 	ldrb.w	r3, [sl]
 800a114:	f10a 0501 	add.w	r5, sl, #1
 800a118:	2b67      	cmp	r3, #103	; 0x67
 800a11a:	d82b      	bhi.n	800a174 <__ssvfiscanf_r+0x12c>
 800a11c:	2b65      	cmp	r3, #101	; 0x65
 800a11e:	f080 809f 	bcs.w	800a260 <__ssvfiscanf_r+0x218>
 800a122:	2b47      	cmp	r3, #71	; 0x47
 800a124:	d810      	bhi.n	800a148 <__ssvfiscanf_r+0x100>
 800a126:	2b45      	cmp	r3, #69	; 0x45
 800a128:	f080 809a 	bcs.w	800a260 <__ssvfiscanf_r+0x218>
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d06c      	beq.n	800a20a <__ssvfiscanf_r+0x1c2>
 800a130:	2b25      	cmp	r3, #37	; 0x25
 800a132:	d051      	beq.n	800a1d8 <__ssvfiscanf_r+0x190>
 800a134:	2303      	movs	r3, #3
 800a136:	9742      	str	r7, [sp, #264]	; 0x108
 800a138:	9347      	str	r3, [sp, #284]	; 0x11c
 800a13a:	e027      	b.n	800a18c <__ssvfiscanf_r+0x144>
 800a13c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a13e:	fb07 1303 	mla	r3, r7, r3, r1
 800a142:	3b30      	subs	r3, #48	; 0x30
 800a144:	9343      	str	r3, [sp, #268]	; 0x10c
 800a146:	e7cf      	b.n	800a0e8 <__ssvfiscanf_r+0xa0>
 800a148:	2b5b      	cmp	r3, #91	; 0x5b
 800a14a:	d06a      	beq.n	800a222 <__ssvfiscanf_r+0x1da>
 800a14c:	d80c      	bhi.n	800a168 <__ssvfiscanf_r+0x120>
 800a14e:	2b58      	cmp	r3, #88	; 0x58
 800a150:	d1f0      	bne.n	800a134 <__ssvfiscanf_r+0xec>
 800a152:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a154:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a158:	9241      	str	r2, [sp, #260]	; 0x104
 800a15a:	2210      	movs	r2, #16
 800a15c:	9242      	str	r2, [sp, #264]	; 0x108
 800a15e:	2b6e      	cmp	r3, #110	; 0x6e
 800a160:	bf8c      	ite	hi
 800a162:	2304      	movhi	r3, #4
 800a164:	2303      	movls	r3, #3
 800a166:	e010      	b.n	800a18a <__ssvfiscanf_r+0x142>
 800a168:	2b63      	cmp	r3, #99	; 0x63
 800a16a:	d065      	beq.n	800a238 <__ssvfiscanf_r+0x1f0>
 800a16c:	2b64      	cmp	r3, #100	; 0x64
 800a16e:	d1e1      	bne.n	800a134 <__ssvfiscanf_r+0xec>
 800a170:	9742      	str	r7, [sp, #264]	; 0x108
 800a172:	e7f4      	b.n	800a15e <__ssvfiscanf_r+0x116>
 800a174:	2b70      	cmp	r3, #112	; 0x70
 800a176:	d04b      	beq.n	800a210 <__ssvfiscanf_r+0x1c8>
 800a178:	d826      	bhi.n	800a1c8 <__ssvfiscanf_r+0x180>
 800a17a:	2b6e      	cmp	r3, #110	; 0x6e
 800a17c:	d062      	beq.n	800a244 <__ssvfiscanf_r+0x1fc>
 800a17e:	d84c      	bhi.n	800a21a <__ssvfiscanf_r+0x1d2>
 800a180:	2b69      	cmp	r3, #105	; 0x69
 800a182:	d1d7      	bne.n	800a134 <__ssvfiscanf_r+0xec>
 800a184:	2300      	movs	r3, #0
 800a186:	9342      	str	r3, [sp, #264]	; 0x108
 800a188:	2303      	movs	r3, #3
 800a18a:	9347      	str	r3, [sp, #284]	; 0x11c
 800a18c:	6863      	ldr	r3, [r4, #4]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	dd68      	ble.n	800a264 <__ssvfiscanf_r+0x21c>
 800a192:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a194:	0659      	lsls	r1, r3, #25
 800a196:	d407      	bmi.n	800a1a8 <__ssvfiscanf_r+0x160>
 800a198:	f000 fb84 	bl	800a8a4 <__locale_ctype_ptr>
 800a19c:	6823      	ldr	r3, [r4, #0]
 800a19e:	781a      	ldrb	r2, [r3, #0]
 800a1a0:	4410      	add	r0, r2
 800a1a2:	7842      	ldrb	r2, [r0, #1]
 800a1a4:	0712      	lsls	r2, r2, #28
 800a1a6:	d464      	bmi.n	800a272 <__ssvfiscanf_r+0x22a>
 800a1a8:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	dc73      	bgt.n	800a296 <__ssvfiscanf_r+0x24e>
 800a1ae:	466b      	mov	r3, sp
 800a1b0:	4622      	mov	r2, r4
 800a1b2:	a941      	add	r1, sp, #260	; 0x104
 800a1b4:	4630      	mov	r0, r6
 800a1b6:	f000 f897 	bl	800a2e8 <_scanf_chars>
 800a1ba:	2801      	cmp	r0, #1
 800a1bc:	f000 8089 	beq.w	800a2d2 <__ssvfiscanf_r+0x28a>
 800a1c0:	2802      	cmp	r0, #2
 800a1c2:	f47f af71 	bne.w	800a0a8 <__ssvfiscanf_r+0x60>
 800a1c6:	e01d      	b.n	800a204 <__ssvfiscanf_r+0x1bc>
 800a1c8:	2b75      	cmp	r3, #117	; 0x75
 800a1ca:	d0d1      	beq.n	800a170 <__ssvfiscanf_r+0x128>
 800a1cc:	2b78      	cmp	r3, #120	; 0x78
 800a1ce:	d0c0      	beq.n	800a152 <__ssvfiscanf_r+0x10a>
 800a1d0:	2b73      	cmp	r3, #115	; 0x73
 800a1d2:	d1af      	bne.n	800a134 <__ssvfiscanf_r+0xec>
 800a1d4:	2302      	movs	r3, #2
 800a1d6:	e7d8      	b.n	800a18a <__ssvfiscanf_r+0x142>
 800a1d8:	6863      	ldr	r3, [r4, #4]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	dd0c      	ble.n	800a1f8 <__ssvfiscanf_r+0x1b0>
 800a1de:	6823      	ldr	r3, [r4, #0]
 800a1e0:	781a      	ldrb	r2, [r3, #0]
 800a1e2:	455a      	cmp	r2, fp
 800a1e4:	d175      	bne.n	800a2d2 <__ssvfiscanf_r+0x28a>
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	6862      	ldr	r2, [r4, #4]
 800a1ea:	6023      	str	r3, [r4, #0]
 800a1ec:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a1ee:	3a01      	subs	r2, #1
 800a1f0:	3301      	adds	r3, #1
 800a1f2:	6062      	str	r2, [r4, #4]
 800a1f4:	9345      	str	r3, [sp, #276]	; 0x114
 800a1f6:	e757      	b.n	800a0a8 <__ssvfiscanf_r+0x60>
 800a1f8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a1fa:	4621      	mov	r1, r4
 800a1fc:	4630      	mov	r0, r6
 800a1fe:	4798      	blx	r3
 800a200:	2800      	cmp	r0, #0
 800a202:	d0ec      	beq.n	800a1de <__ssvfiscanf_r+0x196>
 800a204:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a206:	2800      	cmp	r0, #0
 800a208:	d159      	bne.n	800a2be <__ssvfiscanf_r+0x276>
 800a20a:	f04f 30ff 	mov.w	r0, #4294967295
 800a20e:	e05c      	b.n	800a2ca <__ssvfiscanf_r+0x282>
 800a210:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a212:	f042 0220 	orr.w	r2, r2, #32
 800a216:	9241      	str	r2, [sp, #260]	; 0x104
 800a218:	e79b      	b.n	800a152 <__ssvfiscanf_r+0x10a>
 800a21a:	2308      	movs	r3, #8
 800a21c:	9342      	str	r3, [sp, #264]	; 0x108
 800a21e:	2304      	movs	r3, #4
 800a220:	e7b3      	b.n	800a18a <__ssvfiscanf_r+0x142>
 800a222:	4629      	mov	r1, r5
 800a224:	4640      	mov	r0, r8
 800a226:	f000 f9b7 	bl	800a598 <__sccl>
 800a22a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a22c:	4605      	mov	r5, r0
 800a22e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a232:	9341      	str	r3, [sp, #260]	; 0x104
 800a234:	2301      	movs	r3, #1
 800a236:	e7a8      	b.n	800a18a <__ssvfiscanf_r+0x142>
 800a238:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a23a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a23e:	9341      	str	r3, [sp, #260]	; 0x104
 800a240:	2300      	movs	r3, #0
 800a242:	e7a2      	b.n	800a18a <__ssvfiscanf_r+0x142>
 800a244:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a246:	06c3      	lsls	r3, r0, #27
 800a248:	f53f af2e 	bmi.w	800a0a8 <__ssvfiscanf_r+0x60>
 800a24c:	9b00      	ldr	r3, [sp, #0]
 800a24e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a250:	1d19      	adds	r1, r3, #4
 800a252:	9100      	str	r1, [sp, #0]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	07c0      	lsls	r0, r0, #31
 800a258:	bf4c      	ite	mi
 800a25a:	801a      	strhmi	r2, [r3, #0]
 800a25c:	601a      	strpl	r2, [r3, #0]
 800a25e:	e723      	b.n	800a0a8 <__ssvfiscanf_r+0x60>
 800a260:	2305      	movs	r3, #5
 800a262:	e792      	b.n	800a18a <__ssvfiscanf_r+0x142>
 800a264:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a266:	4621      	mov	r1, r4
 800a268:	4630      	mov	r0, r6
 800a26a:	4798      	blx	r3
 800a26c:	2800      	cmp	r0, #0
 800a26e:	d090      	beq.n	800a192 <__ssvfiscanf_r+0x14a>
 800a270:	e7c8      	b.n	800a204 <__ssvfiscanf_r+0x1bc>
 800a272:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a274:	3201      	adds	r2, #1
 800a276:	9245      	str	r2, [sp, #276]	; 0x114
 800a278:	6862      	ldr	r2, [r4, #4]
 800a27a:	3a01      	subs	r2, #1
 800a27c:	2a00      	cmp	r2, #0
 800a27e:	6062      	str	r2, [r4, #4]
 800a280:	dd02      	ble.n	800a288 <__ssvfiscanf_r+0x240>
 800a282:	3301      	adds	r3, #1
 800a284:	6023      	str	r3, [r4, #0]
 800a286:	e787      	b.n	800a198 <__ssvfiscanf_r+0x150>
 800a288:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a28a:	4621      	mov	r1, r4
 800a28c:	4630      	mov	r0, r6
 800a28e:	4798      	blx	r3
 800a290:	2800      	cmp	r0, #0
 800a292:	d081      	beq.n	800a198 <__ssvfiscanf_r+0x150>
 800a294:	e7b6      	b.n	800a204 <__ssvfiscanf_r+0x1bc>
 800a296:	2b04      	cmp	r3, #4
 800a298:	dc06      	bgt.n	800a2a8 <__ssvfiscanf_r+0x260>
 800a29a:	466b      	mov	r3, sp
 800a29c:	4622      	mov	r2, r4
 800a29e:	a941      	add	r1, sp, #260	; 0x104
 800a2a0:	4630      	mov	r0, r6
 800a2a2:	f000 f883 	bl	800a3ac <_scanf_i>
 800a2a6:	e788      	b.n	800a1ba <__ssvfiscanf_r+0x172>
 800a2a8:	4b0e      	ldr	r3, [pc, #56]	; (800a2e4 <__ssvfiscanf_r+0x29c>)
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	f43f aefc 	beq.w	800a0a8 <__ssvfiscanf_r+0x60>
 800a2b0:	466b      	mov	r3, sp
 800a2b2:	4622      	mov	r2, r4
 800a2b4:	a941      	add	r1, sp, #260	; 0x104
 800a2b6:	4630      	mov	r0, r6
 800a2b8:	f3af 8000 	nop.w
 800a2bc:	e77d      	b.n	800a1ba <__ssvfiscanf_r+0x172>
 800a2be:	89a3      	ldrh	r3, [r4, #12]
 800a2c0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a2c4:	bf18      	it	ne
 800a2c6:	f04f 30ff 	movne.w	r0, #4294967295
 800a2ca:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800a2ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2d2:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a2d4:	e7f9      	b.n	800a2ca <__ssvfiscanf_r+0x282>
 800a2d6:	bf00      	nop
 800a2d8:	08009f95 	.word	0x08009f95
 800a2dc:	0800a00f 	.word	0x0800a00f
 800a2e0:	0800af78 	.word	0x0800af78
 800a2e4:	00000000 	.word	0x00000000

0800a2e8 <_scanf_chars>:
 800a2e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2ec:	4615      	mov	r5, r2
 800a2ee:	688a      	ldr	r2, [r1, #8]
 800a2f0:	4680      	mov	r8, r0
 800a2f2:	460c      	mov	r4, r1
 800a2f4:	b932      	cbnz	r2, 800a304 <_scanf_chars+0x1c>
 800a2f6:	698a      	ldr	r2, [r1, #24]
 800a2f8:	2a00      	cmp	r2, #0
 800a2fa:	bf14      	ite	ne
 800a2fc:	f04f 32ff 	movne.w	r2, #4294967295
 800a300:	2201      	moveq	r2, #1
 800a302:	608a      	str	r2, [r1, #8]
 800a304:	2600      	movs	r6, #0
 800a306:	6822      	ldr	r2, [r4, #0]
 800a308:	06d1      	lsls	r1, r2, #27
 800a30a:	bf5f      	itttt	pl
 800a30c:	681a      	ldrpl	r2, [r3, #0]
 800a30e:	1d11      	addpl	r1, r2, #4
 800a310:	6019      	strpl	r1, [r3, #0]
 800a312:	6817      	ldrpl	r7, [r2, #0]
 800a314:	69a3      	ldr	r3, [r4, #24]
 800a316:	b1db      	cbz	r3, 800a350 <_scanf_chars+0x68>
 800a318:	2b01      	cmp	r3, #1
 800a31a:	d107      	bne.n	800a32c <_scanf_chars+0x44>
 800a31c:	682b      	ldr	r3, [r5, #0]
 800a31e:	6962      	ldr	r2, [r4, #20]
 800a320:	781b      	ldrb	r3, [r3, #0]
 800a322:	5cd3      	ldrb	r3, [r2, r3]
 800a324:	b9a3      	cbnz	r3, 800a350 <_scanf_chars+0x68>
 800a326:	2e00      	cmp	r6, #0
 800a328:	d131      	bne.n	800a38e <_scanf_chars+0xa6>
 800a32a:	e006      	b.n	800a33a <_scanf_chars+0x52>
 800a32c:	2b02      	cmp	r3, #2
 800a32e:	d007      	beq.n	800a340 <_scanf_chars+0x58>
 800a330:	2e00      	cmp	r6, #0
 800a332:	d12c      	bne.n	800a38e <_scanf_chars+0xa6>
 800a334:	69a3      	ldr	r3, [r4, #24]
 800a336:	2b01      	cmp	r3, #1
 800a338:	d129      	bne.n	800a38e <_scanf_chars+0xa6>
 800a33a:	2001      	movs	r0, #1
 800a33c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a340:	f000 fab0 	bl	800a8a4 <__locale_ctype_ptr>
 800a344:	682b      	ldr	r3, [r5, #0]
 800a346:	781b      	ldrb	r3, [r3, #0]
 800a348:	4418      	add	r0, r3
 800a34a:	7843      	ldrb	r3, [r0, #1]
 800a34c:	071b      	lsls	r3, r3, #28
 800a34e:	d4ef      	bmi.n	800a330 <_scanf_chars+0x48>
 800a350:	6823      	ldr	r3, [r4, #0]
 800a352:	3601      	adds	r6, #1
 800a354:	06da      	lsls	r2, r3, #27
 800a356:	bf5e      	ittt	pl
 800a358:	682b      	ldrpl	r3, [r5, #0]
 800a35a:	781b      	ldrbpl	r3, [r3, #0]
 800a35c:	703b      	strbpl	r3, [r7, #0]
 800a35e:	682a      	ldr	r2, [r5, #0]
 800a360:	686b      	ldr	r3, [r5, #4]
 800a362:	f102 0201 	add.w	r2, r2, #1
 800a366:	602a      	str	r2, [r5, #0]
 800a368:	68a2      	ldr	r2, [r4, #8]
 800a36a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a36e:	f102 32ff 	add.w	r2, r2, #4294967295
 800a372:	606b      	str	r3, [r5, #4]
 800a374:	bf58      	it	pl
 800a376:	3701      	addpl	r7, #1
 800a378:	60a2      	str	r2, [r4, #8]
 800a37a:	b142      	cbz	r2, 800a38e <_scanf_chars+0xa6>
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	dcc9      	bgt.n	800a314 <_scanf_chars+0x2c>
 800a380:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a384:	4629      	mov	r1, r5
 800a386:	4640      	mov	r0, r8
 800a388:	4798      	blx	r3
 800a38a:	2800      	cmp	r0, #0
 800a38c:	d0c2      	beq.n	800a314 <_scanf_chars+0x2c>
 800a38e:	6823      	ldr	r3, [r4, #0]
 800a390:	f013 0310 	ands.w	r3, r3, #16
 800a394:	d105      	bne.n	800a3a2 <_scanf_chars+0xba>
 800a396:	68e2      	ldr	r2, [r4, #12]
 800a398:	3201      	adds	r2, #1
 800a39a:	60e2      	str	r2, [r4, #12]
 800a39c:	69a2      	ldr	r2, [r4, #24]
 800a39e:	b102      	cbz	r2, 800a3a2 <_scanf_chars+0xba>
 800a3a0:	703b      	strb	r3, [r7, #0]
 800a3a2:	6923      	ldr	r3, [r4, #16]
 800a3a4:	2000      	movs	r0, #0
 800a3a6:	441e      	add	r6, r3
 800a3a8:	6126      	str	r6, [r4, #16]
 800a3aa:	e7c7      	b.n	800a33c <_scanf_chars+0x54>

0800a3ac <_scanf_i>:
 800a3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3b0:	460c      	mov	r4, r1
 800a3b2:	469a      	mov	sl, r3
 800a3b4:	4b74      	ldr	r3, [pc, #464]	; (800a588 <_scanf_i+0x1dc>)
 800a3b6:	b087      	sub	sp, #28
 800a3b8:	4683      	mov	fp, r0
 800a3ba:	4616      	mov	r6, r2
 800a3bc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a3c0:	ab03      	add	r3, sp, #12
 800a3c2:	68a7      	ldr	r7, [r4, #8]
 800a3c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a3c8:	4b70      	ldr	r3, [pc, #448]	; (800a58c <_scanf_i+0x1e0>)
 800a3ca:	69a1      	ldr	r1, [r4, #24]
 800a3cc:	4a70      	ldr	r2, [pc, #448]	; (800a590 <_scanf_i+0x1e4>)
 800a3ce:	f104 091c 	add.w	r9, r4, #28
 800a3d2:	2903      	cmp	r1, #3
 800a3d4:	bf08      	it	eq
 800a3d6:	461a      	moveq	r2, r3
 800a3d8:	1e7b      	subs	r3, r7, #1
 800a3da:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800a3de:	bf84      	itt	hi
 800a3e0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a3e4:	60a3      	strhi	r3, [r4, #8]
 800a3e6:	6823      	ldr	r3, [r4, #0]
 800a3e8:	bf88      	it	hi
 800a3ea:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a3ee:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a3f2:	6023      	str	r3, [r4, #0]
 800a3f4:	bf98      	it	ls
 800a3f6:	2700      	movls	r7, #0
 800a3f8:	464b      	mov	r3, r9
 800a3fa:	f04f 0800 	mov.w	r8, #0
 800a3fe:	9200      	str	r2, [sp, #0]
 800a400:	bf88      	it	hi
 800a402:	197f      	addhi	r7, r7, r5
 800a404:	6831      	ldr	r1, [r6, #0]
 800a406:	9301      	str	r3, [sp, #4]
 800a408:	ab03      	add	r3, sp, #12
 800a40a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a40e:	2202      	movs	r2, #2
 800a410:	7809      	ldrb	r1, [r1, #0]
 800a412:	f000 fa67 	bl	800a8e4 <memchr>
 800a416:	9b01      	ldr	r3, [sp, #4]
 800a418:	b330      	cbz	r0, 800a468 <_scanf_i+0xbc>
 800a41a:	f1b8 0f01 	cmp.w	r8, #1
 800a41e:	d15a      	bne.n	800a4d6 <_scanf_i+0x12a>
 800a420:	6862      	ldr	r2, [r4, #4]
 800a422:	b92a      	cbnz	r2, 800a430 <_scanf_i+0x84>
 800a424:	2108      	movs	r1, #8
 800a426:	6822      	ldr	r2, [r4, #0]
 800a428:	6061      	str	r1, [r4, #4]
 800a42a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a42e:	6022      	str	r2, [r4, #0]
 800a430:	6822      	ldr	r2, [r4, #0]
 800a432:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a436:	6022      	str	r2, [r4, #0]
 800a438:	68a2      	ldr	r2, [r4, #8]
 800a43a:	1e51      	subs	r1, r2, #1
 800a43c:	60a1      	str	r1, [r4, #8]
 800a43e:	b19a      	cbz	r2, 800a468 <_scanf_i+0xbc>
 800a440:	6832      	ldr	r2, [r6, #0]
 800a442:	1c5d      	adds	r5, r3, #1
 800a444:	1c51      	adds	r1, r2, #1
 800a446:	6031      	str	r1, [r6, #0]
 800a448:	7812      	ldrb	r2, [r2, #0]
 800a44a:	701a      	strb	r2, [r3, #0]
 800a44c:	6873      	ldr	r3, [r6, #4]
 800a44e:	3b01      	subs	r3, #1
 800a450:	2b00      	cmp	r3, #0
 800a452:	6073      	str	r3, [r6, #4]
 800a454:	dc07      	bgt.n	800a466 <_scanf_i+0xba>
 800a456:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a45a:	4631      	mov	r1, r6
 800a45c:	4658      	mov	r0, fp
 800a45e:	4798      	blx	r3
 800a460:	2800      	cmp	r0, #0
 800a462:	f040 8087 	bne.w	800a574 <_scanf_i+0x1c8>
 800a466:	462b      	mov	r3, r5
 800a468:	f108 0801 	add.w	r8, r8, #1
 800a46c:	f1b8 0f03 	cmp.w	r8, #3
 800a470:	d1c8      	bne.n	800a404 <_scanf_i+0x58>
 800a472:	6862      	ldr	r2, [r4, #4]
 800a474:	b90a      	cbnz	r2, 800a47a <_scanf_i+0xce>
 800a476:	220a      	movs	r2, #10
 800a478:	6062      	str	r2, [r4, #4]
 800a47a:	6862      	ldr	r2, [r4, #4]
 800a47c:	4945      	ldr	r1, [pc, #276]	; (800a594 <_scanf_i+0x1e8>)
 800a47e:	6960      	ldr	r0, [r4, #20]
 800a480:	1a89      	subs	r1, r1, r2
 800a482:	9301      	str	r3, [sp, #4]
 800a484:	f000 f888 	bl	800a598 <__sccl>
 800a488:	9b01      	ldr	r3, [sp, #4]
 800a48a:	f04f 0800 	mov.w	r8, #0
 800a48e:	461d      	mov	r5, r3
 800a490:	68a3      	ldr	r3, [r4, #8]
 800a492:	6822      	ldr	r2, [r4, #0]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d03b      	beq.n	800a510 <_scanf_i+0x164>
 800a498:	6831      	ldr	r1, [r6, #0]
 800a49a:	6960      	ldr	r0, [r4, #20]
 800a49c:	f891 c000 	ldrb.w	ip, [r1]
 800a4a0:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	d033      	beq.n	800a510 <_scanf_i+0x164>
 800a4a8:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a4ac:	d121      	bne.n	800a4f2 <_scanf_i+0x146>
 800a4ae:	0510      	lsls	r0, r2, #20
 800a4b0:	d51f      	bpl.n	800a4f2 <_scanf_i+0x146>
 800a4b2:	f108 0801 	add.w	r8, r8, #1
 800a4b6:	b117      	cbz	r7, 800a4be <_scanf_i+0x112>
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	3f01      	subs	r7, #1
 800a4bc:	60a3      	str	r3, [r4, #8]
 800a4be:	6873      	ldr	r3, [r6, #4]
 800a4c0:	3b01      	subs	r3, #1
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	6073      	str	r3, [r6, #4]
 800a4c6:	dd1c      	ble.n	800a502 <_scanf_i+0x156>
 800a4c8:	6833      	ldr	r3, [r6, #0]
 800a4ca:	3301      	adds	r3, #1
 800a4cc:	6033      	str	r3, [r6, #0]
 800a4ce:	68a3      	ldr	r3, [r4, #8]
 800a4d0:	3b01      	subs	r3, #1
 800a4d2:	60a3      	str	r3, [r4, #8]
 800a4d4:	e7dc      	b.n	800a490 <_scanf_i+0xe4>
 800a4d6:	f1b8 0f02 	cmp.w	r8, #2
 800a4da:	d1ad      	bne.n	800a438 <_scanf_i+0x8c>
 800a4dc:	6822      	ldr	r2, [r4, #0]
 800a4de:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a4e2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a4e6:	d1bf      	bne.n	800a468 <_scanf_i+0xbc>
 800a4e8:	2110      	movs	r1, #16
 800a4ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a4ee:	6061      	str	r1, [r4, #4]
 800a4f0:	e7a1      	b.n	800a436 <_scanf_i+0x8a>
 800a4f2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a4f6:	6022      	str	r2, [r4, #0]
 800a4f8:	780b      	ldrb	r3, [r1, #0]
 800a4fa:	3501      	adds	r5, #1
 800a4fc:	f805 3c01 	strb.w	r3, [r5, #-1]
 800a500:	e7dd      	b.n	800a4be <_scanf_i+0x112>
 800a502:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a506:	4631      	mov	r1, r6
 800a508:	4658      	mov	r0, fp
 800a50a:	4798      	blx	r3
 800a50c:	2800      	cmp	r0, #0
 800a50e:	d0de      	beq.n	800a4ce <_scanf_i+0x122>
 800a510:	6823      	ldr	r3, [r4, #0]
 800a512:	05d9      	lsls	r1, r3, #23
 800a514:	d50c      	bpl.n	800a530 <_scanf_i+0x184>
 800a516:	454d      	cmp	r5, r9
 800a518:	d908      	bls.n	800a52c <_scanf_i+0x180>
 800a51a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a51e:	1e6f      	subs	r7, r5, #1
 800a520:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a524:	4632      	mov	r2, r6
 800a526:	4658      	mov	r0, fp
 800a528:	4798      	blx	r3
 800a52a:	463d      	mov	r5, r7
 800a52c:	454d      	cmp	r5, r9
 800a52e:	d029      	beq.n	800a584 <_scanf_i+0x1d8>
 800a530:	6822      	ldr	r2, [r4, #0]
 800a532:	f012 0210 	ands.w	r2, r2, #16
 800a536:	d113      	bne.n	800a560 <_scanf_i+0x1b4>
 800a538:	702a      	strb	r2, [r5, #0]
 800a53a:	6863      	ldr	r3, [r4, #4]
 800a53c:	4649      	mov	r1, r9
 800a53e:	4658      	mov	r0, fp
 800a540:	9e00      	ldr	r6, [sp, #0]
 800a542:	47b0      	blx	r6
 800a544:	f8da 3000 	ldr.w	r3, [sl]
 800a548:	6821      	ldr	r1, [r4, #0]
 800a54a:	1d1a      	adds	r2, r3, #4
 800a54c:	f8ca 2000 	str.w	r2, [sl]
 800a550:	f011 0f20 	tst.w	r1, #32
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	d010      	beq.n	800a57a <_scanf_i+0x1ce>
 800a558:	6018      	str	r0, [r3, #0]
 800a55a:	68e3      	ldr	r3, [r4, #12]
 800a55c:	3301      	adds	r3, #1
 800a55e:	60e3      	str	r3, [r4, #12]
 800a560:	2000      	movs	r0, #0
 800a562:	eba5 0509 	sub.w	r5, r5, r9
 800a566:	44a8      	add	r8, r5
 800a568:	6925      	ldr	r5, [r4, #16]
 800a56a:	4445      	add	r5, r8
 800a56c:	6125      	str	r5, [r4, #16]
 800a56e:	b007      	add	sp, #28
 800a570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a574:	f04f 0800 	mov.w	r8, #0
 800a578:	e7ca      	b.n	800a510 <_scanf_i+0x164>
 800a57a:	07ca      	lsls	r2, r1, #31
 800a57c:	bf4c      	ite	mi
 800a57e:	8018      	strhmi	r0, [r3, #0]
 800a580:	6018      	strpl	r0, [r3, #0]
 800a582:	e7ea      	b.n	800a55a <_scanf_i+0x1ae>
 800a584:	2001      	movs	r0, #1
 800a586:	e7f2      	b.n	800a56e <_scanf_i+0x1c2>
 800a588:	0800af5c 	.word	0x0800af5c
 800a58c:	0800a6f1 	.word	0x0800a6f1
 800a590:	0800a809 	.word	0x0800a809
 800a594:	0800af8c 	.word	0x0800af8c

0800a598 <__sccl>:
 800a598:	b570      	push	{r4, r5, r6, lr}
 800a59a:	780b      	ldrb	r3, [r1, #0]
 800a59c:	1e44      	subs	r4, r0, #1
 800a59e:	2b5e      	cmp	r3, #94	; 0x5e
 800a5a0:	bf13      	iteet	ne
 800a5a2:	1c4a      	addne	r2, r1, #1
 800a5a4:	1c8a      	addeq	r2, r1, #2
 800a5a6:	784b      	ldrbeq	r3, [r1, #1]
 800a5a8:	2100      	movne	r1, #0
 800a5aa:	bf08      	it	eq
 800a5ac:	2101      	moveq	r1, #1
 800a5ae:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800a5b2:	f804 1f01 	strb.w	r1, [r4, #1]!
 800a5b6:	42ac      	cmp	r4, r5
 800a5b8:	d1fb      	bne.n	800a5b2 <__sccl+0x1a>
 800a5ba:	b913      	cbnz	r3, 800a5c2 <__sccl+0x2a>
 800a5bc:	3a01      	subs	r2, #1
 800a5be:	4610      	mov	r0, r2
 800a5c0:	bd70      	pop	{r4, r5, r6, pc}
 800a5c2:	f081 0401 	eor.w	r4, r1, #1
 800a5c6:	54c4      	strb	r4, [r0, r3]
 800a5c8:	1c51      	adds	r1, r2, #1
 800a5ca:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800a5ce:	1e4e      	subs	r6, r1, #1
 800a5d0:	2d2d      	cmp	r5, #45	; 0x2d
 800a5d2:	460a      	mov	r2, r1
 800a5d4:	d006      	beq.n	800a5e4 <__sccl+0x4c>
 800a5d6:	2d5d      	cmp	r5, #93	; 0x5d
 800a5d8:	d0f1      	beq.n	800a5be <__sccl+0x26>
 800a5da:	b90d      	cbnz	r5, 800a5e0 <__sccl+0x48>
 800a5dc:	4632      	mov	r2, r6
 800a5de:	e7ee      	b.n	800a5be <__sccl+0x26>
 800a5e0:	462b      	mov	r3, r5
 800a5e2:	e7f0      	b.n	800a5c6 <__sccl+0x2e>
 800a5e4:	780e      	ldrb	r6, [r1, #0]
 800a5e6:	2e5d      	cmp	r6, #93	; 0x5d
 800a5e8:	d0fa      	beq.n	800a5e0 <__sccl+0x48>
 800a5ea:	42b3      	cmp	r3, r6
 800a5ec:	dcf8      	bgt.n	800a5e0 <__sccl+0x48>
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	429e      	cmp	r6, r3
 800a5f2:	54c4      	strb	r4, [r0, r3]
 800a5f4:	dcfb      	bgt.n	800a5ee <__sccl+0x56>
 800a5f6:	3102      	adds	r1, #2
 800a5f8:	e7e7      	b.n	800a5ca <__sccl+0x32>

0800a5fa <_strtol_l.isra.0>:
 800a5fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5fe:	4680      	mov	r8, r0
 800a600:	4689      	mov	r9, r1
 800a602:	4692      	mov	sl, r2
 800a604:	461e      	mov	r6, r3
 800a606:	460f      	mov	r7, r1
 800a608:	463d      	mov	r5, r7
 800a60a:	9808      	ldr	r0, [sp, #32]
 800a60c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a610:	f000 f944 	bl	800a89c <__locale_ctype_ptr_l>
 800a614:	4420      	add	r0, r4
 800a616:	7843      	ldrb	r3, [r0, #1]
 800a618:	f013 0308 	ands.w	r3, r3, #8
 800a61c:	d132      	bne.n	800a684 <_strtol_l.isra.0+0x8a>
 800a61e:	2c2d      	cmp	r4, #45	; 0x2d
 800a620:	d132      	bne.n	800a688 <_strtol_l.isra.0+0x8e>
 800a622:	2201      	movs	r2, #1
 800a624:	787c      	ldrb	r4, [r7, #1]
 800a626:	1cbd      	adds	r5, r7, #2
 800a628:	2e00      	cmp	r6, #0
 800a62a:	d05d      	beq.n	800a6e8 <_strtol_l.isra.0+0xee>
 800a62c:	2e10      	cmp	r6, #16
 800a62e:	d109      	bne.n	800a644 <_strtol_l.isra.0+0x4a>
 800a630:	2c30      	cmp	r4, #48	; 0x30
 800a632:	d107      	bne.n	800a644 <_strtol_l.isra.0+0x4a>
 800a634:	782b      	ldrb	r3, [r5, #0]
 800a636:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a63a:	2b58      	cmp	r3, #88	; 0x58
 800a63c:	d14f      	bne.n	800a6de <_strtol_l.isra.0+0xe4>
 800a63e:	2610      	movs	r6, #16
 800a640:	786c      	ldrb	r4, [r5, #1]
 800a642:	3502      	adds	r5, #2
 800a644:	2a00      	cmp	r2, #0
 800a646:	bf14      	ite	ne
 800a648:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a64c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a650:	2700      	movs	r7, #0
 800a652:	fbb1 fcf6 	udiv	ip, r1, r6
 800a656:	4638      	mov	r0, r7
 800a658:	fb06 1e1c 	mls	lr, r6, ip, r1
 800a65c:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a660:	2b09      	cmp	r3, #9
 800a662:	d817      	bhi.n	800a694 <_strtol_l.isra.0+0x9a>
 800a664:	461c      	mov	r4, r3
 800a666:	42a6      	cmp	r6, r4
 800a668:	dd23      	ble.n	800a6b2 <_strtol_l.isra.0+0xb8>
 800a66a:	1c7b      	adds	r3, r7, #1
 800a66c:	d007      	beq.n	800a67e <_strtol_l.isra.0+0x84>
 800a66e:	4584      	cmp	ip, r0
 800a670:	d31c      	bcc.n	800a6ac <_strtol_l.isra.0+0xb2>
 800a672:	d101      	bne.n	800a678 <_strtol_l.isra.0+0x7e>
 800a674:	45a6      	cmp	lr, r4
 800a676:	db19      	blt.n	800a6ac <_strtol_l.isra.0+0xb2>
 800a678:	2701      	movs	r7, #1
 800a67a:	fb00 4006 	mla	r0, r0, r6, r4
 800a67e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a682:	e7eb      	b.n	800a65c <_strtol_l.isra.0+0x62>
 800a684:	462f      	mov	r7, r5
 800a686:	e7bf      	b.n	800a608 <_strtol_l.isra.0+0xe>
 800a688:	2c2b      	cmp	r4, #43	; 0x2b
 800a68a:	bf04      	itt	eq
 800a68c:	1cbd      	addeq	r5, r7, #2
 800a68e:	787c      	ldrbeq	r4, [r7, #1]
 800a690:	461a      	mov	r2, r3
 800a692:	e7c9      	b.n	800a628 <_strtol_l.isra.0+0x2e>
 800a694:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a698:	2b19      	cmp	r3, #25
 800a69a:	d801      	bhi.n	800a6a0 <_strtol_l.isra.0+0xa6>
 800a69c:	3c37      	subs	r4, #55	; 0x37
 800a69e:	e7e2      	b.n	800a666 <_strtol_l.isra.0+0x6c>
 800a6a0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a6a4:	2b19      	cmp	r3, #25
 800a6a6:	d804      	bhi.n	800a6b2 <_strtol_l.isra.0+0xb8>
 800a6a8:	3c57      	subs	r4, #87	; 0x57
 800a6aa:	e7dc      	b.n	800a666 <_strtol_l.isra.0+0x6c>
 800a6ac:	f04f 37ff 	mov.w	r7, #4294967295
 800a6b0:	e7e5      	b.n	800a67e <_strtol_l.isra.0+0x84>
 800a6b2:	1c7b      	adds	r3, r7, #1
 800a6b4:	d108      	bne.n	800a6c8 <_strtol_l.isra.0+0xce>
 800a6b6:	2322      	movs	r3, #34	; 0x22
 800a6b8:	4608      	mov	r0, r1
 800a6ba:	f8c8 3000 	str.w	r3, [r8]
 800a6be:	f1ba 0f00 	cmp.w	sl, #0
 800a6c2:	d107      	bne.n	800a6d4 <_strtol_l.isra.0+0xda>
 800a6c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6c8:	b102      	cbz	r2, 800a6cc <_strtol_l.isra.0+0xd2>
 800a6ca:	4240      	negs	r0, r0
 800a6cc:	f1ba 0f00 	cmp.w	sl, #0
 800a6d0:	d0f8      	beq.n	800a6c4 <_strtol_l.isra.0+0xca>
 800a6d2:	b10f      	cbz	r7, 800a6d8 <_strtol_l.isra.0+0xde>
 800a6d4:	f105 39ff 	add.w	r9, r5, #4294967295
 800a6d8:	f8ca 9000 	str.w	r9, [sl]
 800a6dc:	e7f2      	b.n	800a6c4 <_strtol_l.isra.0+0xca>
 800a6de:	2430      	movs	r4, #48	; 0x30
 800a6e0:	2e00      	cmp	r6, #0
 800a6e2:	d1af      	bne.n	800a644 <_strtol_l.isra.0+0x4a>
 800a6e4:	2608      	movs	r6, #8
 800a6e6:	e7ad      	b.n	800a644 <_strtol_l.isra.0+0x4a>
 800a6e8:	2c30      	cmp	r4, #48	; 0x30
 800a6ea:	d0a3      	beq.n	800a634 <_strtol_l.isra.0+0x3a>
 800a6ec:	260a      	movs	r6, #10
 800a6ee:	e7a9      	b.n	800a644 <_strtol_l.isra.0+0x4a>

0800a6f0 <_strtol_r>:
 800a6f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a6f2:	4c06      	ldr	r4, [pc, #24]	; (800a70c <_strtol_r+0x1c>)
 800a6f4:	4d06      	ldr	r5, [pc, #24]	; (800a710 <_strtol_r+0x20>)
 800a6f6:	6824      	ldr	r4, [r4, #0]
 800a6f8:	6a24      	ldr	r4, [r4, #32]
 800a6fa:	2c00      	cmp	r4, #0
 800a6fc:	bf08      	it	eq
 800a6fe:	462c      	moveq	r4, r5
 800a700:	9400      	str	r4, [sp, #0]
 800a702:	f7ff ff7a 	bl	800a5fa <_strtol_l.isra.0>
 800a706:	b003      	add	sp, #12
 800a708:	bd30      	pop	{r4, r5, pc}
 800a70a:	bf00      	nop
 800a70c:	2000017c 	.word	0x2000017c
 800a710:	200001e0 	.word	0x200001e0

0800a714 <_strtoul_l.isra.0>:
 800a714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a718:	4680      	mov	r8, r0
 800a71a:	4689      	mov	r9, r1
 800a71c:	4692      	mov	sl, r2
 800a71e:	461e      	mov	r6, r3
 800a720:	460f      	mov	r7, r1
 800a722:	463d      	mov	r5, r7
 800a724:	9808      	ldr	r0, [sp, #32]
 800a726:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a72a:	f000 f8b7 	bl	800a89c <__locale_ctype_ptr_l>
 800a72e:	4420      	add	r0, r4
 800a730:	7843      	ldrb	r3, [r0, #1]
 800a732:	f013 0308 	ands.w	r3, r3, #8
 800a736:	d130      	bne.n	800a79a <_strtoul_l.isra.0+0x86>
 800a738:	2c2d      	cmp	r4, #45	; 0x2d
 800a73a:	d130      	bne.n	800a79e <_strtoul_l.isra.0+0x8a>
 800a73c:	2101      	movs	r1, #1
 800a73e:	787c      	ldrb	r4, [r7, #1]
 800a740:	1cbd      	adds	r5, r7, #2
 800a742:	2e00      	cmp	r6, #0
 800a744:	d05c      	beq.n	800a800 <_strtoul_l.isra.0+0xec>
 800a746:	2e10      	cmp	r6, #16
 800a748:	d109      	bne.n	800a75e <_strtoul_l.isra.0+0x4a>
 800a74a:	2c30      	cmp	r4, #48	; 0x30
 800a74c:	d107      	bne.n	800a75e <_strtoul_l.isra.0+0x4a>
 800a74e:	782b      	ldrb	r3, [r5, #0]
 800a750:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a754:	2b58      	cmp	r3, #88	; 0x58
 800a756:	d14e      	bne.n	800a7f6 <_strtoul_l.isra.0+0xe2>
 800a758:	2610      	movs	r6, #16
 800a75a:	786c      	ldrb	r4, [r5, #1]
 800a75c:	3502      	adds	r5, #2
 800a75e:	f04f 32ff 	mov.w	r2, #4294967295
 800a762:	fbb2 f2f6 	udiv	r2, r2, r6
 800a766:	2300      	movs	r3, #0
 800a768:	fb06 fc02 	mul.w	ip, r6, r2
 800a76c:	4618      	mov	r0, r3
 800a76e:	ea6f 0c0c 	mvn.w	ip, ip
 800a772:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a776:	2f09      	cmp	r7, #9
 800a778:	d817      	bhi.n	800a7aa <_strtoul_l.isra.0+0x96>
 800a77a:	463c      	mov	r4, r7
 800a77c:	42a6      	cmp	r6, r4
 800a77e:	dd23      	ble.n	800a7c8 <_strtoul_l.isra.0+0xb4>
 800a780:	2b00      	cmp	r3, #0
 800a782:	db1e      	blt.n	800a7c2 <_strtoul_l.isra.0+0xae>
 800a784:	4282      	cmp	r2, r0
 800a786:	d31c      	bcc.n	800a7c2 <_strtoul_l.isra.0+0xae>
 800a788:	d101      	bne.n	800a78e <_strtoul_l.isra.0+0x7a>
 800a78a:	45a4      	cmp	ip, r4
 800a78c:	db19      	blt.n	800a7c2 <_strtoul_l.isra.0+0xae>
 800a78e:	2301      	movs	r3, #1
 800a790:	fb00 4006 	mla	r0, r0, r6, r4
 800a794:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a798:	e7eb      	b.n	800a772 <_strtoul_l.isra.0+0x5e>
 800a79a:	462f      	mov	r7, r5
 800a79c:	e7c1      	b.n	800a722 <_strtoul_l.isra.0+0xe>
 800a79e:	2c2b      	cmp	r4, #43	; 0x2b
 800a7a0:	bf04      	itt	eq
 800a7a2:	1cbd      	addeq	r5, r7, #2
 800a7a4:	787c      	ldrbeq	r4, [r7, #1]
 800a7a6:	4619      	mov	r1, r3
 800a7a8:	e7cb      	b.n	800a742 <_strtoul_l.isra.0+0x2e>
 800a7aa:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a7ae:	2f19      	cmp	r7, #25
 800a7b0:	d801      	bhi.n	800a7b6 <_strtoul_l.isra.0+0xa2>
 800a7b2:	3c37      	subs	r4, #55	; 0x37
 800a7b4:	e7e2      	b.n	800a77c <_strtoul_l.isra.0+0x68>
 800a7b6:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a7ba:	2f19      	cmp	r7, #25
 800a7bc:	d804      	bhi.n	800a7c8 <_strtoul_l.isra.0+0xb4>
 800a7be:	3c57      	subs	r4, #87	; 0x57
 800a7c0:	e7dc      	b.n	800a77c <_strtoul_l.isra.0+0x68>
 800a7c2:	f04f 33ff 	mov.w	r3, #4294967295
 800a7c6:	e7e5      	b.n	800a794 <_strtoul_l.isra.0+0x80>
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	da09      	bge.n	800a7e0 <_strtoul_l.isra.0+0xcc>
 800a7cc:	2322      	movs	r3, #34	; 0x22
 800a7ce:	f04f 30ff 	mov.w	r0, #4294967295
 800a7d2:	f8c8 3000 	str.w	r3, [r8]
 800a7d6:	f1ba 0f00 	cmp.w	sl, #0
 800a7da:	d107      	bne.n	800a7ec <_strtoul_l.isra.0+0xd8>
 800a7dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7e0:	b101      	cbz	r1, 800a7e4 <_strtoul_l.isra.0+0xd0>
 800a7e2:	4240      	negs	r0, r0
 800a7e4:	f1ba 0f00 	cmp.w	sl, #0
 800a7e8:	d0f8      	beq.n	800a7dc <_strtoul_l.isra.0+0xc8>
 800a7ea:	b10b      	cbz	r3, 800a7f0 <_strtoul_l.isra.0+0xdc>
 800a7ec:	f105 39ff 	add.w	r9, r5, #4294967295
 800a7f0:	f8ca 9000 	str.w	r9, [sl]
 800a7f4:	e7f2      	b.n	800a7dc <_strtoul_l.isra.0+0xc8>
 800a7f6:	2430      	movs	r4, #48	; 0x30
 800a7f8:	2e00      	cmp	r6, #0
 800a7fa:	d1b0      	bne.n	800a75e <_strtoul_l.isra.0+0x4a>
 800a7fc:	2608      	movs	r6, #8
 800a7fe:	e7ae      	b.n	800a75e <_strtoul_l.isra.0+0x4a>
 800a800:	2c30      	cmp	r4, #48	; 0x30
 800a802:	d0a4      	beq.n	800a74e <_strtoul_l.isra.0+0x3a>
 800a804:	260a      	movs	r6, #10
 800a806:	e7aa      	b.n	800a75e <_strtoul_l.isra.0+0x4a>

0800a808 <_strtoul_r>:
 800a808:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a80a:	4c06      	ldr	r4, [pc, #24]	; (800a824 <_strtoul_r+0x1c>)
 800a80c:	4d06      	ldr	r5, [pc, #24]	; (800a828 <_strtoul_r+0x20>)
 800a80e:	6824      	ldr	r4, [r4, #0]
 800a810:	6a24      	ldr	r4, [r4, #32]
 800a812:	2c00      	cmp	r4, #0
 800a814:	bf08      	it	eq
 800a816:	462c      	moveq	r4, r5
 800a818:	9400      	str	r4, [sp, #0]
 800a81a:	f7ff ff7b 	bl	800a714 <_strtoul_l.isra.0>
 800a81e:	b003      	add	sp, #12
 800a820:	bd30      	pop	{r4, r5, pc}
 800a822:	bf00      	nop
 800a824:	2000017c 	.word	0x2000017c
 800a828:	200001e0 	.word	0x200001e0

0800a82c <__submore>:
 800a82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a830:	460c      	mov	r4, r1
 800a832:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a834:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a838:	4299      	cmp	r1, r3
 800a83a:	d11b      	bne.n	800a874 <__submore+0x48>
 800a83c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a840:	f000 f8aa 	bl	800a998 <_malloc_r>
 800a844:	b918      	cbnz	r0, 800a84e <__submore+0x22>
 800a846:	f04f 30ff 	mov.w	r0, #4294967295
 800a84a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a84e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a852:	63a3      	str	r3, [r4, #56]	; 0x38
 800a854:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a858:	6360      	str	r0, [r4, #52]	; 0x34
 800a85a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a85e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a862:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a866:	7043      	strb	r3, [r0, #1]
 800a868:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a86c:	7003      	strb	r3, [r0, #0]
 800a86e:	6020      	str	r0, [r4, #0]
 800a870:	2000      	movs	r0, #0
 800a872:	e7ea      	b.n	800a84a <__submore+0x1e>
 800a874:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a876:	0077      	lsls	r7, r6, #1
 800a878:	463a      	mov	r2, r7
 800a87a:	f000 f8e7 	bl	800aa4c <_realloc_r>
 800a87e:	4605      	mov	r5, r0
 800a880:	2800      	cmp	r0, #0
 800a882:	d0e0      	beq.n	800a846 <__submore+0x1a>
 800a884:	eb00 0806 	add.w	r8, r0, r6
 800a888:	4601      	mov	r1, r0
 800a88a:	4632      	mov	r2, r6
 800a88c:	4640      	mov	r0, r8
 800a88e:	f7ff fb41 	bl	8009f14 <memcpy>
 800a892:	f8c4 8000 	str.w	r8, [r4]
 800a896:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a89a:	e7e9      	b.n	800a870 <__submore+0x44>

0800a89c <__locale_ctype_ptr_l>:
 800a89c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a8a0:	4770      	bx	lr
	...

0800a8a4 <__locale_ctype_ptr>:
 800a8a4:	4b04      	ldr	r3, [pc, #16]	; (800a8b8 <__locale_ctype_ptr+0x14>)
 800a8a6:	4a05      	ldr	r2, [pc, #20]	; (800a8bc <__locale_ctype_ptr+0x18>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	6a1b      	ldr	r3, [r3, #32]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	bf08      	it	eq
 800a8b0:	4613      	moveq	r3, r2
 800a8b2:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800a8b6:	4770      	bx	lr
 800a8b8:	2000017c 	.word	0x2000017c
 800a8bc:	200001e0 	.word	0x200001e0

0800a8c0 <__ascii_mbtowc>:
 800a8c0:	b082      	sub	sp, #8
 800a8c2:	b901      	cbnz	r1, 800a8c6 <__ascii_mbtowc+0x6>
 800a8c4:	a901      	add	r1, sp, #4
 800a8c6:	b142      	cbz	r2, 800a8da <__ascii_mbtowc+0x1a>
 800a8c8:	b14b      	cbz	r3, 800a8de <__ascii_mbtowc+0x1e>
 800a8ca:	7813      	ldrb	r3, [r2, #0]
 800a8cc:	600b      	str	r3, [r1, #0]
 800a8ce:	7812      	ldrb	r2, [r2, #0]
 800a8d0:	1c10      	adds	r0, r2, #0
 800a8d2:	bf18      	it	ne
 800a8d4:	2001      	movne	r0, #1
 800a8d6:	b002      	add	sp, #8
 800a8d8:	4770      	bx	lr
 800a8da:	4610      	mov	r0, r2
 800a8dc:	e7fb      	b.n	800a8d6 <__ascii_mbtowc+0x16>
 800a8de:	f06f 0001 	mvn.w	r0, #1
 800a8e2:	e7f8      	b.n	800a8d6 <__ascii_mbtowc+0x16>

0800a8e4 <memchr>:
 800a8e4:	b510      	push	{r4, lr}
 800a8e6:	b2c9      	uxtb	r1, r1
 800a8e8:	4402      	add	r2, r0
 800a8ea:	4290      	cmp	r0, r2
 800a8ec:	4603      	mov	r3, r0
 800a8ee:	d101      	bne.n	800a8f4 <memchr+0x10>
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	e003      	b.n	800a8fc <memchr+0x18>
 800a8f4:	781c      	ldrb	r4, [r3, #0]
 800a8f6:	3001      	adds	r0, #1
 800a8f8:	428c      	cmp	r4, r1
 800a8fa:	d1f6      	bne.n	800a8ea <memchr+0x6>
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	bd10      	pop	{r4, pc}

0800a900 <_free_r>:
 800a900:	b538      	push	{r3, r4, r5, lr}
 800a902:	4605      	mov	r5, r0
 800a904:	2900      	cmp	r1, #0
 800a906:	d043      	beq.n	800a990 <_free_r+0x90>
 800a908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a90c:	1f0c      	subs	r4, r1, #4
 800a90e:	2b00      	cmp	r3, #0
 800a910:	bfb8      	it	lt
 800a912:	18e4      	addlt	r4, r4, r3
 800a914:	f000 f8dd 	bl	800aad2 <__malloc_lock>
 800a918:	4a1e      	ldr	r2, [pc, #120]	; (800a994 <_free_r+0x94>)
 800a91a:	6813      	ldr	r3, [r2, #0]
 800a91c:	4610      	mov	r0, r2
 800a91e:	b933      	cbnz	r3, 800a92e <_free_r+0x2e>
 800a920:	6063      	str	r3, [r4, #4]
 800a922:	6014      	str	r4, [r2, #0]
 800a924:	4628      	mov	r0, r5
 800a926:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a92a:	f000 b8d3 	b.w	800aad4 <__malloc_unlock>
 800a92e:	42a3      	cmp	r3, r4
 800a930:	d90b      	bls.n	800a94a <_free_r+0x4a>
 800a932:	6821      	ldr	r1, [r4, #0]
 800a934:	1862      	adds	r2, r4, r1
 800a936:	4293      	cmp	r3, r2
 800a938:	bf01      	itttt	eq
 800a93a:	681a      	ldreq	r2, [r3, #0]
 800a93c:	685b      	ldreq	r3, [r3, #4]
 800a93e:	1852      	addeq	r2, r2, r1
 800a940:	6022      	streq	r2, [r4, #0]
 800a942:	6063      	str	r3, [r4, #4]
 800a944:	6004      	str	r4, [r0, #0]
 800a946:	e7ed      	b.n	800a924 <_free_r+0x24>
 800a948:	4613      	mov	r3, r2
 800a94a:	685a      	ldr	r2, [r3, #4]
 800a94c:	b10a      	cbz	r2, 800a952 <_free_r+0x52>
 800a94e:	42a2      	cmp	r2, r4
 800a950:	d9fa      	bls.n	800a948 <_free_r+0x48>
 800a952:	6819      	ldr	r1, [r3, #0]
 800a954:	1858      	adds	r0, r3, r1
 800a956:	42a0      	cmp	r0, r4
 800a958:	d10b      	bne.n	800a972 <_free_r+0x72>
 800a95a:	6820      	ldr	r0, [r4, #0]
 800a95c:	4401      	add	r1, r0
 800a95e:	1858      	adds	r0, r3, r1
 800a960:	4282      	cmp	r2, r0
 800a962:	6019      	str	r1, [r3, #0]
 800a964:	d1de      	bne.n	800a924 <_free_r+0x24>
 800a966:	6810      	ldr	r0, [r2, #0]
 800a968:	6852      	ldr	r2, [r2, #4]
 800a96a:	4401      	add	r1, r0
 800a96c:	6019      	str	r1, [r3, #0]
 800a96e:	605a      	str	r2, [r3, #4]
 800a970:	e7d8      	b.n	800a924 <_free_r+0x24>
 800a972:	d902      	bls.n	800a97a <_free_r+0x7a>
 800a974:	230c      	movs	r3, #12
 800a976:	602b      	str	r3, [r5, #0]
 800a978:	e7d4      	b.n	800a924 <_free_r+0x24>
 800a97a:	6820      	ldr	r0, [r4, #0]
 800a97c:	1821      	adds	r1, r4, r0
 800a97e:	428a      	cmp	r2, r1
 800a980:	bf01      	itttt	eq
 800a982:	6811      	ldreq	r1, [r2, #0]
 800a984:	6852      	ldreq	r2, [r2, #4]
 800a986:	1809      	addeq	r1, r1, r0
 800a988:	6021      	streq	r1, [r4, #0]
 800a98a:	6062      	str	r2, [r4, #4]
 800a98c:	605c      	str	r4, [r3, #4]
 800a98e:	e7c9      	b.n	800a924 <_free_r+0x24>
 800a990:	bd38      	pop	{r3, r4, r5, pc}
 800a992:	bf00      	nop
 800a994:	20000590 	.word	0x20000590

0800a998 <_malloc_r>:
 800a998:	b570      	push	{r4, r5, r6, lr}
 800a99a:	1ccd      	adds	r5, r1, #3
 800a99c:	f025 0503 	bic.w	r5, r5, #3
 800a9a0:	3508      	adds	r5, #8
 800a9a2:	2d0c      	cmp	r5, #12
 800a9a4:	bf38      	it	cc
 800a9a6:	250c      	movcc	r5, #12
 800a9a8:	2d00      	cmp	r5, #0
 800a9aa:	4606      	mov	r6, r0
 800a9ac:	db01      	blt.n	800a9b2 <_malloc_r+0x1a>
 800a9ae:	42a9      	cmp	r1, r5
 800a9b0:	d903      	bls.n	800a9ba <_malloc_r+0x22>
 800a9b2:	230c      	movs	r3, #12
 800a9b4:	6033      	str	r3, [r6, #0]
 800a9b6:	2000      	movs	r0, #0
 800a9b8:	bd70      	pop	{r4, r5, r6, pc}
 800a9ba:	f000 f88a 	bl	800aad2 <__malloc_lock>
 800a9be:	4a21      	ldr	r2, [pc, #132]	; (800aa44 <_malloc_r+0xac>)
 800a9c0:	6814      	ldr	r4, [r2, #0]
 800a9c2:	4621      	mov	r1, r4
 800a9c4:	b991      	cbnz	r1, 800a9ec <_malloc_r+0x54>
 800a9c6:	4c20      	ldr	r4, [pc, #128]	; (800aa48 <_malloc_r+0xb0>)
 800a9c8:	6823      	ldr	r3, [r4, #0]
 800a9ca:	b91b      	cbnz	r3, 800a9d4 <_malloc_r+0x3c>
 800a9cc:	4630      	mov	r0, r6
 800a9ce:	f000 f863 	bl	800aa98 <_sbrk_r>
 800a9d2:	6020      	str	r0, [r4, #0]
 800a9d4:	4629      	mov	r1, r5
 800a9d6:	4630      	mov	r0, r6
 800a9d8:	f000 f85e 	bl	800aa98 <_sbrk_r>
 800a9dc:	1c43      	adds	r3, r0, #1
 800a9de:	d124      	bne.n	800aa2a <_malloc_r+0x92>
 800a9e0:	230c      	movs	r3, #12
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	6033      	str	r3, [r6, #0]
 800a9e6:	f000 f875 	bl	800aad4 <__malloc_unlock>
 800a9ea:	e7e4      	b.n	800a9b6 <_malloc_r+0x1e>
 800a9ec:	680b      	ldr	r3, [r1, #0]
 800a9ee:	1b5b      	subs	r3, r3, r5
 800a9f0:	d418      	bmi.n	800aa24 <_malloc_r+0x8c>
 800a9f2:	2b0b      	cmp	r3, #11
 800a9f4:	d90f      	bls.n	800aa16 <_malloc_r+0x7e>
 800a9f6:	600b      	str	r3, [r1, #0]
 800a9f8:	18cc      	adds	r4, r1, r3
 800a9fa:	50cd      	str	r5, [r1, r3]
 800a9fc:	4630      	mov	r0, r6
 800a9fe:	f000 f869 	bl	800aad4 <__malloc_unlock>
 800aa02:	f104 000b 	add.w	r0, r4, #11
 800aa06:	1d23      	adds	r3, r4, #4
 800aa08:	f020 0007 	bic.w	r0, r0, #7
 800aa0c:	1ac3      	subs	r3, r0, r3
 800aa0e:	d0d3      	beq.n	800a9b8 <_malloc_r+0x20>
 800aa10:	425a      	negs	r2, r3
 800aa12:	50e2      	str	r2, [r4, r3]
 800aa14:	e7d0      	b.n	800a9b8 <_malloc_r+0x20>
 800aa16:	684b      	ldr	r3, [r1, #4]
 800aa18:	428c      	cmp	r4, r1
 800aa1a:	bf16      	itet	ne
 800aa1c:	6063      	strne	r3, [r4, #4]
 800aa1e:	6013      	streq	r3, [r2, #0]
 800aa20:	460c      	movne	r4, r1
 800aa22:	e7eb      	b.n	800a9fc <_malloc_r+0x64>
 800aa24:	460c      	mov	r4, r1
 800aa26:	6849      	ldr	r1, [r1, #4]
 800aa28:	e7cc      	b.n	800a9c4 <_malloc_r+0x2c>
 800aa2a:	1cc4      	adds	r4, r0, #3
 800aa2c:	f024 0403 	bic.w	r4, r4, #3
 800aa30:	42a0      	cmp	r0, r4
 800aa32:	d005      	beq.n	800aa40 <_malloc_r+0xa8>
 800aa34:	1a21      	subs	r1, r4, r0
 800aa36:	4630      	mov	r0, r6
 800aa38:	f000 f82e 	bl	800aa98 <_sbrk_r>
 800aa3c:	3001      	adds	r0, #1
 800aa3e:	d0cf      	beq.n	800a9e0 <_malloc_r+0x48>
 800aa40:	6025      	str	r5, [r4, #0]
 800aa42:	e7db      	b.n	800a9fc <_malloc_r+0x64>
 800aa44:	20000590 	.word	0x20000590
 800aa48:	20000594 	.word	0x20000594

0800aa4c <_realloc_r>:
 800aa4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa4e:	4607      	mov	r7, r0
 800aa50:	4614      	mov	r4, r2
 800aa52:	460e      	mov	r6, r1
 800aa54:	b921      	cbnz	r1, 800aa60 <_realloc_r+0x14>
 800aa56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800aa5a:	4611      	mov	r1, r2
 800aa5c:	f7ff bf9c 	b.w	800a998 <_malloc_r>
 800aa60:	b922      	cbnz	r2, 800aa6c <_realloc_r+0x20>
 800aa62:	f7ff ff4d 	bl	800a900 <_free_r>
 800aa66:	4625      	mov	r5, r4
 800aa68:	4628      	mov	r0, r5
 800aa6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa6c:	f000 f833 	bl	800aad6 <_malloc_usable_size_r>
 800aa70:	42a0      	cmp	r0, r4
 800aa72:	d20f      	bcs.n	800aa94 <_realloc_r+0x48>
 800aa74:	4621      	mov	r1, r4
 800aa76:	4638      	mov	r0, r7
 800aa78:	f7ff ff8e 	bl	800a998 <_malloc_r>
 800aa7c:	4605      	mov	r5, r0
 800aa7e:	2800      	cmp	r0, #0
 800aa80:	d0f2      	beq.n	800aa68 <_realloc_r+0x1c>
 800aa82:	4631      	mov	r1, r6
 800aa84:	4622      	mov	r2, r4
 800aa86:	f7ff fa45 	bl	8009f14 <memcpy>
 800aa8a:	4631      	mov	r1, r6
 800aa8c:	4638      	mov	r0, r7
 800aa8e:	f7ff ff37 	bl	800a900 <_free_r>
 800aa92:	e7e9      	b.n	800aa68 <_realloc_r+0x1c>
 800aa94:	4635      	mov	r5, r6
 800aa96:	e7e7      	b.n	800aa68 <_realloc_r+0x1c>

0800aa98 <_sbrk_r>:
 800aa98:	b538      	push	{r3, r4, r5, lr}
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	4c05      	ldr	r4, [pc, #20]	; (800aab4 <_sbrk_r+0x1c>)
 800aa9e:	4605      	mov	r5, r0
 800aaa0:	4608      	mov	r0, r1
 800aaa2:	6023      	str	r3, [r4, #0]
 800aaa4:	f7f8 feca 	bl	800383c <_sbrk>
 800aaa8:	1c43      	adds	r3, r0, #1
 800aaaa:	d102      	bne.n	800aab2 <_sbrk_r+0x1a>
 800aaac:	6823      	ldr	r3, [r4, #0]
 800aaae:	b103      	cbz	r3, 800aab2 <_sbrk_r+0x1a>
 800aab0:	602b      	str	r3, [r5, #0]
 800aab2:	bd38      	pop	{r3, r4, r5, pc}
 800aab4:	20001a38 	.word	0x20001a38

0800aab8 <__ascii_wctomb>:
 800aab8:	b149      	cbz	r1, 800aace <__ascii_wctomb+0x16>
 800aaba:	2aff      	cmp	r2, #255	; 0xff
 800aabc:	bf8b      	itete	hi
 800aabe:	238a      	movhi	r3, #138	; 0x8a
 800aac0:	700a      	strbls	r2, [r1, #0]
 800aac2:	6003      	strhi	r3, [r0, #0]
 800aac4:	2001      	movls	r0, #1
 800aac6:	bf88      	it	hi
 800aac8:	f04f 30ff 	movhi.w	r0, #4294967295
 800aacc:	4770      	bx	lr
 800aace:	4608      	mov	r0, r1
 800aad0:	4770      	bx	lr

0800aad2 <__malloc_lock>:
 800aad2:	4770      	bx	lr

0800aad4 <__malloc_unlock>:
 800aad4:	4770      	bx	lr

0800aad6 <_malloc_usable_size_r>:
 800aad6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aada:	1f18      	subs	r0, r3, #4
 800aadc:	2b00      	cmp	r3, #0
 800aade:	bfbc      	itt	lt
 800aae0:	580b      	ldrlt	r3, [r1, r0]
 800aae2:	18c0      	addlt	r0, r0, r3
 800aae4:	4770      	bx	lr
	...

0800aae8 <_init>:
 800aae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaea:	bf00      	nop
 800aaec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaee:	bc08      	pop	{r3}
 800aaf0:	469e      	mov	lr, r3
 800aaf2:	4770      	bx	lr

0800aaf4 <_fini>:
 800aaf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaf6:	bf00      	nop
 800aaf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aafa:	bc08      	pop	{r3}
 800aafc:	469e      	mov	lr, r3
 800aafe:	4770      	bx	lr
