

================================================================
== Vivado HLS Report for 'subconv_1x1_16p_p'
================================================================
* Date:           Sat Dec 15 03:40:51 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4191841|  4191841|  4191841|  4191841|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  4191840|  4191840|     87330|          -|          -|    48|    no    |
        | + Loop 1.1          |    87328|    87328|      5458|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |     5456|     5456|       341|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1  |      336|      336|         7|          -|          -|    48|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     493|    440|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|     224|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     717|    550|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_75_fu_428_p2             |     *    |      0|   0|  62|           8|           8|
    |ci_5_fu_326_p2                  |     +    |      0|  23|  11|           6|           1|
    |co_11_fu_190_p2                 |     +    |      0|  23|  11|           6|           1|
    |h_11_fu_314_p2                  |     +    |      0|  20|  10|           5|           1|
    |p_Val2_73_fu_658_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_76_fu_454_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_78_fu_488_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_672_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_203_fu_247_p2               |     +    |      0|  38|  16|          11|          11|
    |tmp_204_fu_263_p2               |     +    |      0|  38|  16|          11|          11|
    |tmp_206_fu_288_p2               |     +    |      0|  50|  20|          15|          15|
    |tmp_207_fu_304_p2               |     +    |      0|  50|  20|          15|          15|
    |tmp_208_fu_336_p2               |     +    |      0|  44|  18|          13|          13|
    |tmp_212_fu_370_p2               |     +    |      0|   0|  12|          11|          11|
    |tmp_213_fu_376_p2               |     +    |      0|   0|  12|          11|          11|
    |tmp_215_fu_401_p2               |     +    |      0|   0|  12|          15|          15|
    |tmp_216_fu_407_p2               |     +    |      0|   0|  12|          15|          15|
    |w_11_fu_412_p2                  |     +    |      0|  20|  10|           1|           5|
    |tmp_201_fu_229_p2               |     -    |      0|  44|  18|          13|          13|
    |brmerge40_demorgan_i_fu_593_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_508_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_587_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_566_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_554_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_11_fu_691_p2          |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_610_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_531_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_536_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond1_fu_184_p2             |   icmp   |      0|   0|   3|           6|           6|
    |exitcond2_fu_253_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond3_fu_294_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_320_p2              |   icmp   |      0|   0|   3|           6|           6|
    |tmp_156_fu_736_p2               |   icmp   |      0|   0|   4|           8|           1|
    |brmerge9_fu_705_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i2_fu_577_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_615_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp2_demorgan_fu_598_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp3_fu_621_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_625_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_559_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_541_p3         |  select  |      0|   0|   2|           1|           1|
    |p_Val2_83_mux_fu_630_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_67_fu_636_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_717_p3            |  select  |      0|   0|   9|           1|           9|
    |p_s_fu_742_p3                   |  select  |      0|   0|   7|           1|           7|
    |result_1_fu_724_p3              |  select  |      0|   0|   8|           1|           8|
    |result_V_mux_fu_710_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_642_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_696_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_700_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_571_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_604_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_155_fu_686_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_160_fu_502_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_161_fu_548_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_163_fu_582_p2               |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 493| 440|         261|         298|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         15|    1|         15|
    |ci_reg_173        |   9|          2|    6|         12|
    |co_reg_126        |   9|          2|    6|         12|
    |h_reg_137         |   9|          2|    5|         10|
    |p_Val2_s_reg_161  |   9|          2|    8|         16|
    |w_reg_149         |   9|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         25|   31|         75|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ShuffleConvs_1_Downs_reg_797    |  14|   0|   14|          0|
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |bias_V_addr_reg_771             |   6|   0|    6|          0|
    |brmerge40_demorgan_i_reg_902    |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_912           |   1|   0|    1|          0|
    |carry_reg_879                   |   1|   0|    1|          0|
    |ci_5_reg_810                    |   6|   0|    6|          0|
    |ci_reg_173                      |   6|   0|    6|          0|
    |co_11_reg_756                   |   6|   0|    6|          0|
    |co_reg_126                      |   6|   0|    6|          0|
    |h_reg_137                       |   5|   0|    5|          0|
    |isneg_reg_922                   |   1|   0|    1|          0|
    |newsignbit_11_reg_935           |   1|   0|    1|          0|
    |newsignbit_reg_873              |   1|   0|    1|          0|
    |p_38_i_i_reg_892                |   1|   0|    1|          0|
    |p_Val2_75_reg_845               |  16|   0|   16|          0|
    |p_Val2_76_reg_855               |  16|   0|   16|          0|
    |p_Val2_78_reg_867               |   8|   0|    8|          0|
    |p_Val2_s_reg_161                |   8|   0|    8|          0|
    |result_V_reg_929                |   8|   0|    8|          0|
    |shuffleunit0_2_outpu_1_reg_840  |   8|   0|    8|          0|
    |signbit_reg_860                 |   1|   0|    1|          0|
    |tmp_152_cast_reg_792            |   5|   0|   15|         10|
    |tmp_156_reg_947                 |   1|   0|    1|          0|
    |tmp_162_reg_886                 |   2|   0|    2|          0|
    |tmp_163_reg_897                 |   1|   0|    1|          0|
    |tmp_201_reg_761                 |   9|   0|   13|          4|
    |tmp_203_reg_766                 |  10|   0|   11|          1|
    |tmp_206_reg_784                 |  14|   0|   15|          1|
    |tmp_210_reg_942                 |   7|   0|    7|          0|
    |tmp_216_reg_820                 |  15|   0|   15|          0|
    |tmp_218_reg_850                 |   1|   0|    1|          0|
    |tmp_cast_reg_779                |   5|   0|   11|          6|
    |underflow_reg_907               |   1|   0|    1|          0|
    |w_11_reg_825                    |   5|   0|    5|          0|
    |w_reg_149                       |   5|   0|    5|          0|
    |weight_V_load_reg_835           |   8|   0|    8|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 224|   0|  246|         22|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |   subconv_1x1_16p_p  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |   subconv_1x1_16p_p  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |   subconv_1x1_16p_p  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |   subconv_1x1_16p_p  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |   subconv_1x1_16p_p  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |   subconv_1x1_16p_p  | return value |
|weight_V_address0              | out |   12|  ap_memory |       weight_V       |     array    |
|weight_V_ce0                   | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0                    |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0                | out |    6|  ap_memory |        bias_V        |     array    |
|bias_V_ce0                     | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0                      |  in |    8|  ap_memory |        bias_V        |     array    |
|shuffleunit0_2_outpu_address0  | out |   14|  ap_memory | shuffleunit0_2_outpu |     array    |
|shuffleunit0_2_outpu_ce0       | out |    1|  ap_memory | shuffleunit0_2_outpu |     array    |
|shuffleunit0_2_outpu_q0        |  in |    8|  ap_memory | shuffleunit0_2_outpu |     array    |
|ShuffleConvs_1_Downs_address0  | out |   14|  ap_memory | ShuffleConvs_1_Downs |     array    |
|ShuffleConvs_1_Downs_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs |     array    |
|ShuffleConvs_1_Downs_we0       | out |    1|  ap_memory | ShuffleConvs_1_Downs |     array    |
|ShuffleConvs_1_Downs_d0        | out |    8|  ap_memory | ShuffleConvs_1_Downs |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

