<profile>

<section name = "Vivado HLS Report for 'qrf_top'" level="0">
<item name = "Date">Sat Aug  1 16:08:17 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">hls_proj</item>
<item name = "Solution">solution6</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.195, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">118, 1798, 119, 1799, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="qrf_top_Loop_1_proc3_U0">qrf_top_Loop_1_proc3, 118, 1798, 118, 1798, none</column>
<column name="qrf_top_Loop_qrf_out_U0">qrf_top_Loop_qrf_out, 53, 53, 53, 53, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 22, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 37, 9660, 15924, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 4, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 16, 9, 30, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="qrf_top_Loop_1_proc3_U0">qrf_top_Loop_1_proc3, 0, 37, 9620, 15660, 0</column>
<column name="qrf_top_Loop_qrf_out_U0">qrf_top_Loop_qrf_out, 0, 0, 40, 264, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Qi_M_real_U">qrf_top_Qi_M_real, 2, 0, 0, 0, 16, 32, 2, 1024</column>
<column name="Qi_M_imag_U">qrf_top_Qi_M_real, 2, 0, 0, 0, 16, 32, 2, 1024</column>
<column name="Ri_M_real_U">qrf_top_Qi_M_real, 2, 0, 0, 0, 16, 32, 2, 1024</column>
<column name="Ri_M_imag_U">qrf_top_Qi_M_real, 2, 0, 0, 0, 16, 32, 2, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_Qi_M_imag">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Qi_M_real">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Ri_M_imag">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Ri_M_real">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="qrf_top_Loop_1_proc3_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="qrf_top_Loop_qrf_out_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Qi_M_imag">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Qi_M_real">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Ri_M_imag">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Ri_M_real">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_Qi_M_imag">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Qi_M_real">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Ri_M_imag">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Ri_M_real">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_Qi_M_imag">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Qi_M_real">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Ri_M_imag">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Ri_M_real">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, qrf_top, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, qrf_top, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, qrf_top, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, qrf_top, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, qrf_top, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, qrf_top, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, qrf_top, return value</column>
<column name="A_M_real_address0">out, 4, ap_memory, A_M_real, array</column>
<column name="A_M_real_ce0">out, 1, ap_memory, A_M_real, array</column>
<column name="A_M_real_d0">out, 32, ap_memory, A_M_real, array</column>
<column name="A_M_real_q0">in, 32, ap_memory, A_M_real, array</column>
<column name="A_M_real_we0">out, 1, ap_memory, A_M_real, array</column>
<column name="A_M_real_address1">out, 4, ap_memory, A_M_real, array</column>
<column name="A_M_real_ce1">out, 1, ap_memory, A_M_real, array</column>
<column name="A_M_real_d1">out, 32, ap_memory, A_M_real, array</column>
<column name="A_M_real_q1">in, 32, ap_memory, A_M_real, array</column>
<column name="A_M_real_we1">out, 1, ap_memory, A_M_real, array</column>
<column name="A_M_imag_address0">out, 4, ap_memory, A_M_imag, array</column>
<column name="A_M_imag_ce0">out, 1, ap_memory, A_M_imag, array</column>
<column name="A_M_imag_d0">out, 32, ap_memory, A_M_imag, array</column>
<column name="A_M_imag_q0">in, 32, ap_memory, A_M_imag, array</column>
<column name="A_M_imag_we0">out, 1, ap_memory, A_M_imag, array</column>
<column name="A_M_imag_address1">out, 4, ap_memory, A_M_imag, array</column>
<column name="A_M_imag_ce1">out, 1, ap_memory, A_M_imag, array</column>
<column name="A_M_imag_d1">out, 32, ap_memory, A_M_imag, array</column>
<column name="A_M_imag_q1">in, 32, ap_memory, A_M_imag, array</column>
<column name="A_M_imag_we1">out, 1, ap_memory, A_M_imag, array</column>
<column name="Q_M_real_address0">out, 4, ap_memory, Q_M_real, array</column>
<column name="Q_M_real_ce0">out, 1, ap_memory, Q_M_real, array</column>
<column name="Q_M_real_d0">out, 32, ap_memory, Q_M_real, array</column>
<column name="Q_M_real_q0">in, 32, ap_memory, Q_M_real, array</column>
<column name="Q_M_real_we0">out, 1, ap_memory, Q_M_real, array</column>
<column name="Q_M_real_address1">out, 4, ap_memory, Q_M_real, array</column>
<column name="Q_M_real_ce1">out, 1, ap_memory, Q_M_real, array</column>
<column name="Q_M_real_d1">out, 32, ap_memory, Q_M_real, array</column>
<column name="Q_M_real_q1">in, 32, ap_memory, Q_M_real, array</column>
<column name="Q_M_real_we1">out, 1, ap_memory, Q_M_real, array</column>
<column name="Q_M_imag_address0">out, 4, ap_memory, Q_M_imag, array</column>
<column name="Q_M_imag_ce0">out, 1, ap_memory, Q_M_imag, array</column>
<column name="Q_M_imag_d0">out, 32, ap_memory, Q_M_imag, array</column>
<column name="Q_M_imag_q0">in, 32, ap_memory, Q_M_imag, array</column>
<column name="Q_M_imag_we0">out, 1, ap_memory, Q_M_imag, array</column>
<column name="Q_M_imag_address1">out, 4, ap_memory, Q_M_imag, array</column>
<column name="Q_M_imag_ce1">out, 1, ap_memory, Q_M_imag, array</column>
<column name="Q_M_imag_d1">out, 32, ap_memory, Q_M_imag, array</column>
<column name="Q_M_imag_q1">in, 32, ap_memory, Q_M_imag, array</column>
<column name="Q_M_imag_we1">out, 1, ap_memory, Q_M_imag, array</column>
<column name="R_M_real_address0">out, 4, ap_memory, R_M_real, array</column>
<column name="R_M_real_ce0">out, 1, ap_memory, R_M_real, array</column>
<column name="R_M_real_d0">out, 32, ap_memory, R_M_real, array</column>
<column name="R_M_real_q0">in, 32, ap_memory, R_M_real, array</column>
<column name="R_M_real_we0">out, 1, ap_memory, R_M_real, array</column>
<column name="R_M_real_address1">out, 4, ap_memory, R_M_real, array</column>
<column name="R_M_real_ce1">out, 1, ap_memory, R_M_real, array</column>
<column name="R_M_real_d1">out, 32, ap_memory, R_M_real, array</column>
<column name="R_M_real_q1">in, 32, ap_memory, R_M_real, array</column>
<column name="R_M_real_we1">out, 1, ap_memory, R_M_real, array</column>
<column name="R_M_imag_address0">out, 4, ap_memory, R_M_imag, array</column>
<column name="R_M_imag_ce0">out, 1, ap_memory, R_M_imag, array</column>
<column name="R_M_imag_d0">out, 32, ap_memory, R_M_imag, array</column>
<column name="R_M_imag_q0">in, 32, ap_memory, R_M_imag, array</column>
<column name="R_M_imag_we0">out, 1, ap_memory, R_M_imag, array</column>
<column name="R_M_imag_address1">out, 4, ap_memory, R_M_imag, array</column>
<column name="R_M_imag_ce1">out, 1, ap_memory, R_M_imag, array</column>
<column name="R_M_imag_d1">out, 32, ap_memory, R_M_imag, array</column>
<column name="R_M_imag_q1">in, 32, ap_memory, R_M_imag, array</column>
<column name="R_M_imag_we1">out, 1, ap_memory, R_M_imag, array</column>
</table>
</item>
</section>
</profile>
