--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/a/paulinev/Documents/6.111/laser_pinball/camera/ise/camera_read/camera_read.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/a/paulinev/Documents/6.111/laser_pinball/camera/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "user1_4_IBUFG" PERIOD = 37 ns HIGH 50%;

 5993 paths analyzed, 3733 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  35.226ns.
--------------------------------------------------------------------------------
Slack:                  0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/addr_1 (FF)
  Destination:          fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[59].ram.r/v2_noinit.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          18.500ns
  Data Path Delay:      17.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pclk falling at 18.500ns
  Destination Clock:    pclk rising at 37.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: frame_buffer/addr_1 to fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[59].ram.r/v2_noinit.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y95.XQ     Tcko                  0.568   frame_buffer/addr<1>
                                                       frame_buffer/addr_1
    RAMB16_X4Y4.ADDRB1   net (fanout=228)     16.686   frame_buffer/addr<1>
    RAMB16_X4Y4.CLKB     Tback                 0.359   fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[59].ram.r/v2_noinit.ram/dpram.dp1x1.ram
                                                       fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[59].ram.r/v2_noinit.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     17.613ns (0.927ns logic, 16.686ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/addr_1 (FF)
  Destination:          fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[59].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          18.500ns
  Data Path Delay:      17.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pclk falling at 18.500ns
  Destination Clock:    pclk rising at 37.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: frame_buffer/addr_1 to fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[59].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y95.XQ     Tcko                  0.568   frame_buffer/addr<1>
                                                       frame_buffer/addr_1
    RAMB16_X4Y4.ADDRA1   net (fanout=228)     16.686   frame_buffer/addr<1>
    RAMB16_X4Y4.CLKA     Tback                 0.359   fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[59].ram.r/v2_noinit.ram/dpram.dp1x1.ram
                                                       fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[59].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     17.613ns (0.927ns logic, 16.686ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/addr_17 (FF)
  Destination:          fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[73].ram.r/v2_noinit.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          18.500ns
  Data Path Delay:      17.551ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pclk falling at 18.500ns
  Destination Clock:    pclk rising at 37.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: frame_buffer/addr_17 to fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[73].ram.r/v2_noinit.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y103.XQ    Tcko                  0.568   frame_buffer/addr<17>
                                                       frame_buffer/addr_17
    SLICE_X80Y107.G2     net (fanout=14)       2.459   frame_buffer/addr<17>
    SLICE_X80Y107.Y      Tilo                  0.439   fbuf/BU2/U0/blk_mem_generator/valid.cstr/ram_enb109
                                                       fbuf/BU2/U0/blk_mem_generator/valid.cstr/ram_enb10611
    SLICE_X80Y107.F3     net (fanout=4)        0.059   fbuf/BU2/U0/blk_mem_generator/valid.cstr/N7
    SLICE_X80Y107.X      Tilo                  0.439   fbuf/BU2/U0/blk_mem_generator/valid.cstr/ram_enb109
                                                       fbuf/BU2/U0/blk_mem_generator/valid.cstr/ram_enb1091
    RAMB16_X4Y0.ENB      net (fanout=6)       12.391   fbuf/BU2/U0/blk_mem_generator/valid.cstr/ram_enb109
    RAMB16_X4Y0.CLKB     Tbeck                 1.196   fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[73].ram.r/v2_noinit.ram/dpram.dp1x1.ram
                                                       fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[73].ram.r/v2_noinit.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     17.551ns (2.642ns logic, 14.909ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock user1<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
user1<4>       |    7.391|   17.613|    8.376|    7.330|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 5993 paths, 0 nets, and 4416 connections

Design statistics:
   Minimum period:  35.226ns{1}   (Maximum frequency:  28.388MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 24 12:59:40 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



