
fan_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005074  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08005204  08005204  00015204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005310  08005310  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08005310  08005310  00015310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005318  08005318  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005318  08005318  00015318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800531c  0800531c  0001531c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08005320  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  2000007c  0800539c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f8  0800539c  000201f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c7fc  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ea4  00000000  00000000  0002c8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  0002e750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002f158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026116  00000000  00000000  0002fa98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cb7c  00000000  00000000  00055bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7fa4  00000000  00000000  0006272a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014a6ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033d4  00000000  00000000  0014a720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080051ec 	.word	0x080051ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	080051ec 	.word	0x080051ec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <main>:
  */

char receiveBuffer[6];
char sendBuffer[10];
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 8000588:	f004 fdb4 	bl	80050f4 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058c:	f000 fbc5 	bl	8000d1a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000590:	f000 f86e 	bl	8000670 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000594:	f000 f8e2 	bl	800075c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000598:	f000 f8b0 	bl	80006fc <MX_USART1_UART_Init>
  /* USER CODE BEGIN WHILE */

  /* USER CODE END WHILE */
  
  /* USER CODE BEGIN 3 */
  printf("hello world\n");
 800059c:	4831      	ldr	r0, [pc, #196]	; (8000664 <main+0xe0>)
 800059e:	f003 fbbd 	bl	8003d1c <puts>
  turn(1);
 80005a2:	2001      	movs	r0, #1
 80005a4:	f000 f8f2 	bl	800078c <turn>
  handle_message(receiveBuffer, sendBuffer);
 80005a8:	492f      	ldr	r1, [pc, #188]	; (8000668 <main+0xe4>)
 80005aa:	4830      	ldr	r0, [pc, #192]	; (800066c <main+0xe8>)
 80005ac:	f000 f977 	bl	800089e <handle_message>
  ctrl_mode(1);
 80005b0:	2001      	movs	r0, #1
 80005b2:	f000 f90f 	bl	80007d4 <ctrl_mode>
  handle_message(receiveBuffer, sendBuffer);
 80005b6:	492c      	ldr	r1, [pc, #176]	; (8000668 <main+0xe4>)
 80005b8:	482c      	ldr	r0, [pc, #176]	; (800066c <main+0xe8>)
 80005ba:	f000 f970 	bl	800089e <handle_message>
  set_wind(2);
 80005be:	2002      	movs	r0, #2
 80005c0:	f000 f92c 	bl	800081c <set_wind>
  handle_message(receiveBuffer, sendBuffer);
 80005c4:	4928      	ldr	r1, [pc, #160]	; (8000668 <main+0xe4>)
 80005c6:	4829      	ldr	r0, [pc, #164]	; (800066c <main+0xe8>)
 80005c8:	f000 f969 	bl	800089e <handle_message>
  print_mess(sendBuffer, handle_message(receiveBuffer, sendBuffer));
 80005cc:	4926      	ldr	r1, [pc, #152]	; (8000668 <main+0xe4>)
 80005ce:	4827      	ldr	r0, [pc, #156]	; (800066c <main+0xe8>)
 80005d0:	f000 f965 	bl	800089e <handle_message>
 80005d4:	4603      	mov	r3, r0
 80005d6:	4619      	mov	r1, r3
 80005d8:	4823      	ldr	r0, [pc, #140]	; (8000668 <main+0xe4>)
 80005da:	f000 f93b 	bl	8000854 <print_mess>

  turn(0);
 80005de:	2000      	movs	r0, #0
 80005e0:	f000 f8d4 	bl	800078c <turn>
  handle_message(receiveBuffer, sendBuffer);
 80005e4:	4920      	ldr	r1, [pc, #128]	; (8000668 <main+0xe4>)
 80005e6:	4821      	ldr	r0, [pc, #132]	; (800066c <main+0xe8>)
 80005e8:	f000 f959 	bl	800089e <handle_message>
  ctrl_mode(0);
 80005ec:	2000      	movs	r0, #0
 80005ee:	f000 f8f1 	bl	80007d4 <ctrl_mode>
  print_mess(sendBuffer, handle_message(receiveBuffer, sendBuffer));
 80005f2:	491d      	ldr	r1, [pc, #116]	; (8000668 <main+0xe4>)
 80005f4:	481d      	ldr	r0, [pc, #116]	; (800066c <main+0xe8>)
 80005f6:	f000 f952 	bl	800089e <handle_message>
 80005fa:	4603      	mov	r3, r0
 80005fc:	4619      	mov	r1, r3
 80005fe:	481a      	ldr	r0, [pc, #104]	; (8000668 <main+0xe4>)
 8000600:	f000 f928 	bl	8000854 <print_mess>

  turn(1);
 8000604:	2001      	movs	r0, #1
 8000606:	f000 f8c1 	bl	800078c <turn>
  handle_message(receiveBuffer, sendBuffer);
 800060a:	4917      	ldr	r1, [pc, #92]	; (8000668 <main+0xe4>)
 800060c:	4817      	ldr	r0, [pc, #92]	; (800066c <main+0xe8>)
 800060e:	f000 f946 	bl	800089e <handle_message>
  ctrl_mode(0);
 8000612:	2000      	movs	r0, #0
 8000614:	f000 f8de 	bl	80007d4 <ctrl_mode>
  handle_message(receiveBuffer, sendBuffer);
 8000618:	4913      	ldr	r1, [pc, #76]	; (8000668 <main+0xe4>)
 800061a:	4814      	ldr	r0, [pc, #80]	; (800066c <main+0xe8>)
 800061c:	f000 f93f 	bl	800089e <handle_message>
  set_wind(1);
 8000620:	2001      	movs	r0, #1
 8000622:	f000 f8fb 	bl	800081c <set_wind>
  print_mess(sendBuffer, handle_message(receiveBuffer, sendBuffer));
 8000626:	4910      	ldr	r1, [pc, #64]	; (8000668 <main+0xe4>)
 8000628:	4810      	ldr	r0, [pc, #64]	; (800066c <main+0xe8>)
 800062a:	f000 f938 	bl	800089e <handle_message>
 800062e:	4603      	mov	r3, r0
 8000630:	4619      	mov	r1, r3
 8000632:	480d      	ldr	r0, [pc, #52]	; (8000668 <main+0xe4>)
 8000634:	f000 f90e 	bl	8000854 <print_mess>

  ctrl_mode(1);
 8000638:	2001      	movs	r0, #1
 800063a:	f000 f8cb 	bl	80007d4 <ctrl_mode>
  handle_message(receiveBuffer, sendBuffer);
 800063e:	490a      	ldr	r1, [pc, #40]	; (8000668 <main+0xe4>)
 8000640:	480a      	ldr	r0, [pc, #40]	; (800066c <main+0xe8>)
 8000642:	f000 f92c 	bl	800089e <handle_message>
  set_wind(0);
 8000646:	2000      	movs	r0, #0
 8000648:	f000 f8e8 	bl	800081c <set_wind>
  print_mess(sendBuffer, handle_message(receiveBuffer, sendBuffer));
 800064c:	4906      	ldr	r1, [pc, #24]	; (8000668 <main+0xe4>)
 800064e:	4807      	ldr	r0, [pc, #28]	; (800066c <main+0xe8>)
 8000650:	f000 f925 	bl	800089e <handle_message>
 8000654:	4603      	mov	r3, r0
 8000656:	4619      	mov	r1, r3
 8000658:	4803      	ldr	r0, [pc, #12]	; (8000668 <main+0xe4>)
 800065a:	f000 f8fb 	bl	8000854 <print_mess>
 800065e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8000660:	4618      	mov	r0, r3
 8000662:	bd80      	pop	{r7, pc}
 8000664:	08005204 	.word	0x08005204
 8000668:	20000128 	.word	0x20000128
 800066c:	20000120 	.word	0x20000120

08000670 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b096      	sub	sp, #88	; 0x58
 8000674:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000676:	f107 0314 	add.w	r3, r7, #20
 800067a:	2244      	movs	r2, #68	; 0x44
 800067c:	2100      	movs	r1, #0
 800067e:	4618      	mov	r0, r3
 8000680:	f003 faa8 	bl	8003bd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000684:	463b      	mov	r3, r7
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	605a      	str	r2, [r3, #4]
 800068c:	609a      	str	r2, [r3, #8]
 800068e:	60da      	str	r2, [r3, #12]
 8000690:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000692:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000696:	f000 fefd 	bl	8001494 <HAL_PWREx_ControlVoltageScaling>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006a0:	f000 f8f8 	bl	8000894 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006a4:	2310      	movs	r3, #16
 80006a6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006a8:	2301      	movs	r3, #1
 80006aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006ac:	2300      	movs	r3, #0
 80006ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006b0:	2360      	movs	r3, #96	; 0x60
 80006b2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006b4:	2300      	movs	r3, #0
 80006b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b8:	f107 0314 	add.w	r3, r7, #20
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 ff3f 	bl	8001540 <HAL_RCC_OscConfig>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80006c8:	f000 f8e4 	bl	8000894 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006cc:	230f      	movs	r3, #15
 80006ce:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006d0:	2300      	movs	r3, #0
 80006d2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006e0:	463b      	mov	r3, r7
 80006e2:	2100      	movs	r1, #0
 80006e4:	4618      	mov	r0, r3
 80006e6:	f001 fb07 	bl	8001cf8 <HAL_RCC_ClockConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80006f0:	f000 f8d0 	bl	8000894 <Error_Handler>
  }
}
 80006f4:	bf00      	nop
 80006f6:	3758      	adds	r7, #88	; 0x58
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000700:	4b14      	ldr	r3, [pc, #80]	; (8000754 <MX_USART1_UART_Init+0x58>)
 8000702:	4a15      	ldr	r2, [pc, #84]	; (8000758 <MX_USART1_UART_Init+0x5c>)
 8000704:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000706:	4b13      	ldr	r3, [pc, #76]	; (8000754 <MX_USART1_UART_Init+0x58>)
 8000708:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800070c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800070e:	4b11      	ldr	r3, [pc, #68]	; (8000754 <MX_USART1_UART_Init+0x58>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000714:	4b0f      	ldr	r3, [pc, #60]	; (8000754 <MX_USART1_UART_Init+0x58>)
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <MX_USART1_UART_Init+0x58>)
 800071c:	2200      	movs	r2, #0
 800071e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000720:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <MX_USART1_UART_Init+0x58>)
 8000722:	220c      	movs	r2, #12
 8000724:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000726:	4b0b      	ldr	r3, [pc, #44]	; (8000754 <MX_USART1_UART_Init+0x58>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800072c:	4b09      	ldr	r3, [pc, #36]	; (8000754 <MX_USART1_UART_Init+0x58>)
 800072e:	2200      	movs	r2, #0
 8000730:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000732:	4b08      	ldr	r3, [pc, #32]	; (8000754 <MX_USART1_UART_Init+0x58>)
 8000734:	2200      	movs	r2, #0
 8000736:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <MX_USART1_UART_Init+0x58>)
 800073a:	2200      	movs	r2, #0
 800073c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800073e:	4805      	ldr	r0, [pc, #20]	; (8000754 <MX_USART1_UART_Init+0x58>)
 8000740:	f002 f9ba 	bl	8002ab8 <HAL_UART_Init>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800074a:	f000 f8a3 	bl	8000894 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	20000098 	.word	0x20000098
 8000758:	40013800 	.word	0x40013800

0800075c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000762:	4b09      	ldr	r3, [pc, #36]	; (8000788 <MX_GPIO_Init+0x2c>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000766:	4a08      	ldr	r2, [pc, #32]	; (8000788 <MX_GPIO_Init+0x2c>)
 8000768:	f043 0302 	orr.w	r3, r3, #2
 800076c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800076e:	4b06      	ldr	r3, [pc, #24]	; (8000788 <MX_GPIO_Init+0x2c>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000772:	f003 0302 	and.w	r3, r3, #2
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800077a:	bf00      	nop
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	40021000 	.word	0x40021000

0800078c <turn>:

/* USER CODE BEGIN 4 */
void turn(uint8_t pow){
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	71fb      	strb	r3, [r7, #7]
	receiveBuffer[0] = 0x02;
 8000796:	4b0e      	ldr	r3, [pc, #56]	; (80007d0 <turn+0x44>)
 8000798:	2202      	movs	r2, #2
 800079a:	701a      	strb	r2, [r3, #0]
	receiveBuffer[1] = 0x01;
 800079c:	4b0c      	ldr	r3, [pc, #48]	; (80007d0 <turn+0x44>)
 800079e:	2201      	movs	r2, #1
 80007a0:	705a      	strb	r2, [r3, #1]
	receiveBuffer[2] = 0x01;
 80007a2:	4b0b      	ldr	r3, [pc, #44]	; (80007d0 <turn+0x44>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	709a      	strb	r2, [r3, #2]
	if(pow == 0){
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d103      	bne.n	80007b6 <turn+0x2a>
		receiveBuffer[3] = 0x00;
 80007ae:	4b08      	ldr	r3, [pc, #32]	; (80007d0 <turn+0x44>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	70da      	strb	r2, [r3, #3]
 80007b4:	e002      	b.n	80007bc <turn+0x30>
	}
	else{
		receiveBuffer[3] = 0x01;
 80007b6:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <turn+0x44>)
 80007b8:	2201      	movs	r2, #1
 80007ba:	70da      	strb	r2, [r3, #3]
	}
	receiveBuffer[4] = 0x03;
 80007bc:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <turn+0x44>)
 80007be:	2203      	movs	r2, #3
 80007c0:	711a      	strb	r2, [r3, #4]
}
 80007c2:	bf00      	nop
 80007c4:	370c      	adds	r7, #12
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	20000120 	.word	0x20000120

080007d4 <ctrl_mode>:

void ctrl_mode(uint8_t ctrl_mode){
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
	receiveBuffer[0] = 0x02;
 80007de:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <ctrl_mode+0x44>)
 80007e0:	2202      	movs	r2, #2
 80007e2:	701a      	strb	r2, [r3, #0]
	receiveBuffer[1] = 0x02;
 80007e4:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <ctrl_mode+0x44>)
 80007e6:	2202      	movs	r2, #2
 80007e8:	705a      	strb	r2, [r3, #1]
	receiveBuffer[2] = 0x01;
 80007ea:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <ctrl_mode+0x44>)
 80007ec:	2201      	movs	r2, #1
 80007ee:	709a      	strb	r2, [r3, #2]
	if(ctrl_mode == 0){
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d103      	bne.n	80007fe <ctrl_mode+0x2a>
		receiveBuffer[3] = 0x00;
 80007f6:	4b08      	ldr	r3, [pc, #32]	; (8000818 <ctrl_mode+0x44>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	70da      	strb	r2, [r3, #3]
 80007fc:	e002      	b.n	8000804 <ctrl_mode+0x30>
	}
	else{
		receiveBuffer[3] = 0x01;
 80007fe:	4b06      	ldr	r3, [pc, #24]	; (8000818 <ctrl_mode+0x44>)
 8000800:	2201      	movs	r2, #1
 8000802:	70da      	strb	r2, [r3, #3]
	}
	receiveBuffer[4] = 0x03;
 8000804:	4b04      	ldr	r3, [pc, #16]	; (8000818 <ctrl_mode+0x44>)
 8000806:	2203      	movs	r2, #3
 8000808:	711a      	strb	r2, [r3, #4]
}
 800080a:	bf00      	nop
 800080c:	370c      	adds	r7, #12
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	20000120 	.word	0x20000120

0800081c <set_wind>:

void set_wind(uint8_t wind_mode){
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
	receiveBuffer[0] = 0x02;
 8000826:	4b0a      	ldr	r3, [pc, #40]	; (8000850 <set_wind+0x34>)
 8000828:	2202      	movs	r2, #2
 800082a:	701a      	strb	r2, [r3, #0]
	receiveBuffer[1] = 0x03;
 800082c:	4b08      	ldr	r3, [pc, #32]	; (8000850 <set_wind+0x34>)
 800082e:	2203      	movs	r2, #3
 8000830:	705a      	strb	r2, [r3, #1]
	receiveBuffer[2] = 0x01;
 8000832:	4b07      	ldr	r3, [pc, #28]	; (8000850 <set_wind+0x34>)
 8000834:	2201      	movs	r2, #1
 8000836:	709a      	strb	r2, [r3, #2]
	receiveBuffer[3] = wind_mode;
 8000838:	4a05      	ldr	r2, [pc, #20]	; (8000850 <set_wind+0x34>)
 800083a:	79fb      	ldrb	r3, [r7, #7]
 800083c:	70d3      	strb	r3, [r2, #3]
	receiveBuffer[4] = 0x03;
 800083e:	4b04      	ldr	r3, [pc, #16]	; (8000850 <set_wind+0x34>)
 8000840:	2203      	movs	r2, #3
 8000842:	711a      	strb	r2, [r3, #4]
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	20000120 	.word	0x20000120

08000854 <print_mess>:
	receiveBuffer[1] = 0x04;
	receiveBuffer[2] = 0x00;
	receiveBuffer[3] = 0x03;
}

void print_mess(char rep_mess_buff[], uint8_t length){
 8000854:	b580      	push	{r7, lr}
 8000856:	b084      	sub	sp, #16
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
 800085c:	460b      	mov	r3, r1
 800085e:	70fb      	strb	r3, [r7, #3]
  for (uint8_t i =0; i<length; i++ ){
 8000860:	2300      	movs	r3, #0
 8000862:	73fb      	strb	r3, [r7, #15]
 8000864:	e009      	b.n	800087a <print_mess+0x26>
    printf("%c", rep_mess_buff+i);
 8000866:	7bfb      	ldrb	r3, [r7, #15]
 8000868:	687a      	ldr	r2, [r7, #4]
 800086a:	4413      	add	r3, r2
 800086c:	4619      	mov	r1, r3
 800086e:	4808      	ldr	r0, [pc, #32]	; (8000890 <print_mess+0x3c>)
 8000870:	f003 f9b8 	bl	8003be4 <iprintf>
  for (uint8_t i =0; i<length; i++ ){
 8000874:	7bfb      	ldrb	r3, [r7, #15]
 8000876:	3301      	adds	r3, #1
 8000878:	73fb      	strb	r3, [r7, #15]
 800087a:	7bfa      	ldrb	r2, [r7, #15]
 800087c:	78fb      	ldrb	r3, [r7, #3]
 800087e:	429a      	cmp	r2, r3
 8000880:	d3f1      	bcc.n	8000866 <print_mess+0x12>
  }
  printf("\n");
 8000882:	200a      	movs	r0, #10
 8000884:	f003 f9c6 	bl	8003c14 <putchar>
}
 8000888:	bf00      	nop
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	08005210 	.word	0x08005210

08000894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000898:	b672      	cpsid	i
}
 800089a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800089c:	e7fe      	b.n	800089c <Error_Handler+0x8>

0800089e <handle_message>:
#include "message_handler.h"
extern POWER power;
extern WIND_MODE wind_mode;
extern CONTROL_MODE control_mode;

uint8_t handle_message(char* rec_mes_buffer, char* rep_mes_buffer){
 800089e:	b580      	push	{r7, lr}
 80008a0:	b084      	sub	sp, #16
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	6078      	str	r0, [r7, #4]
 80008a6:	6039      	str	r1, [r7, #0]
	 * handle message
	 * return 0 if don't send the reply
	 * return the length of reply message buff otherwise
	 */
	uint8_t* ETX;
	if(*rec_mes_buffer != 0x02){
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b02      	cmp	r3, #2
 80008ae:	d001      	beq.n	80008b4 <handle_message+0x16>
			return 0;
 80008b0:	2300      	movs	r3, #0
 80008b2:	e01e      	b.n	80008f2 <handle_message+0x54>
		}
	uint8_t rep_mes_data_length = process_message(rec_mes_buffer, rep_mes_buffer);
 80008b4:	6839      	ldr	r1, [r7, #0]
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f000 f820 	bl	80008fc <process_message>
 80008bc:	4603      	mov	r3, r0
 80008be:	72fb      	strb	r3, [r7, #11]
	if(rep_mes_data_length == 1){
 80008c0:	7afb      	ldrb	r3, [r7, #11]
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d103      	bne.n	80008ce <handle_message+0x30>
		ETX = rec_mes_buffer + 4;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	3304      	adds	r3, #4
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	e008      	b.n	80008e0 <handle_message+0x42>
	}
	else if(rep_mes_data_length == 5){
 80008ce:	7afb      	ldrb	r3, [r7, #11]
 80008d0:	2b05      	cmp	r3, #5
 80008d2:	d103      	bne.n	80008dc <handle_message+0x3e>
		ETX = rec_mes_buffer + 8;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	3308      	adds	r3, #8
 80008d8:	60fb      	str	r3, [r7, #12]
 80008da:	e001      	b.n	80008e0 <handle_message+0x42>
	}
	else{
		return 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	e008      	b.n	80008f2 <handle_message+0x54>
	}
	if(*ETX != 0x03){
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b03      	cmp	r3, #3
 80008e6:	d001      	beq.n	80008ec <handle_message+0x4e>
		return 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	e002      	b.n	80008f2 <handle_message+0x54>
	}
	return rep_mes_data_length+4;
 80008ec:	7afb      	ldrb	r3, [r7, #11]
 80008ee:	3304      	adds	r3, #4
 80008f0:	b2db      	uxtb	r3, r3
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3710      	adds	r7, #16
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
	...

080008fc <process_message>:



uint8_t process_message(char* rec_mes_buffer, char* rep_mes_buffer){
 80008fc:	b480      	push	{r7}
 80008fe:	b085      	sub	sp, #20
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
	 * return 0 if don't reply
	 * return message data length otherwise
	 *
	*/

	uint8_t* frame_type = (uint8_t*)rec_mes_buffer + 1;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	3301      	adds	r3, #1
 800090a:	60bb      	str	r3, [r7, #8]
	uint8_t rec_data_length;
	uint8_t rep_mes_data_length;
	if(*frame_type == 0x04){
 800090c:	68bb      	ldr	r3, [r7, #8]
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2b04      	cmp	r3, #4
 8000912:	d102      	bne.n	800091a <process_message+0x1e>
		rep_mes_data_length = 5;
 8000914:	2305      	movs	r3, #5
 8000916:	73bb      	strb	r3, [r7, #14]
 8000918:	e001      	b.n	800091e <process_message+0x22>
	}
	else{
		rep_mes_data_length = 1;
 800091a:	2301      	movs	r3, #1
 800091c:	73bb      	strb	r3, [r7, #14]
	}
	switch (*frame_type){
 800091e:	68bb      	ldr	r3, [r7, #8]
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	3b01      	subs	r3, #1
 8000924:	2b03      	cmp	r3, #3
 8000926:	f200 80b0 	bhi.w	8000a8a <process_message+0x18e>
 800092a:	a201      	add	r2, pc, #4	; (adr r2, 8000930 <process_message+0x34>)
 800092c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000930:	08000941 	.word	0x08000941
 8000934:	08000983 	.word	0x08000983
 8000938:	080009d7 	.word	0x080009d7
 800093c:	08000a57 	.word	0x08000a57
		case 0x01:
			rec_data_length = 1;
 8000940:	2301      	movs	r3, #1
 8000942:	73fb      	strb	r3, [r7, #15]
			if (*(rec_mes_buffer + 3) == 0x00){
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	3303      	adds	r3, #3
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d107      	bne.n	800095e <process_message+0x62>
				*(rep_mes_buffer+3) = 0x00;
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	3303      	adds	r3, #3
 8000952:	2200      	movs	r2, #0
 8000954:	701a      	strb	r2, [r3, #0]
				power = OFF;
 8000956:	4b56      	ldr	r3, [pc, #344]	; (8000ab0 <process_message+0x1b4>)
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
				power = ON;
			}
			else{
				*(rep_mes_buffer+3) = 0xFF;
			}
			break;
 800095c:	e097      	b.n	8000a8e <process_message+0x192>
			else if(*(rec_mes_buffer + 3) == 0x01){
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	3303      	adds	r3, #3
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	2b01      	cmp	r3, #1
 8000966:	d107      	bne.n	8000978 <process_message+0x7c>
				*(rep_mes_buffer+3) = 0x00;
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	3303      	adds	r3, #3
 800096c:	2200      	movs	r2, #0
 800096e:	701a      	strb	r2, [r3, #0]
				power = ON;
 8000970:	4b4f      	ldr	r3, [pc, #316]	; (8000ab0 <process_message+0x1b4>)
 8000972:	2201      	movs	r2, #1
 8000974:	701a      	strb	r2, [r3, #0]
			break;
 8000976:	e08a      	b.n	8000a8e <process_message+0x192>
				*(rep_mes_buffer+3) = 0xFF;
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	3303      	adds	r3, #3
 800097c:	22ff      	movs	r2, #255	; 0xff
 800097e:	701a      	strb	r2, [r3, #0]
			break;
 8000980:	e085      	b.n	8000a8e <process_message+0x192>
		case 0x02:
			rec_data_length = 1;
 8000982:	2301      	movs	r3, #1
 8000984:	73fb      	strb	r3, [r7, #15]
			if(power == OFF){
 8000986:	4b4a      	ldr	r3, [pc, #296]	; (8000ab0 <process_message+0x1b4>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d104      	bne.n	8000998 <process_message+0x9c>
				*(rep_mes_buffer + 3) = 0x02;
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	3303      	adds	r3, #3
 8000992:	2202      	movs	r2, #2
 8000994:	701a      	strb	r2, [r3, #0]
				}
				else{
					*(rep_mes_buffer + 3) = 0x01;
				}
			}
			break;
 8000996:	e07a      	b.n	8000a8e <process_message+0x192>
				if(*(rec_mes_buffer + 3) == 0x00){
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3303      	adds	r3, #3
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d107      	bne.n	80009b2 <process_message+0xb6>
					*(rep_mes_buffer + 3) = 0x00;
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	3303      	adds	r3, #3
 80009a6:	2200      	movs	r2, #0
 80009a8:	701a      	strb	r2, [r3, #0]
					control_mode = AUTOMATIC;
 80009aa:	4b42      	ldr	r3, [pc, #264]	; (8000ab4 <process_message+0x1b8>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	701a      	strb	r2, [r3, #0]
			break;
 80009b0:	e06d      	b.n	8000a8e <process_message+0x192>
				else if(*(rec_mes_buffer + 3) == 0x01){
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	3303      	adds	r3, #3
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d107      	bne.n	80009cc <process_message+0xd0>
					*(rep_mes_buffer + 3) = 0x00;
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	3303      	adds	r3, #3
 80009c0:	2200      	movs	r2, #0
 80009c2:	701a      	strb	r2, [r3, #0]
					control_mode = MANUAL;
 80009c4:	4b3b      	ldr	r3, [pc, #236]	; (8000ab4 <process_message+0x1b8>)
 80009c6:	2201      	movs	r2, #1
 80009c8:	701a      	strb	r2, [r3, #0]
			break;
 80009ca:	e060      	b.n	8000a8e <process_message+0x192>
					*(rep_mes_buffer + 3) = 0x01;
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	3303      	adds	r3, #3
 80009d0:	2201      	movs	r2, #1
 80009d2:	701a      	strb	r2, [r3, #0]
			break;
 80009d4:	e05b      	b.n	8000a8e <process_message+0x192>
		case 0x03:
			rec_data_length = 1;
 80009d6:	2301      	movs	r3, #1
 80009d8:	73fb      	strb	r3, [r7, #15]
			if(power == OFF){
 80009da:	4b35      	ldr	r3, [pc, #212]	; (8000ab0 <process_message+0x1b4>)
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d104      	bne.n	80009ec <process_message+0xf0>
				*(rep_mes_buffer + 3) = 0x02;
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	3303      	adds	r3, #3
 80009e6:	2202      	movs	r2, #2
 80009e8:	701a      	strb	r2, [r3, #0]
				}
				else{
					*(rep_mes_buffer + 3) = 0x01;
				}
			}
			break;
 80009ea:	e050      	b.n	8000a8e <process_message+0x192>
				if(*(rec_mes_buffer + 3) == 0x00){
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	3303      	adds	r3, #3
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d10a      	bne.n	8000a0c <process_message+0x110>
					*(rep_mes_buffer + 3) = 0x00;
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	3303      	adds	r3, #3
 80009fa:	2200      	movs	r2, #0
 80009fc:	701a      	strb	r2, [r3, #0]
					wind_mode = LEVEL_0;
 80009fe:	4b2e      	ldr	r3, [pc, #184]	; (8000ab8 <process_message+0x1bc>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	701a      	strb	r2, [r3, #0]
					control_mode = MANUAL;
 8000a04:	4b2b      	ldr	r3, [pc, #172]	; (8000ab4 <process_message+0x1b8>)
 8000a06:	2201      	movs	r2, #1
 8000a08:	701a      	strb	r2, [r3, #0]
			break;
 8000a0a:	e040      	b.n	8000a8e <process_message+0x192>
				else if(*(rec_mes_buffer + 3) == 0x01){
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3303      	adds	r3, #3
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d10a      	bne.n	8000a2c <process_message+0x130>
					*(rep_mes_buffer + 3) = 0x00;
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	3303      	adds	r3, #3
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
					wind_mode = LEVEL_1;
 8000a1e:	4b26      	ldr	r3, [pc, #152]	; (8000ab8 <process_message+0x1bc>)
 8000a20:	2201      	movs	r2, #1
 8000a22:	701a      	strb	r2, [r3, #0]
					control_mode = MANUAL;
 8000a24:	4b23      	ldr	r3, [pc, #140]	; (8000ab4 <process_message+0x1b8>)
 8000a26:	2201      	movs	r2, #1
 8000a28:	701a      	strb	r2, [r3, #0]
			break;
 8000a2a:	e030      	b.n	8000a8e <process_message+0x192>
				else if(*(rec_mes_buffer + 3) == 0x02){
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	3303      	adds	r3, #3
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	2b02      	cmp	r3, #2
 8000a34:	d10a      	bne.n	8000a4c <process_message+0x150>
					*(rep_mes_buffer + 3) = 0x00;
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	3303      	adds	r3, #3
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	701a      	strb	r2, [r3, #0]
					wind_mode = LEVEL_2;
 8000a3e:	4b1e      	ldr	r3, [pc, #120]	; (8000ab8 <process_message+0x1bc>)
 8000a40:	2202      	movs	r2, #2
 8000a42:	701a      	strb	r2, [r3, #0]
					control_mode = MANUAL;
 8000a44:	4b1b      	ldr	r3, [pc, #108]	; (8000ab4 <process_message+0x1b8>)
 8000a46:	2201      	movs	r2, #1
 8000a48:	701a      	strb	r2, [r3, #0]
			break;
 8000a4a:	e020      	b.n	8000a8e <process_message+0x192>
					*(rep_mes_buffer + 3) = 0x01;
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	3303      	adds	r3, #3
 8000a50:	2201      	movs	r2, #1
 8000a52:	701a      	strb	r2, [r3, #0]
			break;
 8000a54:	e01b      	b.n	8000a8e <process_message+0x192>
		case 0x04:
			rec_data_length = 0;
 8000a56:	2300      	movs	r3, #0
 8000a58:	73fb      	strb	r3, [r7, #15]
			*(rep_mes_buffer + 3) = 0x00;
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	3303      	adds	r3, #3
 8000a5e:	2200      	movs	r2, #0
 8000a60:	701a      	strb	r2, [r3, #0]
			*(rep_mes_buffer + 4) = power;
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	3304      	adds	r3, #4
 8000a66:	4a12      	ldr	r2, [pc, #72]	; (8000ab0 <process_message+0x1b4>)
 8000a68:	7812      	ldrb	r2, [r2, #0]
 8000a6a:	701a      	strb	r2, [r3, #0]
			*(rep_mes_buffer + 5) = control_mode;
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	3305      	adds	r3, #5
 8000a70:	4a10      	ldr	r2, [pc, #64]	; (8000ab4 <process_message+0x1b8>)
 8000a72:	7812      	ldrb	r2, [r2, #0]
 8000a74:	701a      	strb	r2, [r3, #0]
			*(rep_mes_buffer + 6) = wind_mode;
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	3306      	adds	r3, #6
 8000a7a:	4a0f      	ldr	r2, [pc, #60]	; (8000ab8 <process_message+0x1bc>)
 8000a7c:	7812      	ldrb	r2, [r2, #0]
 8000a7e:	701a      	strb	r2, [r3, #0]
			// read temperature sensor
			*(rep_mes_buffer + 7) = 0x00; 
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	3307      	adds	r3, #7
 8000a84:	2200      	movs	r2, #0
 8000a86:	701a      	strb	r2, [r3, #0]
			break;
 8000a88:	e001      	b.n	8000a8e <process_message+0x192>
		default:
			return 0;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	e00a      	b.n	8000aa4 <process_message+0x1a8>
	}
	if(*(rec_mes_buffer+2) != rec_data_length){
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	3302      	adds	r3, #2
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	7bfa      	ldrb	r2, [r7, #15]
 8000a96:	429a      	cmp	r2, r3
 8000a98:	d003      	beq.n	8000aa2 <process_message+0x1a6>
		*(rep_mes_buffer+3) = 0xFF;
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	3303      	adds	r3, #3
 8000a9e:	22ff      	movs	r2, #255	; 0xff
 8000aa0:	701a      	strb	r2, [r3, #0]
	}
	return rep_mes_data_length;
 8000aa2:	7bbb      	ldrb	r3, [r7, #14]

}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3714      	adds	r7, #20
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr
 8000ab0:	2000011c 	.word	0x2000011c
 8000ab4:	2000011d 	.word	0x2000011d
 8000ab8:	20000000 	.word	0x20000000

08000abc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ac2:	4b0f      	ldr	r3, [pc, #60]	; (8000b00 <HAL_MspInit+0x44>)
 8000ac4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ac6:	4a0e      	ldr	r2, [pc, #56]	; (8000b00 <HAL_MspInit+0x44>)
 8000ac8:	f043 0301 	orr.w	r3, r3, #1
 8000acc:	6613      	str	r3, [r2, #96]	; 0x60
 8000ace:	4b0c      	ldr	r3, [pc, #48]	; (8000b00 <HAL_MspInit+0x44>)
 8000ad0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ad2:	f003 0301 	and.w	r3, r3, #1
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ada:	4b09      	ldr	r3, [pc, #36]	; (8000b00 <HAL_MspInit+0x44>)
 8000adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ade:	4a08      	ldr	r2, [pc, #32]	; (8000b00 <HAL_MspInit+0x44>)
 8000ae0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ae4:	6593      	str	r3, [r2, #88]	; 0x58
 8000ae6:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <HAL_MspInit+0x44>)
 8000ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aee:	603b      	str	r3, [r7, #0]
 8000af0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000af2:	bf00      	nop
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	40021000 	.word	0x40021000

08000b04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b0ac      	sub	sp, #176	; 0xb0
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b1c:	f107 0314 	add.w	r3, r7, #20
 8000b20:	2288      	movs	r2, #136	; 0x88
 8000b22:	2100      	movs	r1, #0
 8000b24:	4618      	mov	r0, r3
 8000b26:	f003 f855 	bl	8003bd4 <memset>
  if(huart->Instance==USART1)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4a25      	ldr	r2, [pc, #148]	; (8000bc4 <HAL_UART_MspInit+0xc0>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d142      	bne.n	8000bba <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b34:	2301      	movs	r3, #1
 8000b36:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b3c:	f107 0314 	add.w	r3, r7, #20
 8000b40:	4618      	mov	r0, r3
 8000b42:	f001 fafd 	bl	8002140 <HAL_RCCEx_PeriphCLKConfig>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b4c:	f7ff fea2 	bl	8000894 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b50:	4b1d      	ldr	r3, [pc, #116]	; (8000bc8 <HAL_UART_MspInit+0xc4>)
 8000b52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b54:	4a1c      	ldr	r2, [pc, #112]	; (8000bc8 <HAL_UART_MspInit+0xc4>)
 8000b56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b5a:	6613      	str	r3, [r2, #96]	; 0x60
 8000b5c:	4b1a      	ldr	r3, [pc, #104]	; (8000bc8 <HAL_UART_MspInit+0xc4>)
 8000b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b64:	613b      	str	r3, [r7, #16]
 8000b66:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b68:	4b17      	ldr	r3, [pc, #92]	; (8000bc8 <HAL_UART_MspInit+0xc4>)
 8000b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6c:	4a16      	ldr	r2, [pc, #88]	; (8000bc8 <HAL_UART_MspInit+0xc4>)
 8000b6e:	f043 0302 	orr.w	r3, r3, #2
 8000b72:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b74:	4b14      	ldr	r3, [pc, #80]	; (8000bc8 <HAL_UART_MspInit+0xc4>)
 8000b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b78:	f003 0302 	and.w	r3, r3, #2
 8000b7c:	60fb      	str	r3, [r7, #12]
 8000b7e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b80:	23c0      	movs	r3, #192	; 0xc0
 8000b82:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b86:	2302      	movs	r3, #2
 8000b88:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b92:	2303      	movs	r3, #3
 8000b94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b98:	2307      	movs	r3, #7
 8000b9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b9e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4809      	ldr	r0, [pc, #36]	; (8000bcc <HAL_UART_MspInit+0xc8>)
 8000ba6:	f000 fabd 	bl	8001124 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8000baa:	2200      	movs	r2, #0
 8000bac:	2102      	movs	r1, #2
 8000bae:	2025      	movs	r0, #37	; 0x25
 8000bb0:	f000 fa03 	bl	8000fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000bb4:	2025      	movs	r0, #37	; 0x25
 8000bb6:	f000 fa1c 	bl	8000ff2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000bba:	bf00      	nop
 8000bbc:	37b0      	adds	r7, #176	; 0xb0
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	40013800 	.word	0x40013800
 8000bc8:	40021000 	.word	0x40021000
 8000bcc:	48000400 	.word	0x48000400

08000bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bd4:	e7fe      	b.n	8000bd4 <NMI_Handler+0x4>

08000bd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bda:	e7fe      	b.n	8000bda <HardFault_Handler+0x4>

08000bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be0:	e7fe      	b.n	8000be0 <MemManage_Handler+0x4>

08000be2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000be2:	b480      	push	{r7}
 8000be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000be6:	e7fe      	b.n	8000be6 <BusFault_Handler+0x4>

08000be8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bec:	e7fe      	b.n	8000bec <UsageFault_Handler+0x4>

08000bee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr

08000c0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c1c:	f000 f8d2 	bl	8000dc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c20:	bf00      	nop
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c28:	4802      	ldr	r0, [pc, #8]	; (8000c34 <USART1_IRQHandler+0x10>)
 8000c2a:	f001 ff93 	bl	8002b54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000098 	.word	0x20000098

08000c38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c40:	4a14      	ldr	r2, [pc, #80]	; (8000c94 <_sbrk+0x5c>)
 8000c42:	4b15      	ldr	r3, [pc, #84]	; (8000c98 <_sbrk+0x60>)
 8000c44:	1ad3      	subs	r3, r2, r3
 8000c46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c4c:	4b13      	ldr	r3, [pc, #76]	; (8000c9c <_sbrk+0x64>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d102      	bne.n	8000c5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c54:	4b11      	ldr	r3, [pc, #68]	; (8000c9c <_sbrk+0x64>)
 8000c56:	4a12      	ldr	r2, [pc, #72]	; (8000ca0 <_sbrk+0x68>)
 8000c58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c5a:	4b10      	ldr	r3, [pc, #64]	; (8000c9c <_sbrk+0x64>)
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4413      	add	r3, r2
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d207      	bcs.n	8000c78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c68:	f002 ff8a 	bl	8003b80 <__errno>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	220c      	movs	r2, #12
 8000c70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c76:	e009      	b.n	8000c8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <_sbrk+0x64>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c7e:	4b07      	ldr	r3, [pc, #28]	; (8000c9c <_sbrk+0x64>)
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4413      	add	r3, r2
 8000c86:	4a05      	ldr	r2, [pc, #20]	; (8000c9c <_sbrk+0x64>)
 8000c88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c8a:	68fb      	ldr	r3, [r7, #12]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3718      	adds	r7, #24
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	20018000 	.word	0x20018000
 8000c98:	00000400 	.word	0x00000400
 8000c9c:	20000134 	.word	0x20000134
 8000ca0:	200001f8 	.word	0x200001f8

08000ca4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <SystemInit+0x20>)
 8000caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cae:	4a05      	ldr	r2, [pc, #20]	; (8000cc4 <SystemInit+0x20>)
 8000cb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	e000ed00 	.word	0xe000ed00

08000cc8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000cc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d00 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ccc:	f7ff ffea 	bl	8000ca4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cd0:	480c      	ldr	r0, [pc, #48]	; (8000d04 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cd2:	490d      	ldr	r1, [pc, #52]	; (8000d08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cd4:	4a0d      	ldr	r2, [pc, #52]	; (8000d0c <LoopForever+0xe>)
  movs r3, #0
 8000cd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cd8:	e002      	b.n	8000ce0 <LoopCopyDataInit>

08000cda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cde:	3304      	adds	r3, #4

08000ce0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ce2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ce4:	d3f9      	bcc.n	8000cda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ce8:	4c0a      	ldr	r4, [pc, #40]	; (8000d14 <LoopForever+0x16>)
  movs r3, #0
 8000cea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cec:	e001      	b.n	8000cf2 <LoopFillZerobss>

08000cee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf0:	3204      	adds	r2, #4

08000cf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cf4:	d3fb      	bcc.n	8000cee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cf6:	f002 ff49 	bl	8003b8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cfa:	f7ff fc43 	bl	8000584 <main>

08000cfe <LoopForever>:

LoopForever:
    b LoopForever
 8000cfe:	e7fe      	b.n	8000cfe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d00:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d08:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000d0c:	08005320 	.word	0x08005320
  ldr r2, =_sbss
 8000d10:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000d14:	200001f8 	.word	0x200001f8

08000d18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d18:	e7fe      	b.n	8000d18 <ADC1_2_IRQHandler>

08000d1a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b082      	sub	sp, #8
 8000d1e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d20:	2300      	movs	r3, #0
 8000d22:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d24:	2003      	movs	r0, #3
 8000d26:	f000 f93d 	bl	8000fa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d2a:	200f      	movs	r0, #15
 8000d2c:	f000 f80e 	bl	8000d4c <HAL_InitTick>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d002      	beq.n	8000d3c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	71fb      	strb	r3, [r7, #7]
 8000d3a:	e001      	b.n	8000d40 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d3c:	f7ff febe 	bl	8000abc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d40:	79fb      	ldrb	r3, [r7, #7]
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d54:	2300      	movs	r3, #0
 8000d56:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d58:	4b17      	ldr	r3, [pc, #92]	; (8000db8 <HAL_InitTick+0x6c>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d023      	beq.n	8000da8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d60:	4b16      	ldr	r3, [pc, #88]	; (8000dbc <HAL_InitTick+0x70>)
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	4b14      	ldr	r3, [pc, #80]	; (8000db8 <HAL_InitTick+0x6c>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 f949 	bl	800100e <HAL_SYSTICK_Config>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d10f      	bne.n	8000da2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2b0f      	cmp	r3, #15
 8000d86:	d809      	bhi.n	8000d9c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	6879      	ldr	r1, [r7, #4]
 8000d8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d90:	f000 f913 	bl	8000fba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d94:	4a0a      	ldr	r2, [pc, #40]	; (8000dc0 <HAL_InitTick+0x74>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6013      	str	r3, [r2, #0]
 8000d9a:	e007      	b.n	8000dac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	73fb      	strb	r3, [r7, #15]
 8000da0:	e004      	b.n	8000dac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	73fb      	strb	r3, [r7, #15]
 8000da6:	e001      	b.n	8000dac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000da8:	2301      	movs	r3, #1
 8000daa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	2000000c 	.word	0x2000000c
 8000dbc:	20000004 	.word	0x20000004
 8000dc0:	20000008 	.word	0x20000008

08000dc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <HAL_IncTick+0x20>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <HAL_IncTick+0x24>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	4a04      	ldr	r2, [pc, #16]	; (8000de8 <HAL_IncTick+0x24>)
 8000dd6:	6013      	str	r3, [r2, #0]
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	2000000c 	.word	0x2000000c
 8000de8:	20000138 	.word	0x20000138

08000dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return uwTick;
 8000df0:	4b03      	ldr	r3, [pc, #12]	; (8000e00 <HAL_GetTick+0x14>)
 8000df2:	681b      	ldr	r3, [r3, #0]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	20000138 	.word	0x20000138

08000e04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b085      	sub	sp, #20
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	f003 0307 	and.w	r3, r3, #7
 8000e12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e14:	4b0c      	ldr	r3, [pc, #48]	; (8000e48 <__NVIC_SetPriorityGrouping+0x44>)
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e1a:	68ba      	ldr	r2, [r7, #8]
 8000e1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e20:	4013      	ands	r3, r2
 8000e22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e36:	4a04      	ldr	r2, [pc, #16]	; (8000e48 <__NVIC_SetPriorityGrouping+0x44>)
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	60d3      	str	r3, [r2, #12]
}
 8000e3c:	bf00      	nop
 8000e3e:	3714      	adds	r7, #20
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e50:	4b04      	ldr	r3, [pc, #16]	; (8000e64 <__NVIC_GetPriorityGrouping+0x18>)
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	0a1b      	lsrs	r3, r3, #8
 8000e56:	f003 0307 	and.w	r3, r3, #7
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	db0b      	blt.n	8000e92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	f003 021f 	and.w	r2, r3, #31
 8000e80:	4907      	ldr	r1, [pc, #28]	; (8000ea0 <__NVIC_EnableIRQ+0x38>)
 8000e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e86:	095b      	lsrs	r3, r3, #5
 8000e88:	2001      	movs	r0, #1
 8000e8a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	e000e100 	.word	0xe000e100

08000ea4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	6039      	str	r1, [r7, #0]
 8000eae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	db0a      	blt.n	8000ece <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	b2da      	uxtb	r2, r3
 8000ebc:	490c      	ldr	r1, [pc, #48]	; (8000ef0 <__NVIC_SetPriority+0x4c>)
 8000ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec2:	0112      	lsls	r2, r2, #4
 8000ec4:	b2d2      	uxtb	r2, r2
 8000ec6:	440b      	add	r3, r1
 8000ec8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ecc:	e00a      	b.n	8000ee4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	4908      	ldr	r1, [pc, #32]	; (8000ef4 <__NVIC_SetPriority+0x50>)
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	f003 030f 	and.w	r3, r3, #15
 8000eda:	3b04      	subs	r3, #4
 8000edc:	0112      	lsls	r2, r2, #4
 8000ede:	b2d2      	uxtb	r2, r2
 8000ee0:	440b      	add	r3, r1
 8000ee2:	761a      	strb	r2, [r3, #24]
}
 8000ee4:	bf00      	nop
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	e000e100 	.word	0xe000e100
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b089      	sub	sp, #36	; 0x24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	f1c3 0307 	rsb	r3, r3, #7
 8000f12:	2b04      	cmp	r3, #4
 8000f14:	bf28      	it	cs
 8000f16:	2304      	movcs	r3, #4
 8000f18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	3304      	adds	r3, #4
 8000f1e:	2b06      	cmp	r3, #6
 8000f20:	d902      	bls.n	8000f28 <NVIC_EncodePriority+0x30>
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	3b03      	subs	r3, #3
 8000f26:	e000      	b.n	8000f2a <NVIC_EncodePriority+0x32>
 8000f28:	2300      	movs	r3, #0
 8000f2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f30:	69bb      	ldr	r3, [r7, #24]
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	43da      	mvns	r2, r3
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	401a      	ands	r2, r3
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f40:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4a:	43d9      	mvns	r1, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f50:	4313      	orrs	r3, r2
         );
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3724      	adds	r7, #36	; 0x24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
	...

08000f60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3b01      	subs	r3, #1
 8000f6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f70:	d301      	bcc.n	8000f76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f72:	2301      	movs	r3, #1
 8000f74:	e00f      	b.n	8000f96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f76:	4a0a      	ldr	r2, [pc, #40]	; (8000fa0 <SysTick_Config+0x40>)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f7e:	210f      	movs	r1, #15
 8000f80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f84:	f7ff ff8e 	bl	8000ea4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f88:	4b05      	ldr	r3, [pc, #20]	; (8000fa0 <SysTick_Config+0x40>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f8e:	4b04      	ldr	r3, [pc, #16]	; (8000fa0 <SysTick_Config+0x40>)
 8000f90:	2207      	movs	r2, #7
 8000f92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f94:	2300      	movs	r3, #0
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	e000e010 	.word	0xe000e010

08000fa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff ff29 	bl	8000e04 <__NVIC_SetPriorityGrouping>
}
 8000fb2:	bf00      	nop
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b086      	sub	sp, #24
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	60b9      	str	r1, [r7, #8]
 8000fc4:	607a      	str	r2, [r7, #4]
 8000fc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fcc:	f7ff ff3e 	bl	8000e4c <__NVIC_GetPriorityGrouping>
 8000fd0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	68b9      	ldr	r1, [r7, #8]
 8000fd6:	6978      	ldr	r0, [r7, #20]
 8000fd8:	f7ff ff8e 	bl	8000ef8 <NVIC_EncodePriority>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff ff5d 	bl	8000ea4 <__NVIC_SetPriority>
}
 8000fea:	bf00      	nop
 8000fec:	3718      	adds	r7, #24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b082      	sub	sp, #8
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff ff31 	bl	8000e68 <__NVIC_EnableIRQ>
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f7ff ffa2 	bl	8000f60 <SysTick_Config>
 800101c:	4603      	mov	r3, r0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001026:	b480      	push	{r7}
 8001028:	b085      	sub	sp, #20
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800102e:	2300      	movs	r3, #0
 8001030:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b02      	cmp	r3, #2
 800103c:	d008      	beq.n	8001050 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2204      	movs	r2, #4
 8001042:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2200      	movs	r2, #0
 8001048:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	e022      	b.n	8001096 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f022 020e 	bic.w	r2, r2, #14
 800105e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f022 0201 	bic.w	r2, r2, #1
 800106e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001074:	f003 021c 	and.w	r2, r3, #28
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107c:	2101      	movs	r1, #1
 800107e:	fa01 f202 	lsl.w	r2, r1, r2
 8001082:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2201      	movs	r2, #1
 8001088:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2200      	movs	r2, #0
 8001090:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001094:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001096:	4618      	mov	r0, r3
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b084      	sub	sp, #16
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010aa:	2300      	movs	r3, #0
 80010ac:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d005      	beq.n	80010c6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2204      	movs	r2, #4
 80010be:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	73fb      	strb	r3, [r7, #15]
 80010c4:	e029      	b.n	800111a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f022 020e 	bic.w	r2, r2, #14
 80010d4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f022 0201 	bic.w	r2, r2, #1
 80010e4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ea:	f003 021c 	and.w	r2, r3, #28
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f2:	2101      	movs	r1, #1
 80010f4:	fa01 f202 	lsl.w	r2, r1, r2
 80010f8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2201      	movs	r2, #1
 80010fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800110e:	2b00      	cmp	r3, #0
 8001110:	d003      	beq.n	800111a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	4798      	blx	r3
    }
  }
  return status;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001124:	b480      	push	{r7}
 8001126:	b087      	sub	sp, #28
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001132:	e17f      	b.n	8001434 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	2101      	movs	r1, #1
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	fa01 f303 	lsl.w	r3, r1, r3
 8001140:	4013      	ands	r3, r2
 8001142:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2b00      	cmp	r3, #0
 8001148:	f000 8171 	beq.w	800142e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f003 0303 	and.w	r3, r3, #3
 8001154:	2b01      	cmp	r3, #1
 8001156:	d005      	beq.n	8001164 <HAL_GPIO_Init+0x40>
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f003 0303 	and.w	r3, r3, #3
 8001160:	2b02      	cmp	r3, #2
 8001162:	d130      	bne.n	80011c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	2203      	movs	r2, #3
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	43db      	mvns	r3, r3
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	4013      	ands	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	68da      	ldr	r2, [r3, #12]
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	693a      	ldr	r2, [r7, #16]
 800118a:	4313      	orrs	r3, r2
 800118c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800119a:	2201      	movs	r2, #1
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43db      	mvns	r3, r3
 80011a4:	693a      	ldr	r2, [r7, #16]
 80011a6:	4013      	ands	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	091b      	lsrs	r3, r3, #4
 80011b0:	f003 0201 	and.w	r2, r3, #1
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4313      	orrs	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f003 0303 	and.w	r3, r3, #3
 80011ce:	2b03      	cmp	r3, #3
 80011d0:	d118      	bne.n	8001204 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80011d8:	2201      	movs	r2, #1
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	4013      	ands	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	08db      	lsrs	r3, r3, #3
 80011ee:	f003 0201 	and.w	r2, r3, #1
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	693a      	ldr	r2, [r7, #16]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	693a      	ldr	r2, [r7, #16]
 8001202:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f003 0303 	and.w	r3, r3, #3
 800120c:	2b03      	cmp	r3, #3
 800120e:	d017      	beq.n	8001240 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	2203      	movs	r2, #3
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	43db      	mvns	r3, r3
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	4013      	ands	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	689a      	ldr	r2, [r3, #8]
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	693a      	ldr	r2, [r7, #16]
 8001236:	4313      	orrs	r3, r2
 8001238:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	693a      	ldr	r2, [r7, #16]
 800123e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 0303 	and.w	r3, r3, #3
 8001248:	2b02      	cmp	r3, #2
 800124a:	d123      	bne.n	8001294 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	08da      	lsrs	r2, r3, #3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3208      	adds	r2, #8
 8001254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001258:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	f003 0307 	and.w	r3, r3, #7
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	220f      	movs	r2, #15
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	4013      	ands	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	691a      	ldr	r2, [r3, #16]
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	693a      	ldr	r2, [r7, #16]
 8001282:	4313      	orrs	r3, r2
 8001284:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	08da      	lsrs	r2, r3, #3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	3208      	adds	r2, #8
 800128e:	6939      	ldr	r1, [r7, #16]
 8001290:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	2203      	movs	r2, #3
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4013      	ands	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f003 0203 	and.w	r2, r3, #3
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	693a      	ldr	r2, [r7, #16]
 80012be:	4313      	orrs	r3, r2
 80012c0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	693a      	ldr	r2, [r7, #16]
 80012c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	f000 80ac 	beq.w	800142e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d6:	4b5f      	ldr	r3, [pc, #380]	; (8001454 <HAL_GPIO_Init+0x330>)
 80012d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012da:	4a5e      	ldr	r2, [pc, #376]	; (8001454 <HAL_GPIO_Init+0x330>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	6613      	str	r3, [r2, #96]	; 0x60
 80012e2:	4b5c      	ldr	r3, [pc, #368]	; (8001454 <HAL_GPIO_Init+0x330>)
 80012e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80012ee:	4a5a      	ldr	r2, [pc, #360]	; (8001458 <HAL_GPIO_Init+0x334>)
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	089b      	lsrs	r3, r3, #2
 80012f4:	3302      	adds	r3, #2
 80012f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	f003 0303 	and.w	r3, r3, #3
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	220f      	movs	r2, #15
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	4013      	ands	r3, r2
 8001310:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001318:	d025      	beq.n	8001366 <HAL_GPIO_Init+0x242>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a4f      	ldr	r2, [pc, #316]	; (800145c <HAL_GPIO_Init+0x338>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d01f      	beq.n	8001362 <HAL_GPIO_Init+0x23e>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a4e      	ldr	r2, [pc, #312]	; (8001460 <HAL_GPIO_Init+0x33c>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d019      	beq.n	800135e <HAL_GPIO_Init+0x23a>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a4d      	ldr	r2, [pc, #308]	; (8001464 <HAL_GPIO_Init+0x340>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d013      	beq.n	800135a <HAL_GPIO_Init+0x236>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a4c      	ldr	r2, [pc, #304]	; (8001468 <HAL_GPIO_Init+0x344>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d00d      	beq.n	8001356 <HAL_GPIO_Init+0x232>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a4b      	ldr	r2, [pc, #300]	; (800146c <HAL_GPIO_Init+0x348>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d007      	beq.n	8001352 <HAL_GPIO_Init+0x22e>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a4a      	ldr	r2, [pc, #296]	; (8001470 <HAL_GPIO_Init+0x34c>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d101      	bne.n	800134e <HAL_GPIO_Init+0x22a>
 800134a:	2306      	movs	r3, #6
 800134c:	e00c      	b.n	8001368 <HAL_GPIO_Init+0x244>
 800134e:	2307      	movs	r3, #7
 8001350:	e00a      	b.n	8001368 <HAL_GPIO_Init+0x244>
 8001352:	2305      	movs	r3, #5
 8001354:	e008      	b.n	8001368 <HAL_GPIO_Init+0x244>
 8001356:	2304      	movs	r3, #4
 8001358:	e006      	b.n	8001368 <HAL_GPIO_Init+0x244>
 800135a:	2303      	movs	r3, #3
 800135c:	e004      	b.n	8001368 <HAL_GPIO_Init+0x244>
 800135e:	2302      	movs	r3, #2
 8001360:	e002      	b.n	8001368 <HAL_GPIO_Init+0x244>
 8001362:	2301      	movs	r3, #1
 8001364:	e000      	b.n	8001368 <HAL_GPIO_Init+0x244>
 8001366:	2300      	movs	r3, #0
 8001368:	697a      	ldr	r2, [r7, #20]
 800136a:	f002 0203 	and.w	r2, r2, #3
 800136e:	0092      	lsls	r2, r2, #2
 8001370:	4093      	lsls	r3, r2
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	4313      	orrs	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001378:	4937      	ldr	r1, [pc, #220]	; (8001458 <HAL_GPIO_Init+0x334>)
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	089b      	lsrs	r3, r3, #2
 800137e:	3302      	adds	r3, #2
 8001380:	693a      	ldr	r2, [r7, #16]
 8001382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001386:	4b3b      	ldr	r3, [pc, #236]	; (8001474 <HAL_GPIO_Init+0x350>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	43db      	mvns	r3, r3
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	4013      	ands	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d003      	beq.n	80013aa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80013aa:	4a32      	ldr	r2, [pc, #200]	; (8001474 <HAL_GPIO_Init+0x350>)
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80013b0:	4b30      	ldr	r3, [pc, #192]	; (8001474 <HAL_GPIO_Init+0x350>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	43db      	mvns	r3, r3
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	4013      	ands	r3, r2
 80013be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d003      	beq.n	80013d4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013d4:	4a27      	ldr	r2, [pc, #156]	; (8001474 <HAL_GPIO_Init+0x350>)
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80013da:	4b26      	ldr	r3, [pc, #152]	; (8001474 <HAL_GPIO_Init+0x350>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	43db      	mvns	r3, r3
 80013e4:	693a      	ldr	r2, [r7, #16]
 80013e6:	4013      	ands	r3, r2
 80013e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d003      	beq.n	80013fe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013fe:	4a1d      	ldr	r2, [pc, #116]	; (8001474 <HAL_GPIO_Init+0x350>)
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001404:	4b1b      	ldr	r3, [pc, #108]	; (8001474 <HAL_GPIO_Init+0x350>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	43db      	mvns	r3, r3
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	4013      	ands	r3, r2
 8001412:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d003      	beq.n	8001428 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001420:	693a      	ldr	r2, [r7, #16]
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	4313      	orrs	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001428:	4a12      	ldr	r2, [pc, #72]	; (8001474 <HAL_GPIO_Init+0x350>)
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	3301      	adds	r3, #1
 8001432:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	fa22 f303 	lsr.w	r3, r2, r3
 800143e:	2b00      	cmp	r3, #0
 8001440:	f47f ae78 	bne.w	8001134 <HAL_GPIO_Init+0x10>
  }
}
 8001444:	bf00      	nop
 8001446:	bf00      	nop
 8001448:	371c      	adds	r7, #28
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40021000 	.word	0x40021000
 8001458:	40010000 	.word	0x40010000
 800145c:	48000400 	.word	0x48000400
 8001460:	48000800 	.word	0x48000800
 8001464:	48000c00 	.word	0x48000c00
 8001468:	48001000 	.word	0x48001000
 800146c:	48001400 	.word	0x48001400
 8001470:	48001800 	.word	0x48001800
 8001474:	40010400 	.word	0x40010400

08001478 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800147c:	4b04      	ldr	r3, [pc, #16]	; (8001490 <HAL_PWREx_GetVoltageRange+0x18>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001484:	4618      	mov	r0, r3
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	40007000 	.word	0x40007000

08001494 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001494:	b480      	push	{r7}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014a2:	d130      	bne.n	8001506 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80014a4:	4b23      	ldr	r3, [pc, #140]	; (8001534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80014ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014b0:	d038      	beq.n	8001524 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014b2:	4b20      	ldr	r3, [pc, #128]	; (8001534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80014ba:	4a1e      	ldr	r2, [pc, #120]	; (8001534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80014c2:	4b1d      	ldr	r3, [pc, #116]	; (8001538 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2232      	movs	r2, #50	; 0x32
 80014c8:	fb02 f303 	mul.w	r3, r2, r3
 80014cc:	4a1b      	ldr	r2, [pc, #108]	; (800153c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80014ce:	fba2 2303 	umull	r2, r3, r2, r3
 80014d2:	0c9b      	lsrs	r3, r3, #18
 80014d4:	3301      	adds	r3, #1
 80014d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014d8:	e002      	b.n	80014e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	3b01      	subs	r3, #1
 80014de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014e0:	4b14      	ldr	r3, [pc, #80]	; (8001534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014e2:	695b      	ldr	r3, [r3, #20]
 80014e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014ec:	d102      	bne.n	80014f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1f2      	bne.n	80014da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014f4:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014f6:	695b      	ldr	r3, [r3, #20]
 80014f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001500:	d110      	bne.n	8001524 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e00f      	b.n	8001526 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001506:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800150e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001512:	d007      	beq.n	8001524 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001514:	4b07      	ldr	r3, [pc, #28]	; (8001534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800151c:	4a05      	ldr	r2, [pc, #20]	; (8001534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800151e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001522:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3714      	adds	r7, #20
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	40007000 	.word	0x40007000
 8001538:	20000004 	.word	0x20000004
 800153c:	431bde83 	.word	0x431bde83

08001540 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b088      	sub	sp, #32
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e3ca      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001552:	4b97      	ldr	r3, [pc, #604]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	f003 030c 	and.w	r3, r3, #12
 800155a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800155c:	4b94      	ldr	r3, [pc, #592]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	f003 0303 	and.w	r3, r3, #3
 8001564:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0310 	and.w	r3, r3, #16
 800156e:	2b00      	cmp	r3, #0
 8001570:	f000 80e4 	beq.w	800173c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d007      	beq.n	800158a <HAL_RCC_OscConfig+0x4a>
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	2b0c      	cmp	r3, #12
 800157e:	f040 808b 	bne.w	8001698 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	2b01      	cmp	r3, #1
 8001586:	f040 8087 	bne.w	8001698 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800158a:	4b89      	ldr	r3, [pc, #548]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0302 	and.w	r3, r3, #2
 8001592:	2b00      	cmp	r3, #0
 8001594:	d005      	beq.n	80015a2 <HAL_RCC_OscConfig+0x62>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d101      	bne.n	80015a2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e3a2      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a1a      	ldr	r2, [r3, #32]
 80015a6:	4b82      	ldr	r3, [pc, #520]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0308 	and.w	r3, r3, #8
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d004      	beq.n	80015bc <HAL_RCC_OscConfig+0x7c>
 80015b2:	4b7f      	ldr	r3, [pc, #508]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015ba:	e005      	b.n	80015c8 <HAL_RCC_OscConfig+0x88>
 80015bc:	4b7c      	ldr	r3, [pc, #496]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80015be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015c2:	091b      	lsrs	r3, r3, #4
 80015c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d223      	bcs.n	8001614 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a1b      	ldr	r3, [r3, #32]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f000 fd55 	bl	8002080 <RCC_SetFlashLatencyFromMSIRange>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	e383      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015e0:	4b73      	ldr	r3, [pc, #460]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a72      	ldr	r2, [pc, #456]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80015e6:	f043 0308 	orr.w	r3, r3, #8
 80015ea:	6013      	str	r3, [r2, #0]
 80015ec:	4b70      	ldr	r3, [pc, #448]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a1b      	ldr	r3, [r3, #32]
 80015f8:	496d      	ldr	r1, [pc, #436]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80015fa:	4313      	orrs	r3, r2
 80015fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015fe:	4b6c      	ldr	r3, [pc, #432]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	021b      	lsls	r3, r3, #8
 800160c:	4968      	ldr	r1, [pc, #416]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 800160e:	4313      	orrs	r3, r2
 8001610:	604b      	str	r3, [r1, #4]
 8001612:	e025      	b.n	8001660 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001614:	4b66      	ldr	r3, [pc, #408]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a65      	ldr	r2, [pc, #404]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 800161a:	f043 0308 	orr.w	r3, r3, #8
 800161e:	6013      	str	r3, [r2, #0]
 8001620:	4b63      	ldr	r3, [pc, #396]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6a1b      	ldr	r3, [r3, #32]
 800162c:	4960      	ldr	r1, [pc, #384]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 800162e:	4313      	orrs	r3, r2
 8001630:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001632:	4b5f      	ldr	r3, [pc, #380]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	021b      	lsls	r3, r3, #8
 8001640:	495b      	ldr	r1, [pc, #364]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001642:	4313      	orrs	r3, r2
 8001644:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d109      	bne.n	8001660 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6a1b      	ldr	r3, [r3, #32]
 8001650:	4618      	mov	r0, r3
 8001652:	f000 fd15 	bl	8002080 <RCC_SetFlashLatencyFromMSIRange>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e343      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001660:	f000 fc4a 	bl	8001ef8 <HAL_RCC_GetSysClockFreq>
 8001664:	4602      	mov	r2, r0
 8001666:	4b52      	ldr	r3, [pc, #328]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	091b      	lsrs	r3, r3, #4
 800166c:	f003 030f 	and.w	r3, r3, #15
 8001670:	4950      	ldr	r1, [pc, #320]	; (80017b4 <HAL_RCC_OscConfig+0x274>)
 8001672:	5ccb      	ldrb	r3, [r1, r3]
 8001674:	f003 031f 	and.w	r3, r3, #31
 8001678:	fa22 f303 	lsr.w	r3, r2, r3
 800167c:	4a4e      	ldr	r2, [pc, #312]	; (80017b8 <HAL_RCC_OscConfig+0x278>)
 800167e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001680:	4b4e      	ldr	r3, [pc, #312]	; (80017bc <HAL_RCC_OscConfig+0x27c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fb61 	bl	8000d4c <HAL_InitTick>
 800168a:	4603      	mov	r3, r0
 800168c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800168e:	7bfb      	ldrb	r3, [r7, #15]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d052      	beq.n	800173a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001694:	7bfb      	ldrb	r3, [r7, #15]
 8001696:	e327      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d032      	beq.n	8001706 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016a0:	4b43      	ldr	r3, [pc, #268]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a42      	ldr	r2, [pc, #264]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016ac:	f7ff fb9e 	bl	8000dec <HAL_GetTick>
 80016b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016b2:	e008      	b.n	80016c6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016b4:	f7ff fb9a 	bl	8000dec <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	2b02      	cmp	r3, #2
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e310      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016c6:	4b3a      	ldr	r3, [pc, #232]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d0f0      	beq.n	80016b4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016d2:	4b37      	ldr	r3, [pc, #220]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a36      	ldr	r2, [pc, #216]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80016d8:	f043 0308 	orr.w	r3, r3, #8
 80016dc:	6013      	str	r3, [r2, #0]
 80016de:	4b34      	ldr	r3, [pc, #208]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a1b      	ldr	r3, [r3, #32]
 80016ea:	4931      	ldr	r1, [pc, #196]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80016ec:	4313      	orrs	r3, r2
 80016ee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016f0:	4b2f      	ldr	r3, [pc, #188]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	69db      	ldr	r3, [r3, #28]
 80016fc:	021b      	lsls	r3, r3, #8
 80016fe:	492c      	ldr	r1, [pc, #176]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001700:	4313      	orrs	r3, r2
 8001702:	604b      	str	r3, [r1, #4]
 8001704:	e01a      	b.n	800173c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001706:	4b2a      	ldr	r3, [pc, #168]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a29      	ldr	r2, [pc, #164]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 800170c:	f023 0301 	bic.w	r3, r3, #1
 8001710:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001712:	f7ff fb6b 	bl	8000dec <HAL_GetTick>
 8001716:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001718:	e008      	b.n	800172c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800171a:	f7ff fb67 	bl	8000dec <HAL_GetTick>
 800171e:	4602      	mov	r2, r0
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	2b02      	cmp	r3, #2
 8001726:	d901      	bls.n	800172c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001728:	2303      	movs	r3, #3
 800172a:	e2dd      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800172c:	4b20      	ldr	r3, [pc, #128]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f003 0302 	and.w	r3, r3, #2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d1f0      	bne.n	800171a <HAL_RCC_OscConfig+0x1da>
 8001738:	e000      	b.n	800173c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800173a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	2b00      	cmp	r3, #0
 8001746:	d074      	beq.n	8001832 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	2b08      	cmp	r3, #8
 800174c:	d005      	beq.n	800175a <HAL_RCC_OscConfig+0x21a>
 800174e:	69bb      	ldr	r3, [r7, #24]
 8001750:	2b0c      	cmp	r3, #12
 8001752:	d10e      	bne.n	8001772 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	2b03      	cmp	r3, #3
 8001758:	d10b      	bne.n	8001772 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800175a:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d064      	beq.n	8001830 <HAL_RCC_OscConfig+0x2f0>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d160      	bne.n	8001830 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e2ba      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800177a:	d106      	bne.n	800178a <HAL_RCC_OscConfig+0x24a>
 800177c:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a0b      	ldr	r2, [pc, #44]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001782:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001786:	6013      	str	r3, [r2, #0]
 8001788:	e026      	b.n	80017d8 <HAL_RCC_OscConfig+0x298>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001792:	d115      	bne.n	80017c0 <HAL_RCC_OscConfig+0x280>
 8001794:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a05      	ldr	r2, [pc, #20]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 800179a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800179e:	6013      	str	r3, [r2, #0]
 80017a0:	4b03      	ldr	r3, [pc, #12]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a02      	ldr	r2, [pc, #8]	; (80017b0 <HAL_RCC_OscConfig+0x270>)
 80017a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017aa:	6013      	str	r3, [r2, #0]
 80017ac:	e014      	b.n	80017d8 <HAL_RCC_OscConfig+0x298>
 80017ae:	bf00      	nop
 80017b0:	40021000 	.word	0x40021000
 80017b4:	08005214 	.word	0x08005214
 80017b8:	20000004 	.word	0x20000004
 80017bc:	20000008 	.word	0x20000008
 80017c0:	4ba0      	ldr	r3, [pc, #640]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a9f      	ldr	r2, [pc, #636]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80017c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017ca:	6013      	str	r3, [r2, #0]
 80017cc:	4b9d      	ldr	r3, [pc, #628]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a9c      	ldr	r2, [pc, #624]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80017d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d013      	beq.n	8001808 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e0:	f7ff fb04 	bl	8000dec <HAL_GetTick>
 80017e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017e6:	e008      	b.n	80017fa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017e8:	f7ff fb00 	bl	8000dec <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2b64      	cmp	r3, #100	; 0x64
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e276      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017fa:	4b92      	ldr	r3, [pc, #584]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d0f0      	beq.n	80017e8 <HAL_RCC_OscConfig+0x2a8>
 8001806:	e014      	b.n	8001832 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001808:	f7ff faf0 	bl	8000dec <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001810:	f7ff faec 	bl	8000dec <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b64      	cmp	r3, #100	; 0x64
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e262      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001822:	4b88      	ldr	r3, [pc, #544]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f0      	bne.n	8001810 <HAL_RCC_OscConfig+0x2d0>
 800182e:	e000      	b.n	8001832 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001830:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 0302 	and.w	r3, r3, #2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d060      	beq.n	8001900 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	2b04      	cmp	r3, #4
 8001842:	d005      	beq.n	8001850 <HAL_RCC_OscConfig+0x310>
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	2b0c      	cmp	r3, #12
 8001848:	d119      	bne.n	800187e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	2b02      	cmp	r3, #2
 800184e:	d116      	bne.n	800187e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001850:	4b7c      	ldr	r3, [pc, #496]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001858:	2b00      	cmp	r3, #0
 800185a:	d005      	beq.n	8001868 <HAL_RCC_OscConfig+0x328>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d101      	bne.n	8001868 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e23f      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001868:	4b76      	ldr	r3, [pc, #472]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	061b      	lsls	r3, r3, #24
 8001876:	4973      	ldr	r1, [pc, #460]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001878:	4313      	orrs	r3, r2
 800187a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800187c:	e040      	b.n	8001900 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d023      	beq.n	80018ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001886:	4b6f      	ldr	r3, [pc, #444]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a6e      	ldr	r2, [pc, #440]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 800188c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001890:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001892:	f7ff faab 	bl	8000dec <HAL_GetTick>
 8001896:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001898:	e008      	b.n	80018ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800189a:	f7ff faa7 	bl	8000dec <HAL_GetTick>
 800189e:	4602      	mov	r2, r0
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d901      	bls.n	80018ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e21d      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018ac:	4b65      	ldr	r3, [pc, #404]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d0f0      	beq.n	800189a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b8:	4b62      	ldr	r3, [pc, #392]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	691b      	ldr	r3, [r3, #16]
 80018c4:	061b      	lsls	r3, r3, #24
 80018c6:	495f      	ldr	r1, [pc, #380]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80018c8:	4313      	orrs	r3, r2
 80018ca:	604b      	str	r3, [r1, #4]
 80018cc:	e018      	b.n	8001900 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ce:	4b5d      	ldr	r3, [pc, #372]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a5c      	ldr	r2, [pc, #368]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80018d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018da:	f7ff fa87 	bl	8000dec <HAL_GetTick>
 80018de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018e0:	e008      	b.n	80018f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018e2:	f7ff fa83 	bl	8000dec <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e1f9      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018f4:	4b53      	ldr	r3, [pc, #332]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d1f0      	bne.n	80018e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0308 	and.w	r3, r3, #8
 8001908:	2b00      	cmp	r3, #0
 800190a:	d03c      	beq.n	8001986 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	695b      	ldr	r3, [r3, #20]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d01c      	beq.n	800194e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001914:	4b4b      	ldr	r3, [pc, #300]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001916:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800191a:	4a4a      	ldr	r2, [pc, #296]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001924:	f7ff fa62 	bl	8000dec <HAL_GetTick>
 8001928:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800192a:	e008      	b.n	800193e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800192c:	f7ff fa5e 	bl	8000dec <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e1d4      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800193e:	4b41      	ldr	r3, [pc, #260]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001940:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001944:	f003 0302 	and.w	r3, r3, #2
 8001948:	2b00      	cmp	r3, #0
 800194a:	d0ef      	beq.n	800192c <HAL_RCC_OscConfig+0x3ec>
 800194c:	e01b      	b.n	8001986 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800194e:	4b3d      	ldr	r3, [pc, #244]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001950:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001954:	4a3b      	ldr	r2, [pc, #236]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001956:	f023 0301 	bic.w	r3, r3, #1
 800195a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800195e:	f7ff fa45 	bl	8000dec <HAL_GetTick>
 8001962:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001966:	f7ff fa41 	bl	8000dec <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e1b7      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001978:	4b32      	ldr	r3, [pc, #200]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 800197a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d1ef      	bne.n	8001966 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	2b00      	cmp	r3, #0
 8001990:	f000 80a6 	beq.w	8001ae0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001994:	2300      	movs	r3, #0
 8001996:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001998:	4b2a      	ldr	r3, [pc, #168]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 800199a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800199c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d10d      	bne.n	80019c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019a4:	4b27      	ldr	r3, [pc, #156]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80019a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019a8:	4a26      	ldr	r2, [pc, #152]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80019aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ae:	6593      	str	r3, [r2, #88]	; 0x58
 80019b0:	4b24      	ldr	r3, [pc, #144]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 80019b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019bc:	2301      	movs	r3, #1
 80019be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019c0:	4b21      	ldr	r3, [pc, #132]	; (8001a48 <HAL_RCC_OscConfig+0x508>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d118      	bne.n	80019fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019cc:	4b1e      	ldr	r3, [pc, #120]	; (8001a48 <HAL_RCC_OscConfig+0x508>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a1d      	ldr	r2, [pc, #116]	; (8001a48 <HAL_RCC_OscConfig+0x508>)
 80019d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019d8:	f7ff fa08 	bl	8000dec <HAL_GetTick>
 80019dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019e0:	f7ff fa04 	bl	8000dec <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e17a      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019f2:	4b15      	ldr	r3, [pc, #84]	; (8001a48 <HAL_RCC_OscConfig+0x508>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d0f0      	beq.n	80019e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d108      	bne.n	8001a18 <HAL_RCC_OscConfig+0x4d8>
 8001a06:	4b0f      	ldr	r3, [pc, #60]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a0c:	4a0d      	ldr	r2, [pc, #52]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001a0e:	f043 0301 	orr.w	r3, r3, #1
 8001a12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a16:	e029      	b.n	8001a6c <HAL_RCC_OscConfig+0x52c>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	2b05      	cmp	r3, #5
 8001a1e:	d115      	bne.n	8001a4c <HAL_RCC_OscConfig+0x50c>
 8001a20:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a26:	4a07      	ldr	r2, [pc, #28]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001a28:	f043 0304 	orr.w	r3, r3, #4
 8001a2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a30:	4b04      	ldr	r3, [pc, #16]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a36:	4a03      	ldr	r2, [pc, #12]	; (8001a44 <HAL_RCC_OscConfig+0x504>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a40:	e014      	b.n	8001a6c <HAL_RCC_OscConfig+0x52c>
 8001a42:	bf00      	nop
 8001a44:	40021000 	.word	0x40021000
 8001a48:	40007000 	.word	0x40007000
 8001a4c:	4b9c      	ldr	r3, [pc, #624]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a52:	4a9b      	ldr	r2, [pc, #620]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001a54:	f023 0301 	bic.w	r3, r3, #1
 8001a58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a5c:	4b98      	ldr	r3, [pc, #608]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a62:	4a97      	ldr	r2, [pc, #604]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001a64:	f023 0304 	bic.w	r3, r3, #4
 8001a68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d016      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a74:	f7ff f9ba 	bl	8000dec <HAL_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a7a:	e00a      	b.n	8001a92 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a7c:	f7ff f9b6 	bl	8000dec <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e12a      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a92:	4b8b      	ldr	r3, [pc, #556]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a98:	f003 0302 	and.w	r3, r3, #2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0ed      	beq.n	8001a7c <HAL_RCC_OscConfig+0x53c>
 8001aa0:	e015      	b.n	8001ace <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa2:	f7ff f9a3 	bl	8000dec <HAL_GetTick>
 8001aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001aa8:	e00a      	b.n	8001ac0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aaa:	f7ff f99f 	bl	8000dec <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e113      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ac0:	4b7f      	ldr	r3, [pc, #508]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1ed      	bne.n	8001aaa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ace:	7ffb      	ldrb	r3, [r7, #31]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d105      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ad4:	4b7a      	ldr	r3, [pc, #488]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ad8:	4a79      	ldr	r2, [pc, #484]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001ada:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ade:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f000 80fe 	beq.w	8001ce6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	f040 80d0 	bne.w	8001c94 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001af4:	4b72      	ldr	r3, [pc, #456]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	f003 0203 	and.w	r2, r3, #3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d130      	bne.n	8001b6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	3b01      	subs	r3, #1
 8001b14:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d127      	bne.n	8001b6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b24:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d11f      	bne.n	8001b6a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001b34:	2a07      	cmp	r2, #7
 8001b36:	bf14      	ite	ne
 8001b38:	2201      	movne	r2, #1
 8001b3a:	2200      	moveq	r2, #0
 8001b3c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d113      	bne.n	8001b6a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b4c:	085b      	lsrs	r3, r3, #1
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d109      	bne.n	8001b6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b60:	085b      	lsrs	r3, r3, #1
 8001b62:	3b01      	subs	r3, #1
 8001b64:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d06e      	beq.n	8001c48 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	2b0c      	cmp	r3, #12
 8001b6e:	d069      	beq.n	8001c44 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001b70:	4b53      	ldr	r3, [pc, #332]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d105      	bne.n	8001b88 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001b7c:	4b50      	ldr	r3, [pc, #320]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e0ad      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001b8c:	4b4c      	ldr	r3, [pc, #304]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a4b      	ldr	r2, [pc, #300]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001b92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b96:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b98:	f7ff f928 	bl	8000dec <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba0:	f7ff f924 	bl	8000dec <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e09a      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bb2:	4b43      	ldr	r3, [pc, #268]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d1f0      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bbe:	4b40      	ldr	r3, [pc, #256]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001bc0:	68da      	ldr	r2, [r3, #12]
 8001bc2:	4b40      	ldr	r3, [pc, #256]	; (8001cc4 <HAL_RCC_OscConfig+0x784>)
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001bce:	3a01      	subs	r2, #1
 8001bd0:	0112      	lsls	r2, r2, #4
 8001bd2:	4311      	orrs	r1, r2
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001bd8:	0212      	lsls	r2, r2, #8
 8001bda:	4311      	orrs	r1, r2
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001be0:	0852      	lsrs	r2, r2, #1
 8001be2:	3a01      	subs	r2, #1
 8001be4:	0552      	lsls	r2, r2, #21
 8001be6:	4311      	orrs	r1, r2
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001bec:	0852      	lsrs	r2, r2, #1
 8001bee:	3a01      	subs	r2, #1
 8001bf0:	0652      	lsls	r2, r2, #25
 8001bf2:	4311      	orrs	r1, r2
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001bf8:	0912      	lsrs	r2, r2, #4
 8001bfa:	0452      	lsls	r2, r2, #17
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	4930      	ldr	r1, [pc, #192]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c00:	4313      	orrs	r3, r2
 8001c02:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001c04:	4b2e      	ldr	r3, [pc, #184]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a2d      	ldr	r2, [pc, #180]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c0e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c10:	4b2b      	ldr	r3, [pc, #172]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	4a2a      	ldr	r2, [pc, #168]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c1a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c1c:	f7ff f8e6 	bl	8000dec <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c24:	f7ff f8e2 	bl	8000dec <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e058      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c36:	4b22      	ldr	r3, [pc, #136]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f0      	beq.n	8001c24 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c42:	e050      	b.n	8001ce6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e04f      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c48:	4b1d      	ldr	r3, [pc, #116]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d148      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001c54:	4b1a      	ldr	r3, [pc, #104]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a19      	ldr	r2, [pc, #100]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c5e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c60:	4b17      	ldr	r3, [pc, #92]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	4a16      	ldr	r2, [pc, #88]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c6a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c6c:	f7ff f8be 	bl	8000dec <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c74:	f7ff f8ba 	bl	8000dec <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e030      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c86:	4b0e      	ldr	r3, [pc, #56]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d0f0      	beq.n	8001c74 <HAL_RCC_OscConfig+0x734>
 8001c92:	e028      	b.n	8001ce6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	2b0c      	cmp	r3, #12
 8001c98:	d023      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c9a:	4b09      	ldr	r3, [pc, #36]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a08      	ldr	r2, [pc, #32]	; (8001cc0 <HAL_RCC_OscConfig+0x780>)
 8001ca0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ca4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca6:	f7ff f8a1 	bl	8000dec <HAL_GetTick>
 8001caa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cac:	e00c      	b.n	8001cc8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cae:	f7ff f89d 	bl	8000dec <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d905      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e013      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cc8:	4b09      	ldr	r3, [pc, #36]	; (8001cf0 <HAL_RCC_OscConfig+0x7b0>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d1ec      	bne.n	8001cae <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <HAL_RCC_OscConfig+0x7b0>)
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	4905      	ldr	r1, [pc, #20]	; (8001cf0 <HAL_RCC_OscConfig+0x7b0>)
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <HAL_RCC_OscConfig+0x7b4>)
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60cb      	str	r3, [r1, #12]
 8001ce0:	e001      	b.n	8001ce6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e000      	b.n	8001ce8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3720      	adds	r7, #32
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	feeefffc 	.word	0xfeeefffc

08001cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d101      	bne.n	8001d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e0e7      	b.n	8001edc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d0c:	4b75      	ldr	r3, [pc, #468]	; (8001ee4 <HAL_RCC_ClockConfig+0x1ec>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d910      	bls.n	8001d3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1a:	4b72      	ldr	r3, [pc, #456]	; (8001ee4 <HAL_RCC_ClockConfig+0x1ec>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f023 0207 	bic.w	r2, r3, #7
 8001d22:	4970      	ldr	r1, [pc, #448]	; (8001ee4 <HAL_RCC_ClockConfig+0x1ec>)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2a:	4b6e      	ldr	r3, [pc, #440]	; (8001ee4 <HAL_RCC_ClockConfig+0x1ec>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0307 	and.w	r3, r3, #7
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d001      	beq.n	8001d3c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e0cf      	b.n	8001edc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0302 	and.w	r3, r3, #2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d010      	beq.n	8001d6a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689a      	ldr	r2, [r3, #8]
 8001d4c:	4b66      	ldr	r3, [pc, #408]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d908      	bls.n	8001d6a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d58:	4b63      	ldr	r3, [pc, #396]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	4960      	ldr	r1, [pc, #384]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d66:	4313      	orrs	r3, r2
 8001d68:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d04c      	beq.n	8001e10 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b03      	cmp	r3, #3
 8001d7c:	d107      	bne.n	8001d8e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d7e:	4b5a      	ldr	r3, [pc, #360]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d121      	bne.n	8001dce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e0a6      	b.n	8001edc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d107      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d96:	4b54      	ldr	r3, [pc, #336]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d115      	bne.n	8001dce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e09a      	b.n	8001edc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d107      	bne.n	8001dbe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001dae:	4b4e      	ldr	r3, [pc, #312]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d109      	bne.n	8001dce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e08e      	b.n	8001edc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dbe:	4b4a      	ldr	r3, [pc, #296]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d101      	bne.n	8001dce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e086      	b.n	8001edc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001dce:	4b46      	ldr	r3, [pc, #280]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f023 0203 	bic.w	r2, r3, #3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	4943      	ldr	r1, [pc, #268]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001de0:	f7ff f804 	bl	8000dec <HAL_GetTick>
 8001de4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001de6:	e00a      	b.n	8001dfe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001de8:	f7ff f800 	bl	8000dec <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e06e      	b.n	8001edc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dfe:	4b3a      	ldr	r3, [pc, #232]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f003 020c 	and.w	r2, r3, #12
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d1eb      	bne.n	8001de8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d010      	beq.n	8001e3e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689a      	ldr	r2, [r3, #8]
 8001e20:	4b31      	ldr	r3, [pc, #196]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d208      	bcs.n	8001e3e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e2c:	4b2e      	ldr	r3, [pc, #184]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	492b      	ldr	r1, [pc, #172]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e3e:	4b29      	ldr	r3, [pc, #164]	; (8001ee4 <HAL_RCC_ClockConfig+0x1ec>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	683a      	ldr	r2, [r7, #0]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d210      	bcs.n	8001e6e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e4c:	4b25      	ldr	r3, [pc, #148]	; (8001ee4 <HAL_RCC_ClockConfig+0x1ec>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f023 0207 	bic.w	r2, r3, #7
 8001e54:	4923      	ldr	r1, [pc, #140]	; (8001ee4 <HAL_RCC_ClockConfig+0x1ec>)
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e5c:	4b21      	ldr	r3, [pc, #132]	; (8001ee4 <HAL_RCC_ClockConfig+0x1ec>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	d001      	beq.n	8001e6e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e036      	b.n	8001edc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0304 	and.w	r3, r3, #4
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d008      	beq.n	8001e8c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	4918      	ldr	r1, [pc, #96]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0308 	and.w	r3, r3, #8
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d009      	beq.n	8001eac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e98:	4b13      	ldr	r3, [pc, #76]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	4910      	ldr	r1, [pc, #64]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001eac:	f000 f824 	bl	8001ef8 <HAL_RCC_GetSysClockFreq>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	4b0d      	ldr	r3, [pc, #52]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f0>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	091b      	lsrs	r3, r3, #4
 8001eb8:	f003 030f 	and.w	r3, r3, #15
 8001ebc:	490b      	ldr	r1, [pc, #44]	; (8001eec <HAL_RCC_ClockConfig+0x1f4>)
 8001ebe:	5ccb      	ldrb	r3, [r1, r3]
 8001ec0:	f003 031f 	and.w	r3, r3, #31
 8001ec4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ec8:	4a09      	ldr	r2, [pc, #36]	; (8001ef0 <HAL_RCC_ClockConfig+0x1f8>)
 8001eca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001ecc:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <HAL_RCC_ClockConfig+0x1fc>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7fe ff3b 	bl	8000d4c <HAL_InitTick>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	72fb      	strb	r3, [r7, #11]

  return status;
 8001eda:	7afb      	ldrb	r3, [r7, #11]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3710      	adds	r7, #16
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40022000 	.word	0x40022000
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	08005214 	.word	0x08005214
 8001ef0:	20000004 	.word	0x20000004
 8001ef4:	20000008 	.word	0x20000008

08001ef8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b089      	sub	sp, #36	; 0x24
 8001efc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]
 8001f02:	2300      	movs	r3, #0
 8001f04:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f06:	4b3e      	ldr	r3, [pc, #248]	; (8002000 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
 8001f0e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f10:	4b3b      	ldr	r3, [pc, #236]	; (8002000 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	f003 0303 	and.w	r3, r3, #3
 8001f18:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <HAL_RCC_GetSysClockFreq+0x34>
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	2b0c      	cmp	r3, #12
 8001f24:	d121      	bne.n	8001f6a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d11e      	bne.n	8001f6a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f2c:	4b34      	ldr	r3, [pc, #208]	; (8002000 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0308 	and.w	r3, r3, #8
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d107      	bne.n	8001f48 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f38:	4b31      	ldr	r3, [pc, #196]	; (8002000 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f3e:	0a1b      	lsrs	r3, r3, #8
 8001f40:	f003 030f 	and.w	r3, r3, #15
 8001f44:	61fb      	str	r3, [r7, #28]
 8001f46:	e005      	b.n	8001f54 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f48:	4b2d      	ldr	r3, [pc, #180]	; (8002000 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	091b      	lsrs	r3, r3, #4
 8001f4e:	f003 030f 	and.w	r3, r3, #15
 8001f52:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f54:	4a2b      	ldr	r2, [pc, #172]	; (8002004 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f5c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d10d      	bne.n	8001f80 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f68:	e00a      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	2b04      	cmp	r3, #4
 8001f6e:	d102      	bne.n	8001f76 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f70:	4b25      	ldr	r3, [pc, #148]	; (8002008 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f72:	61bb      	str	r3, [r7, #24]
 8001f74:	e004      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	2b08      	cmp	r3, #8
 8001f7a:	d101      	bne.n	8001f80 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f7c:	4b23      	ldr	r3, [pc, #140]	; (800200c <HAL_RCC_GetSysClockFreq+0x114>)
 8001f7e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	2b0c      	cmp	r3, #12
 8001f84:	d134      	bne.n	8001ff0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f86:	4b1e      	ldr	r3, [pc, #120]	; (8002000 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	f003 0303 	and.w	r3, r3, #3
 8001f8e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d003      	beq.n	8001f9e <HAL_RCC_GetSysClockFreq+0xa6>
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	2b03      	cmp	r3, #3
 8001f9a:	d003      	beq.n	8001fa4 <HAL_RCC_GetSysClockFreq+0xac>
 8001f9c:	e005      	b.n	8001faa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f9e:	4b1a      	ldr	r3, [pc, #104]	; (8002008 <HAL_RCC_GetSysClockFreq+0x110>)
 8001fa0:	617b      	str	r3, [r7, #20]
      break;
 8001fa2:	e005      	b.n	8001fb0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001fa4:	4b19      	ldr	r3, [pc, #100]	; (800200c <HAL_RCC_GetSysClockFreq+0x114>)
 8001fa6:	617b      	str	r3, [r7, #20]
      break;
 8001fa8:	e002      	b.n	8001fb0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	617b      	str	r3, [r7, #20]
      break;
 8001fae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fb0:	4b13      	ldr	r3, [pc, #76]	; (8002000 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	091b      	lsrs	r3, r3, #4
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	3301      	adds	r3, #1
 8001fbc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001fbe:	4b10      	ldr	r3, [pc, #64]	; (8002000 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	0a1b      	lsrs	r3, r3, #8
 8001fc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fc8:	697a      	ldr	r2, [r7, #20]
 8001fca:	fb03 f202 	mul.w	r2, r3, r2
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fd4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	; (8002000 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fd8:	68db      	ldr	r3, [r3, #12]
 8001fda:	0e5b      	lsrs	r3, r3, #25
 8001fdc:	f003 0303 	and.w	r3, r3, #3
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001fe6:	697a      	ldr	r2, [r7, #20]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001ff0:	69bb      	ldr	r3, [r7, #24]
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3724      	adds	r7, #36	; 0x24
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	40021000 	.word	0x40021000
 8002004:	0800522c 	.word	0x0800522c
 8002008:	00f42400 	.word	0x00f42400
 800200c:	007a1200 	.word	0x007a1200

08002010 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002014:	4b03      	ldr	r3, [pc, #12]	; (8002024 <HAL_RCC_GetHCLKFreq+0x14>)
 8002016:	681b      	ldr	r3, [r3, #0]
}
 8002018:	4618      	mov	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	20000004 	.word	0x20000004

08002028 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800202c:	f7ff fff0 	bl	8002010 <HAL_RCC_GetHCLKFreq>
 8002030:	4602      	mov	r2, r0
 8002032:	4b06      	ldr	r3, [pc, #24]	; (800204c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	0a1b      	lsrs	r3, r3, #8
 8002038:	f003 0307 	and.w	r3, r3, #7
 800203c:	4904      	ldr	r1, [pc, #16]	; (8002050 <HAL_RCC_GetPCLK1Freq+0x28>)
 800203e:	5ccb      	ldrb	r3, [r1, r3]
 8002040:	f003 031f 	and.w	r3, r3, #31
 8002044:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002048:	4618      	mov	r0, r3
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40021000 	.word	0x40021000
 8002050:	08005224 	.word	0x08005224

08002054 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002058:	f7ff ffda 	bl	8002010 <HAL_RCC_GetHCLKFreq>
 800205c:	4602      	mov	r2, r0
 800205e:	4b06      	ldr	r3, [pc, #24]	; (8002078 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	0adb      	lsrs	r3, r3, #11
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	4904      	ldr	r1, [pc, #16]	; (800207c <HAL_RCC_GetPCLK2Freq+0x28>)
 800206a:	5ccb      	ldrb	r3, [r1, r3]
 800206c:	f003 031f 	and.w	r3, r3, #31
 8002070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002074:	4618      	mov	r0, r3
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40021000 	.word	0x40021000
 800207c:	08005224 	.word	0x08005224

08002080 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002088:	2300      	movs	r3, #0
 800208a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800208c:	4b2a      	ldr	r3, [pc, #168]	; (8002138 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800208e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d003      	beq.n	80020a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002098:	f7ff f9ee 	bl	8001478 <HAL_PWREx_GetVoltageRange>
 800209c:	6178      	str	r0, [r7, #20]
 800209e:	e014      	b.n	80020ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80020a0:	4b25      	ldr	r3, [pc, #148]	; (8002138 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a4:	4a24      	ldr	r2, [pc, #144]	; (8002138 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020aa:	6593      	str	r3, [r2, #88]	; 0x58
 80020ac:	4b22      	ldr	r3, [pc, #136]	; (8002138 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b4:	60fb      	str	r3, [r7, #12]
 80020b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80020b8:	f7ff f9de 	bl	8001478 <HAL_PWREx_GetVoltageRange>
 80020bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80020be:	4b1e      	ldr	r3, [pc, #120]	; (8002138 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c2:	4a1d      	ldr	r2, [pc, #116]	; (8002138 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020c8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020d0:	d10b      	bne.n	80020ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b80      	cmp	r3, #128	; 0x80
 80020d6:	d919      	bls.n	800210c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2ba0      	cmp	r3, #160	; 0xa0
 80020dc:	d902      	bls.n	80020e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020de:	2302      	movs	r3, #2
 80020e0:	613b      	str	r3, [r7, #16]
 80020e2:	e013      	b.n	800210c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020e4:	2301      	movs	r3, #1
 80020e6:	613b      	str	r3, [r7, #16]
 80020e8:	e010      	b.n	800210c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2b80      	cmp	r3, #128	; 0x80
 80020ee:	d902      	bls.n	80020f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80020f0:	2303      	movs	r3, #3
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	e00a      	b.n	800210c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2b80      	cmp	r3, #128	; 0x80
 80020fa:	d102      	bne.n	8002102 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020fc:	2302      	movs	r3, #2
 80020fe:	613b      	str	r3, [r7, #16]
 8002100:	e004      	b.n	800210c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b70      	cmp	r3, #112	; 0x70
 8002106:	d101      	bne.n	800210c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002108:	2301      	movs	r3, #1
 800210a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800210c:	4b0b      	ldr	r3, [pc, #44]	; (800213c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f023 0207 	bic.w	r2, r3, #7
 8002114:	4909      	ldr	r1, [pc, #36]	; (800213c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	4313      	orrs	r3, r2
 800211a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800211c:	4b07      	ldr	r3, [pc, #28]	; (800213c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0307 	and.w	r3, r3, #7
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	429a      	cmp	r2, r3
 8002128:	d001      	beq.n	800212e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e000      	b.n	8002130 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	3718      	adds	r7, #24
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40021000 	.word	0x40021000
 800213c:	40022000 	.word	0x40022000

08002140 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002148:	2300      	movs	r3, #0
 800214a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800214c:	2300      	movs	r3, #0
 800214e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002158:	2b00      	cmp	r3, #0
 800215a:	d041      	beq.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002160:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002164:	d02a      	beq.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002166:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800216a:	d824      	bhi.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800216c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002170:	d008      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002172:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002176:	d81e      	bhi.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002178:	2b00      	cmp	r3, #0
 800217a:	d00a      	beq.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800217c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002180:	d010      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002182:	e018      	b.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002184:	4b86      	ldr	r3, [pc, #536]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	4a85      	ldr	r2, [pc, #532]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800218a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800218e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002190:	e015      	b.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3304      	adds	r3, #4
 8002196:	2100      	movs	r1, #0
 8002198:	4618      	mov	r0, r3
 800219a:	f000 fabb 	bl	8002714 <RCCEx_PLLSAI1_Config>
 800219e:	4603      	mov	r3, r0
 80021a0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021a2:	e00c      	b.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3320      	adds	r3, #32
 80021a8:	2100      	movs	r1, #0
 80021aa:	4618      	mov	r0, r3
 80021ac:	f000 fba6 	bl	80028fc <RCCEx_PLLSAI2_Config>
 80021b0:	4603      	mov	r3, r0
 80021b2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021b4:	e003      	b.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	74fb      	strb	r3, [r7, #19]
      break;
 80021ba:	e000      	b.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80021bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021be:	7cfb      	ldrb	r3, [r7, #19]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d10b      	bne.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80021c4:	4b76      	ldr	r3, [pc, #472]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021d2:	4973      	ldr	r1, [pc, #460]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80021da:	e001      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021dc:	7cfb      	ldrb	r3, [r7, #19]
 80021de:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d041      	beq.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80021f0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80021f4:	d02a      	beq.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80021f6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80021fa:	d824      	bhi.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80021fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002200:	d008      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002202:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002206:	d81e      	bhi.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002208:	2b00      	cmp	r3, #0
 800220a:	d00a      	beq.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800220c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002210:	d010      	beq.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002212:	e018      	b.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002214:	4b62      	ldr	r3, [pc, #392]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	4a61      	ldr	r2, [pc, #388]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800221a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800221e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002220:	e015      	b.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3304      	adds	r3, #4
 8002226:	2100      	movs	r1, #0
 8002228:	4618      	mov	r0, r3
 800222a:	f000 fa73 	bl	8002714 <RCCEx_PLLSAI1_Config>
 800222e:	4603      	mov	r3, r0
 8002230:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002232:	e00c      	b.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	3320      	adds	r3, #32
 8002238:	2100      	movs	r1, #0
 800223a:	4618      	mov	r0, r3
 800223c:	f000 fb5e 	bl	80028fc <RCCEx_PLLSAI2_Config>
 8002240:	4603      	mov	r3, r0
 8002242:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002244:	e003      	b.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	74fb      	strb	r3, [r7, #19]
      break;
 800224a:	e000      	b.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800224c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800224e:	7cfb      	ldrb	r3, [r7, #19]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d10b      	bne.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002254:	4b52      	ldr	r3, [pc, #328]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800225a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002262:	494f      	ldr	r1, [pc, #316]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002264:	4313      	orrs	r3, r2
 8002266:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800226a:	e001      	b.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800226c:	7cfb      	ldrb	r3, [r7, #19]
 800226e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002278:	2b00      	cmp	r3, #0
 800227a:	f000 80a0 	beq.w	80023be <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800227e:	2300      	movs	r3, #0
 8002280:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002282:	4b47      	ldr	r3, [pc, #284]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800228e:	2301      	movs	r3, #1
 8002290:	e000      	b.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002292:	2300      	movs	r3, #0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d00d      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002298:	4b41      	ldr	r3, [pc, #260]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800229a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800229c:	4a40      	ldr	r2, [pc, #256]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800229e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022a2:	6593      	str	r3, [r2, #88]	; 0x58
 80022a4:	4b3e      	ldr	r3, [pc, #248]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ac:	60bb      	str	r3, [r7, #8]
 80022ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022b0:	2301      	movs	r3, #1
 80022b2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022b4:	4b3b      	ldr	r3, [pc, #236]	; (80023a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a3a      	ldr	r2, [pc, #232]	; (80023a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022be:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022c0:	f7fe fd94 	bl	8000dec <HAL_GetTick>
 80022c4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022c6:	e009      	b.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022c8:	f7fe fd90 	bl	8000dec <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d902      	bls.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	74fb      	strb	r3, [r7, #19]
        break;
 80022da:	e005      	b.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022dc:	4b31      	ldr	r3, [pc, #196]	; (80023a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d0ef      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80022e8:	7cfb      	ldrb	r3, [r7, #19]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d15c      	bne.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022ee:	4b2c      	ldr	r3, [pc, #176]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022f8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d01f      	beq.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	429a      	cmp	r2, r3
 800230a:	d019      	beq.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800230c:	4b24      	ldr	r3, [pc, #144]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800230e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002312:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002316:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002318:	4b21      	ldr	r3, [pc, #132]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800231a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800231e:	4a20      	ldr	r2, [pc, #128]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002324:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002328:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800232a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800232e:	4a1c      	ldr	r2, [pc, #112]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002330:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002334:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002338:	4a19      	ldr	r2, [pc, #100]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	2b00      	cmp	r3, #0
 8002348:	d016      	beq.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234a:	f7fe fd4f 	bl	8000dec <HAL_GetTick>
 800234e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002350:	e00b      	b.n	800236a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002352:	f7fe fd4b 	bl	8000dec <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002360:	4293      	cmp	r3, r2
 8002362:	d902      	bls.n	800236a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	74fb      	strb	r3, [r7, #19]
            break;
 8002368:	e006      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800236a:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800236c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002370:	f003 0302 	and.w	r3, r3, #2
 8002374:	2b00      	cmp	r3, #0
 8002376:	d0ec      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002378:	7cfb      	ldrb	r3, [r7, #19]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d10c      	bne.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800237e:	4b08      	ldr	r3, [pc, #32]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002380:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002384:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800238e:	4904      	ldr	r1, [pc, #16]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002390:	4313      	orrs	r3, r2
 8002392:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002396:	e009      	b.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002398:	7cfb      	ldrb	r3, [r7, #19]
 800239a:	74bb      	strb	r3, [r7, #18]
 800239c:	e006      	b.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800239e:	bf00      	nop
 80023a0:	40021000 	.word	0x40021000
 80023a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023a8:	7cfb      	ldrb	r3, [r7, #19]
 80023aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023ac:	7c7b      	ldrb	r3, [r7, #17]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d105      	bne.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023b2:	4b9e      	ldr	r3, [pc, #632]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023b6:	4a9d      	ldr	r2, [pc, #628]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00a      	beq.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023ca:	4b98      	ldr	r3, [pc, #608]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023d0:	f023 0203 	bic.w	r2, r3, #3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023d8:	4994      	ldr	r1, [pc, #592]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00a      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023ec:	4b8f      	ldr	r3, [pc, #572]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f2:	f023 020c 	bic.w	r2, r3, #12
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023fa:	498c      	ldr	r1, [pc, #560]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0304 	and.w	r3, r3, #4
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00a      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800240e:	4b87      	ldr	r3, [pc, #540]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002414:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241c:	4983      	ldr	r1, [pc, #524]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800241e:	4313      	orrs	r3, r2
 8002420:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0308 	and.w	r3, r3, #8
 800242c:	2b00      	cmp	r3, #0
 800242e:	d00a      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002430:	4b7e      	ldr	r3, [pc, #504]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002436:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243e:	497b      	ldr	r1, [pc, #492]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002440:	4313      	orrs	r3, r2
 8002442:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0310 	and.w	r3, r3, #16
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002452:	4b76      	ldr	r3, [pc, #472]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002458:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002460:	4972      	ldr	r1, [pc, #456]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002462:	4313      	orrs	r3, r2
 8002464:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0320 	and.w	r3, r3, #32
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00a      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002474:	4b6d      	ldr	r3, [pc, #436]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800247a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002482:	496a      	ldr	r1, [pc, #424]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002484:	4313      	orrs	r3, r2
 8002486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00a      	beq.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002496:	4b65      	ldr	r3, [pc, #404]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800249c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024a4:	4961      	ldr	r1, [pc, #388]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00a      	beq.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80024b8:	4b5c      	ldr	r3, [pc, #368]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024c6:	4959      	ldr	r1, [pc, #356]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c8:	4313      	orrs	r3, r2
 80024ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00a      	beq.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024da:	4b54      	ldr	r3, [pc, #336]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024e8:	4950      	ldr	r1, [pc, #320]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d00a      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024fc:	4b4b      	ldr	r3, [pc, #300]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002502:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800250a:	4948      	ldr	r1, [pc, #288]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800250c:	4313      	orrs	r3, r2
 800250e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00a      	beq.n	8002534 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800251e:	4b43      	ldr	r3, [pc, #268]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002524:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252c:	493f      	ldr	r1, [pc, #252]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800252e:	4313      	orrs	r3, r2
 8002530:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d028      	beq.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002540:	4b3a      	ldr	r3, [pc, #232]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002546:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800254e:	4937      	ldr	r1, [pc, #220]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002550:	4313      	orrs	r3, r2
 8002552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800255a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800255e:	d106      	bne.n	800256e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002560:	4b32      	ldr	r3, [pc, #200]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	4a31      	ldr	r2, [pc, #196]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002566:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800256a:	60d3      	str	r3, [r2, #12]
 800256c:	e011      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002572:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002576:	d10c      	bne.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3304      	adds	r3, #4
 800257c:	2101      	movs	r1, #1
 800257e:	4618      	mov	r0, r3
 8002580:	f000 f8c8 	bl	8002714 <RCCEx_PLLSAI1_Config>
 8002584:	4603      	mov	r3, r0
 8002586:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002588:	7cfb      	ldrb	r3, [r7, #19]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800258e:	7cfb      	ldrb	r3, [r7, #19]
 8002590:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d028      	beq.n	80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800259e:	4b23      	ldr	r3, [pc, #140]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025a4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ac:	491f      	ldr	r1, [pc, #124]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ae:	4313      	orrs	r3, r2
 80025b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025bc:	d106      	bne.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025be:	4b1b      	ldr	r3, [pc, #108]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	4a1a      	ldr	r2, [pc, #104]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025c8:	60d3      	str	r3, [r2, #12]
 80025ca:	e011      	b.n	80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025d4:	d10c      	bne.n	80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	3304      	adds	r3, #4
 80025da:	2101      	movs	r1, #1
 80025dc:	4618      	mov	r0, r3
 80025de:	f000 f899 	bl	8002714 <RCCEx_PLLSAI1_Config>
 80025e2:	4603      	mov	r3, r0
 80025e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025e6:	7cfb      	ldrb	r3, [r7, #19]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80025ec:	7cfb      	ldrb	r3, [r7, #19]
 80025ee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d02b      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80025fc:	4b0b      	ldr	r3, [pc, #44]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002602:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800260a:	4908      	ldr	r1, [pc, #32]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800260c:	4313      	orrs	r3, r2
 800260e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002616:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800261a:	d109      	bne.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800261c:	4b03      	ldr	r3, [pc, #12]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	4a02      	ldr	r2, [pc, #8]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002622:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002626:	60d3      	str	r3, [r2, #12]
 8002628:	e014      	b.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800262a:	bf00      	nop
 800262c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002634:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002638:	d10c      	bne.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	3304      	adds	r3, #4
 800263e:	2101      	movs	r1, #1
 8002640:	4618      	mov	r0, r3
 8002642:	f000 f867 	bl	8002714 <RCCEx_PLLSAI1_Config>
 8002646:	4603      	mov	r3, r0
 8002648:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800264a:	7cfb      	ldrb	r3, [r7, #19]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002650:	7cfb      	ldrb	r3, [r7, #19]
 8002652:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d02f      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002660:	4b2b      	ldr	r3, [pc, #172]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002666:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800266e:	4928      	ldr	r1, [pc, #160]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002670:	4313      	orrs	r3, r2
 8002672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800267a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800267e:	d10d      	bne.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3304      	adds	r3, #4
 8002684:	2102      	movs	r1, #2
 8002686:	4618      	mov	r0, r3
 8002688:	f000 f844 	bl	8002714 <RCCEx_PLLSAI1_Config>
 800268c:	4603      	mov	r3, r0
 800268e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002690:	7cfb      	ldrb	r3, [r7, #19]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d014      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002696:	7cfb      	ldrb	r3, [r7, #19]
 8002698:	74bb      	strb	r3, [r7, #18]
 800269a:	e011      	b.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80026a4:	d10c      	bne.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	3320      	adds	r3, #32
 80026aa:	2102      	movs	r1, #2
 80026ac:	4618      	mov	r0, r3
 80026ae:	f000 f925 	bl	80028fc <RCCEx_PLLSAI2_Config>
 80026b2:	4603      	mov	r3, r0
 80026b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026b6:	7cfb      	ldrb	r3, [r7, #19]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80026bc:	7cfb      	ldrb	r3, [r7, #19]
 80026be:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d00a      	beq.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80026cc:	4b10      	ldr	r3, [pc, #64]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026d2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026da:	490d      	ldr	r1, [pc, #52]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d00b      	beq.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026ee:	4b08      	ldr	r3, [pc, #32]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026f4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026fe:	4904      	ldr	r1, [pc, #16]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002700:	4313      	orrs	r3, r2
 8002702:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002706:	7cbb      	ldrb	r3, [r7, #18]
}
 8002708:	4618      	mov	r0, r3
 800270a:	3718      	adds	r7, #24
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40021000 	.word	0x40021000

08002714 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800271e:	2300      	movs	r3, #0
 8002720:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002722:	4b75      	ldr	r3, [pc, #468]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	f003 0303 	and.w	r3, r3, #3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d018      	beq.n	8002760 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800272e:	4b72      	ldr	r3, [pc, #456]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	f003 0203 	and.w	r2, r3, #3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	429a      	cmp	r2, r3
 800273c:	d10d      	bne.n	800275a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
       ||
 8002742:	2b00      	cmp	r3, #0
 8002744:	d009      	beq.n	800275a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002746:	4b6c      	ldr	r3, [pc, #432]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	091b      	lsrs	r3, r3, #4
 800274c:	f003 0307 	and.w	r3, r3, #7
 8002750:	1c5a      	adds	r2, r3, #1
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
       ||
 8002756:	429a      	cmp	r2, r3
 8002758:	d047      	beq.n	80027ea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	73fb      	strb	r3, [r7, #15]
 800275e:	e044      	b.n	80027ea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b03      	cmp	r3, #3
 8002766:	d018      	beq.n	800279a <RCCEx_PLLSAI1_Config+0x86>
 8002768:	2b03      	cmp	r3, #3
 800276a:	d825      	bhi.n	80027b8 <RCCEx_PLLSAI1_Config+0xa4>
 800276c:	2b01      	cmp	r3, #1
 800276e:	d002      	beq.n	8002776 <RCCEx_PLLSAI1_Config+0x62>
 8002770:	2b02      	cmp	r3, #2
 8002772:	d009      	beq.n	8002788 <RCCEx_PLLSAI1_Config+0x74>
 8002774:	e020      	b.n	80027b8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002776:	4b60      	ldr	r3, [pc, #384]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d11d      	bne.n	80027be <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002786:	e01a      	b.n	80027be <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002788:	4b5b      	ldr	r3, [pc, #364]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002790:	2b00      	cmp	r3, #0
 8002792:	d116      	bne.n	80027c2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002798:	e013      	b.n	80027c2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800279a:	4b57      	ldr	r3, [pc, #348]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d10f      	bne.n	80027c6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027a6:	4b54      	ldr	r3, [pc, #336]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d109      	bne.n	80027c6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80027b6:	e006      	b.n	80027c6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	73fb      	strb	r3, [r7, #15]
      break;
 80027bc:	e004      	b.n	80027c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027be:	bf00      	nop
 80027c0:	e002      	b.n	80027c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027c2:	bf00      	nop
 80027c4:	e000      	b.n	80027c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80027c8:	7bfb      	ldrb	r3, [r7, #15]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10d      	bne.n	80027ea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80027ce:	4b4a      	ldr	r3, [pc, #296]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6819      	ldr	r1, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	3b01      	subs	r3, #1
 80027e0:	011b      	lsls	r3, r3, #4
 80027e2:	430b      	orrs	r3, r1
 80027e4:	4944      	ldr	r1, [pc, #272]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d17d      	bne.n	80028ec <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80027f0:	4b41      	ldr	r3, [pc, #260]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a40      	ldr	r2, [pc, #256]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80027fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027fc:	f7fe faf6 	bl	8000dec <HAL_GetTick>
 8002800:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002802:	e009      	b.n	8002818 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002804:	f7fe faf2 	bl	8000dec <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b02      	cmp	r3, #2
 8002810:	d902      	bls.n	8002818 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	73fb      	strb	r3, [r7, #15]
        break;
 8002816:	e005      	b.n	8002824 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002818:	4b37      	ldr	r3, [pc, #220]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d1ef      	bne.n	8002804 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002824:	7bfb      	ldrb	r3, [r7, #15]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d160      	bne.n	80028ec <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d111      	bne.n	8002854 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002830:	4b31      	ldr	r3, [pc, #196]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002832:	691b      	ldr	r3, [r3, #16]
 8002834:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002838:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6892      	ldr	r2, [r2, #8]
 8002840:	0211      	lsls	r1, r2, #8
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	68d2      	ldr	r2, [r2, #12]
 8002846:	0912      	lsrs	r2, r2, #4
 8002848:	0452      	lsls	r2, r2, #17
 800284a:	430a      	orrs	r2, r1
 800284c:	492a      	ldr	r1, [pc, #168]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800284e:	4313      	orrs	r3, r2
 8002850:	610b      	str	r3, [r1, #16]
 8002852:	e027      	b.n	80028a4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d112      	bne.n	8002880 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800285a:	4b27      	ldr	r3, [pc, #156]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002862:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	6892      	ldr	r2, [r2, #8]
 800286a:	0211      	lsls	r1, r2, #8
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6912      	ldr	r2, [r2, #16]
 8002870:	0852      	lsrs	r2, r2, #1
 8002872:	3a01      	subs	r2, #1
 8002874:	0552      	lsls	r2, r2, #21
 8002876:	430a      	orrs	r2, r1
 8002878:	491f      	ldr	r1, [pc, #124]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800287a:	4313      	orrs	r3, r2
 800287c:	610b      	str	r3, [r1, #16]
 800287e:	e011      	b.n	80028a4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002880:	4b1d      	ldr	r3, [pc, #116]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002882:	691b      	ldr	r3, [r3, #16]
 8002884:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002888:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	6892      	ldr	r2, [r2, #8]
 8002890:	0211      	lsls	r1, r2, #8
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6952      	ldr	r2, [r2, #20]
 8002896:	0852      	lsrs	r2, r2, #1
 8002898:	3a01      	subs	r2, #1
 800289a:	0652      	lsls	r2, r2, #25
 800289c:	430a      	orrs	r2, r1
 800289e:	4916      	ldr	r1, [pc, #88]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80028a4:	4b14      	ldr	r3, [pc, #80]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a13      	ldr	r2, [pc, #76]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80028ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b0:	f7fe fa9c 	bl	8000dec <HAL_GetTick>
 80028b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028b6:	e009      	b.n	80028cc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028b8:	f7fe fa98 	bl	8000dec <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d902      	bls.n	80028cc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	73fb      	strb	r3, [r7, #15]
          break;
 80028ca:	e005      	b.n	80028d8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028cc:	4b0a      	ldr	r3, [pc, #40]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d0ef      	beq.n	80028b8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80028d8:	7bfb      	ldrb	r3, [r7, #15]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d106      	bne.n	80028ec <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80028de:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028e0:	691a      	ldr	r2, [r3, #16]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	699b      	ldr	r3, [r3, #24]
 80028e6:	4904      	ldr	r1, [pc, #16]	; (80028f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028e8:	4313      	orrs	r3, r2
 80028ea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40021000 	.word	0x40021000

080028fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002906:	2300      	movs	r3, #0
 8002908:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800290a:	4b6a      	ldr	r3, [pc, #424]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	f003 0303 	and.w	r3, r3, #3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d018      	beq.n	8002948 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002916:	4b67      	ldr	r3, [pc, #412]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	f003 0203 	and.w	r2, r3, #3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	429a      	cmp	r2, r3
 8002924:	d10d      	bne.n	8002942 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
       ||
 800292a:	2b00      	cmp	r3, #0
 800292c:	d009      	beq.n	8002942 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800292e:	4b61      	ldr	r3, [pc, #388]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	091b      	lsrs	r3, r3, #4
 8002934:	f003 0307 	and.w	r3, r3, #7
 8002938:	1c5a      	adds	r2, r3, #1
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
       ||
 800293e:	429a      	cmp	r2, r3
 8002940:	d047      	beq.n	80029d2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	73fb      	strb	r3, [r7, #15]
 8002946:	e044      	b.n	80029d2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2b03      	cmp	r3, #3
 800294e:	d018      	beq.n	8002982 <RCCEx_PLLSAI2_Config+0x86>
 8002950:	2b03      	cmp	r3, #3
 8002952:	d825      	bhi.n	80029a0 <RCCEx_PLLSAI2_Config+0xa4>
 8002954:	2b01      	cmp	r3, #1
 8002956:	d002      	beq.n	800295e <RCCEx_PLLSAI2_Config+0x62>
 8002958:	2b02      	cmp	r3, #2
 800295a:	d009      	beq.n	8002970 <RCCEx_PLLSAI2_Config+0x74>
 800295c:	e020      	b.n	80029a0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800295e:	4b55      	ldr	r3, [pc, #340]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d11d      	bne.n	80029a6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800296e:	e01a      	b.n	80029a6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002970:	4b50      	ldr	r3, [pc, #320]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002978:	2b00      	cmp	r3, #0
 800297a:	d116      	bne.n	80029aa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002980:	e013      	b.n	80029aa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002982:	4b4c      	ldr	r3, [pc, #304]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d10f      	bne.n	80029ae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800298e:	4b49      	ldr	r3, [pc, #292]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d109      	bne.n	80029ae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800299e:	e006      	b.n	80029ae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	73fb      	strb	r3, [r7, #15]
      break;
 80029a4:	e004      	b.n	80029b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80029a6:	bf00      	nop
 80029a8:	e002      	b.n	80029b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80029aa:	bf00      	nop
 80029ac:	e000      	b.n	80029b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80029ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80029b0:	7bfb      	ldrb	r3, [r7, #15]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d10d      	bne.n	80029d2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80029b6:	4b3f      	ldr	r3, [pc, #252]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6819      	ldr	r1, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	3b01      	subs	r3, #1
 80029c8:	011b      	lsls	r3, r3, #4
 80029ca:	430b      	orrs	r3, r1
 80029cc:	4939      	ldr	r1, [pc, #228]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80029d2:	7bfb      	ldrb	r3, [r7, #15]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d167      	bne.n	8002aa8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80029d8:	4b36      	ldr	r3, [pc, #216]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a35      	ldr	r2, [pc, #212]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029e4:	f7fe fa02 	bl	8000dec <HAL_GetTick>
 80029e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029ea:	e009      	b.n	8002a00 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80029ec:	f7fe f9fe 	bl	8000dec <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d902      	bls.n	8002a00 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	73fb      	strb	r3, [r7, #15]
        break;
 80029fe:	e005      	b.n	8002a0c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a00:	4b2c      	ldr	r3, [pc, #176]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d1ef      	bne.n	80029ec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d14a      	bne.n	8002aa8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d111      	bne.n	8002a3c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a18:	4b26      	ldr	r3, [pc, #152]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a1a:	695b      	ldr	r3, [r3, #20]
 8002a1c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002a20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	6892      	ldr	r2, [r2, #8]
 8002a28:	0211      	lsls	r1, r2, #8
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	68d2      	ldr	r2, [r2, #12]
 8002a2e:	0912      	lsrs	r2, r2, #4
 8002a30:	0452      	lsls	r2, r2, #17
 8002a32:	430a      	orrs	r2, r1
 8002a34:	491f      	ldr	r1, [pc, #124]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	614b      	str	r3, [r1, #20]
 8002a3a:	e011      	b.n	8002a60 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a3c:	4b1d      	ldr	r3, [pc, #116]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a3e:	695b      	ldr	r3, [r3, #20]
 8002a40:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a44:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	6892      	ldr	r2, [r2, #8]
 8002a4c:	0211      	lsls	r1, r2, #8
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6912      	ldr	r2, [r2, #16]
 8002a52:	0852      	lsrs	r2, r2, #1
 8002a54:	3a01      	subs	r2, #1
 8002a56:	0652      	lsls	r2, r2, #25
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	4916      	ldr	r1, [pc, #88]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002a60:	4b14      	ldr	r3, [pc, #80]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a13      	ldr	r2, [pc, #76]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a6c:	f7fe f9be 	bl	8000dec <HAL_GetTick>
 8002a70:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a72:	e009      	b.n	8002a88 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a74:	f7fe f9ba 	bl	8000dec <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d902      	bls.n	8002a88 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	73fb      	strb	r3, [r7, #15]
          break;
 8002a86:	e005      	b.n	8002a94 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a88:	4b0a      	ldr	r3, [pc, #40]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0ef      	beq.n	8002a74 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002a94:	7bfb      	ldrb	r3, [r7, #15]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d106      	bne.n	8002aa8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002a9a:	4b06      	ldr	r3, [pc, #24]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a9c:	695a      	ldr	r2, [r3, #20]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	4904      	ldr	r1, [pc, #16]	; (8002ab4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000

08002ab8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e040      	b.n	8002b4c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d106      	bne.n	8002ae0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7fe f812 	bl	8000b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2224      	movs	r2, #36	; 0x24
 8002ae4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 0201 	bic.w	r2, r2, #1
 8002af4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 fb2e 	bl	8003158 <UART_SetConfig>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d101      	bne.n	8002b06 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e022      	b.n	8002b4c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d002      	beq.n	8002b14 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 fdda 	bl	80036c8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689a      	ldr	r2, [r3, #8]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0201 	orr.w	r2, r2, #1
 8002b42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 fe61 	bl	800380c <UART_CheckIdleState>
 8002b4a:	4603      	mov	r3, r0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b0ba      	sub	sp, #232	; 0xe8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002b7a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002b7e:	f640 030f 	movw	r3, #2063	; 0x80f
 8002b82:	4013      	ands	r3, r2
 8002b84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002b88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d115      	bne.n	8002bbc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b94:	f003 0320 	and.w	r3, r3, #32
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d00f      	beq.n	8002bbc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ba0:	f003 0320 	and.w	r3, r3, #32
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d009      	beq.n	8002bbc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f000 82a6 	beq.w	80030fe <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	4798      	blx	r3
      }
      return;
 8002bba:	e2a0      	b.n	80030fe <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002bbc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f000 8117 	beq.w	8002df4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002bc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d106      	bne.n	8002be0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002bd2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002bd6:	4b85      	ldr	r3, [pc, #532]	; (8002dec <HAL_UART_IRQHandler+0x298>)
 8002bd8:	4013      	ands	r3, r2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f000 810a 	beq.w	8002df4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002be0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d011      	beq.n	8002c10 <HAL_UART_IRQHandler+0xbc>
 8002bec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00b      	beq.n	8002c10 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c06:	f043 0201 	orr.w	r2, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d011      	beq.n	8002c40 <HAL_UART_IRQHandler+0xec>
 8002c1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c20:	f003 0301 	and.w	r3, r3, #1
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00b      	beq.n	8002c40 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2202      	movs	r2, #2
 8002c2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c36:	f043 0204 	orr.w	r2, r3, #4
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c44:	f003 0304 	and.w	r3, r3, #4
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d011      	beq.n	8002c70 <HAL_UART_IRQHandler+0x11c>
 8002c4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c50:	f003 0301 	and.w	r3, r3, #1
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00b      	beq.n	8002c70 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2204      	movs	r2, #4
 8002c5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c66:	f043 0202 	orr.w	r2, r3, #2
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c74:	f003 0308 	and.w	r3, r3, #8
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d017      	beq.n	8002cac <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c80:	f003 0320 	and.w	r3, r3, #32
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d105      	bne.n	8002c94 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002c88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c8c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d00b      	beq.n	8002cac <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2208      	movs	r2, #8
 8002c9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ca2:	f043 0208 	orr.w	r2, r3, #8
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002cac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d012      	beq.n	8002cde <HAL_UART_IRQHandler+0x18a>
 8002cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cbc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d00c      	beq.n	8002cde <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ccc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002cd4:	f043 0220 	orr.w	r2, r3, #32
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f000 820c 	beq.w	8003102 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002cea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cee:	f003 0320 	and.w	r3, r3, #32
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00d      	beq.n	8002d12 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002cf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cfa:	f003 0320 	and.w	r3, r3, #32
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d007      	beq.n	8002d12 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d18:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d26:	2b40      	cmp	r3, #64	; 0x40
 8002d28:	d005      	beq.n	8002d36 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002d2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002d2e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d04f      	beq.n	8002dd6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 fe75 	bl	8003a26 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d46:	2b40      	cmp	r3, #64	; 0x40
 8002d48:	d141      	bne.n	8002dce <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	3308      	adds	r3, #8
 8002d50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d54:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d58:	e853 3f00 	ldrex	r3, [r3]
 8002d5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002d60:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	3308      	adds	r3, #8
 8002d72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002d76:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002d7a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002d82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002d86:	e841 2300 	strex	r3, r2, [r1]
 8002d8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002d8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1d9      	bne.n	8002d4a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d013      	beq.n	8002dc6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da2:	4a13      	ldr	r2, [pc, #76]	; (8002df0 <HAL_UART_IRQHandler+0x29c>)
 8002da4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7fe f979 	bl	80010a2 <HAL_DMA_Abort_IT>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d017      	beq.n	8002de6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8002dc0:	4610      	mov	r0, r2
 8002dc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dc4:	e00f      	b.n	8002de6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 f9b0 	bl	800312c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dcc:	e00b      	b.n	8002de6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 f9ac 	bl	800312c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dd4:	e007      	b.n	8002de6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 f9a8 	bl	800312c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8002de4:	e18d      	b.n	8003102 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002de6:	bf00      	nop
    return;
 8002de8:	e18b      	b.n	8003102 <HAL_UART_IRQHandler+0x5ae>
 8002dea:	bf00      	nop
 8002dec:	04000120 	.word	0x04000120
 8002df0:	08003aed 	.word	0x08003aed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	f040 8146 	bne.w	800308a <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e02:	f003 0310 	and.w	r3, r3, #16
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 813f 	beq.w	800308a <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002e0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e10:	f003 0310 	and.w	r3, r3, #16
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f000 8138 	beq.w	800308a <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2210      	movs	r2, #16
 8002e20:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e2c:	2b40      	cmp	r3, #64	; 0x40
 8002e2e:	f040 80b4 	bne.w	8002f9a <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002e3e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f000 815f 	beq.w	8003106 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8002e4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002e52:	429a      	cmp	r2, r3
 8002e54:	f080 8157 	bcs.w	8003106 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002e5e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0320 	and.w	r3, r3, #32
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f040 8085 	bne.w	8002f7e <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002e80:	e853 3f00 	ldrex	r3, [r3]
 8002e84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002e88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e90:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	461a      	mov	r2, r3
 8002e9a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002e9e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002ea2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002eaa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002eae:	e841 2300 	strex	r3, r2, [r1]
 8002eb2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002eb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1da      	bne.n	8002e74 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	3308      	adds	r3, #8
 8002ec4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ec8:	e853 3f00 	ldrex	r3, [r3]
 8002ecc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002ece:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ed0:	f023 0301 	bic.w	r3, r3, #1
 8002ed4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	3308      	adds	r3, #8
 8002ede:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002ee2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002ee6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002eea:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002eee:	e841 2300 	strex	r3, r2, [r1]
 8002ef2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002ef4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d1e1      	bne.n	8002ebe <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	3308      	adds	r3, #8
 8002f00:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f04:	e853 3f00 	ldrex	r3, [r3]
 8002f08:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002f0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f10:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	3308      	adds	r3, #8
 8002f1a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002f1e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002f20:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f22:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002f24:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002f26:	e841 2300 	strex	r3, r2, [r1]
 8002f2a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002f2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1e3      	bne.n	8002efa <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2220      	movs	r2, #32
 8002f36:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f46:	e853 3f00 	ldrex	r3, [r3]
 8002f4a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002f4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f4e:	f023 0310 	bic.w	r3, r3, #16
 8002f52:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f60:	65bb      	str	r3, [r7, #88]	; 0x58
 8002f62:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f64:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002f66:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002f68:	e841 2300 	strex	r3, r2, [r1]
 8002f6c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002f6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d1e4      	bne.n	8002f3e <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7fe f854 	bl	8001026 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	4619      	mov	r1, r3
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 f8d4 	bl	8003140 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002f98:	e0b5      	b.n	8003106 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	f000 80a7 	beq.w	800310a <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8002fbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f000 80a2 	beq.w	800310a <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fce:	e853 3f00 	ldrex	r3, [r3]
 8002fd2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fd6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002fda:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002fe8:	647b      	str	r3, [r7, #68]	; 0x44
 8002fea:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002fee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ff0:	e841 2300 	strex	r3, r2, [r1]
 8002ff4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002ff6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1e4      	bne.n	8002fc6 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	3308      	adds	r3, #8
 8003002:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003006:	e853 3f00 	ldrex	r3, [r3]
 800300a:	623b      	str	r3, [r7, #32]
   return(result);
 800300c:	6a3b      	ldr	r3, [r7, #32]
 800300e:	f023 0301 	bic.w	r3, r3, #1
 8003012:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	3308      	adds	r3, #8
 800301c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003020:	633a      	str	r2, [r7, #48]	; 0x30
 8003022:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003024:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003026:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003028:	e841 2300 	strex	r3, r2, [r1]
 800302c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800302e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1e3      	bne.n	8002ffc <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2220      	movs	r2, #32
 8003038:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	e853 3f00 	ldrex	r3, [r3]
 8003052:	60fb      	str	r3, [r7, #12]
   return(result);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f023 0310 	bic.w	r3, r3, #16
 800305a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	461a      	mov	r2, r3
 8003064:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003068:	61fb      	str	r3, [r7, #28]
 800306a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800306c:	69b9      	ldr	r1, [r7, #24]
 800306e:	69fa      	ldr	r2, [r7, #28]
 8003070:	e841 2300 	strex	r3, r2, [r1]
 8003074:	617b      	str	r3, [r7, #20]
   return(result);
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1e4      	bne.n	8003046 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800307c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003080:	4619      	mov	r1, r3
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f000 f85c 	bl	8003140 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003088:	e03f      	b.n	800310a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800308a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800308e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00e      	beq.n	80030b4 <HAL_UART_IRQHandler+0x560>
 8003096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800309a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d008      	beq.n	80030b4 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80030aa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 fd5d 	bl	8003b6c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80030b2:	e02d      	b.n	8003110 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80030b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00e      	beq.n	80030de <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80030c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80030c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d008      	beq.n	80030de <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d01c      	beq.n	800310e <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	4798      	blx	r3
    }
    return;
 80030dc:	e017      	b.n	800310e <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80030de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d012      	beq.n	8003110 <HAL_UART_IRQHandler+0x5bc>
 80030ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80030ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d00c      	beq.n	8003110 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 fd0e 	bl	8003b18 <UART_EndTransmit_IT>
    return;
 80030fc:	e008      	b.n	8003110 <HAL_UART_IRQHandler+0x5bc>
      return;
 80030fe:	bf00      	nop
 8003100:	e006      	b.n	8003110 <HAL_UART_IRQHandler+0x5bc>
    return;
 8003102:	bf00      	nop
 8003104:	e004      	b.n	8003110 <HAL_UART_IRQHandler+0x5bc>
      return;
 8003106:	bf00      	nop
 8003108:	e002      	b.n	8003110 <HAL_UART_IRQHandler+0x5bc>
      return;
 800310a:	bf00      	nop
 800310c:	e000      	b.n	8003110 <HAL_UART_IRQHandler+0x5bc>
    return;
 800310e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003110:	37e8      	adds	r7, #232	; 0xe8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop

08003118 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003120:	bf00      	nop
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	460b      	mov	r3, r1
 800314a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800315c:	b08a      	sub	sp, #40	; 0x28
 800315e:	af00      	add	r7, sp, #0
 8003160:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003162:	2300      	movs	r3, #0
 8003164:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	689a      	ldr	r2, [r3, #8]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	431a      	orrs	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	431a      	orrs	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	69db      	ldr	r3, [r3, #28]
 800317c:	4313      	orrs	r3, r2
 800317e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	4ba4      	ldr	r3, [pc, #656]	; (8003418 <UART_SetConfig+0x2c0>)
 8003188:	4013      	ands	r3, r2
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	6812      	ldr	r2, [r2, #0]
 800318e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003190:	430b      	orrs	r3, r1
 8003192:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	68da      	ldr	r2, [r3, #12]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	699b      	ldr	r3, [r3, #24]
 80031ae:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a99      	ldr	r2, [pc, #612]	; (800341c <UART_SetConfig+0x2c4>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d004      	beq.n	80031c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031c0:	4313      	orrs	r3, r2
 80031c2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031d4:	430a      	orrs	r2, r1
 80031d6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a90      	ldr	r2, [pc, #576]	; (8003420 <UART_SetConfig+0x2c8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d126      	bne.n	8003230 <UART_SetConfig+0xd8>
 80031e2:	4b90      	ldr	r3, [pc, #576]	; (8003424 <UART_SetConfig+0x2cc>)
 80031e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e8:	f003 0303 	and.w	r3, r3, #3
 80031ec:	2b03      	cmp	r3, #3
 80031ee:	d81b      	bhi.n	8003228 <UART_SetConfig+0xd0>
 80031f0:	a201      	add	r2, pc, #4	; (adr r2, 80031f8 <UART_SetConfig+0xa0>)
 80031f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f6:	bf00      	nop
 80031f8:	08003209 	.word	0x08003209
 80031fc:	08003219 	.word	0x08003219
 8003200:	08003211 	.word	0x08003211
 8003204:	08003221 	.word	0x08003221
 8003208:	2301      	movs	r3, #1
 800320a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800320e:	e116      	b.n	800343e <UART_SetConfig+0x2e6>
 8003210:	2302      	movs	r3, #2
 8003212:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003216:	e112      	b.n	800343e <UART_SetConfig+0x2e6>
 8003218:	2304      	movs	r3, #4
 800321a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800321e:	e10e      	b.n	800343e <UART_SetConfig+0x2e6>
 8003220:	2308      	movs	r3, #8
 8003222:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003226:	e10a      	b.n	800343e <UART_SetConfig+0x2e6>
 8003228:	2310      	movs	r3, #16
 800322a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800322e:	e106      	b.n	800343e <UART_SetConfig+0x2e6>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a7c      	ldr	r2, [pc, #496]	; (8003428 <UART_SetConfig+0x2d0>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d138      	bne.n	80032ac <UART_SetConfig+0x154>
 800323a:	4b7a      	ldr	r3, [pc, #488]	; (8003424 <UART_SetConfig+0x2cc>)
 800323c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003240:	f003 030c 	and.w	r3, r3, #12
 8003244:	2b0c      	cmp	r3, #12
 8003246:	d82d      	bhi.n	80032a4 <UART_SetConfig+0x14c>
 8003248:	a201      	add	r2, pc, #4	; (adr r2, 8003250 <UART_SetConfig+0xf8>)
 800324a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324e:	bf00      	nop
 8003250:	08003285 	.word	0x08003285
 8003254:	080032a5 	.word	0x080032a5
 8003258:	080032a5 	.word	0x080032a5
 800325c:	080032a5 	.word	0x080032a5
 8003260:	08003295 	.word	0x08003295
 8003264:	080032a5 	.word	0x080032a5
 8003268:	080032a5 	.word	0x080032a5
 800326c:	080032a5 	.word	0x080032a5
 8003270:	0800328d 	.word	0x0800328d
 8003274:	080032a5 	.word	0x080032a5
 8003278:	080032a5 	.word	0x080032a5
 800327c:	080032a5 	.word	0x080032a5
 8003280:	0800329d 	.word	0x0800329d
 8003284:	2300      	movs	r3, #0
 8003286:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800328a:	e0d8      	b.n	800343e <UART_SetConfig+0x2e6>
 800328c:	2302      	movs	r3, #2
 800328e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003292:	e0d4      	b.n	800343e <UART_SetConfig+0x2e6>
 8003294:	2304      	movs	r3, #4
 8003296:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800329a:	e0d0      	b.n	800343e <UART_SetConfig+0x2e6>
 800329c:	2308      	movs	r3, #8
 800329e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032a2:	e0cc      	b.n	800343e <UART_SetConfig+0x2e6>
 80032a4:	2310      	movs	r3, #16
 80032a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032aa:	e0c8      	b.n	800343e <UART_SetConfig+0x2e6>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a5e      	ldr	r2, [pc, #376]	; (800342c <UART_SetConfig+0x2d4>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d125      	bne.n	8003302 <UART_SetConfig+0x1aa>
 80032b6:	4b5b      	ldr	r3, [pc, #364]	; (8003424 <UART_SetConfig+0x2cc>)
 80032b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032bc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80032c0:	2b30      	cmp	r3, #48	; 0x30
 80032c2:	d016      	beq.n	80032f2 <UART_SetConfig+0x19a>
 80032c4:	2b30      	cmp	r3, #48	; 0x30
 80032c6:	d818      	bhi.n	80032fa <UART_SetConfig+0x1a2>
 80032c8:	2b20      	cmp	r3, #32
 80032ca:	d00a      	beq.n	80032e2 <UART_SetConfig+0x18a>
 80032cc:	2b20      	cmp	r3, #32
 80032ce:	d814      	bhi.n	80032fa <UART_SetConfig+0x1a2>
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d002      	beq.n	80032da <UART_SetConfig+0x182>
 80032d4:	2b10      	cmp	r3, #16
 80032d6:	d008      	beq.n	80032ea <UART_SetConfig+0x192>
 80032d8:	e00f      	b.n	80032fa <UART_SetConfig+0x1a2>
 80032da:	2300      	movs	r3, #0
 80032dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032e0:	e0ad      	b.n	800343e <UART_SetConfig+0x2e6>
 80032e2:	2302      	movs	r3, #2
 80032e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032e8:	e0a9      	b.n	800343e <UART_SetConfig+0x2e6>
 80032ea:	2304      	movs	r3, #4
 80032ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032f0:	e0a5      	b.n	800343e <UART_SetConfig+0x2e6>
 80032f2:	2308      	movs	r3, #8
 80032f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032f8:	e0a1      	b.n	800343e <UART_SetConfig+0x2e6>
 80032fa:	2310      	movs	r3, #16
 80032fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003300:	e09d      	b.n	800343e <UART_SetConfig+0x2e6>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a4a      	ldr	r2, [pc, #296]	; (8003430 <UART_SetConfig+0x2d8>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d125      	bne.n	8003358 <UART_SetConfig+0x200>
 800330c:	4b45      	ldr	r3, [pc, #276]	; (8003424 <UART_SetConfig+0x2cc>)
 800330e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003312:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003316:	2bc0      	cmp	r3, #192	; 0xc0
 8003318:	d016      	beq.n	8003348 <UART_SetConfig+0x1f0>
 800331a:	2bc0      	cmp	r3, #192	; 0xc0
 800331c:	d818      	bhi.n	8003350 <UART_SetConfig+0x1f8>
 800331e:	2b80      	cmp	r3, #128	; 0x80
 8003320:	d00a      	beq.n	8003338 <UART_SetConfig+0x1e0>
 8003322:	2b80      	cmp	r3, #128	; 0x80
 8003324:	d814      	bhi.n	8003350 <UART_SetConfig+0x1f8>
 8003326:	2b00      	cmp	r3, #0
 8003328:	d002      	beq.n	8003330 <UART_SetConfig+0x1d8>
 800332a:	2b40      	cmp	r3, #64	; 0x40
 800332c:	d008      	beq.n	8003340 <UART_SetConfig+0x1e8>
 800332e:	e00f      	b.n	8003350 <UART_SetConfig+0x1f8>
 8003330:	2300      	movs	r3, #0
 8003332:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003336:	e082      	b.n	800343e <UART_SetConfig+0x2e6>
 8003338:	2302      	movs	r3, #2
 800333a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800333e:	e07e      	b.n	800343e <UART_SetConfig+0x2e6>
 8003340:	2304      	movs	r3, #4
 8003342:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003346:	e07a      	b.n	800343e <UART_SetConfig+0x2e6>
 8003348:	2308      	movs	r3, #8
 800334a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800334e:	e076      	b.n	800343e <UART_SetConfig+0x2e6>
 8003350:	2310      	movs	r3, #16
 8003352:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003356:	e072      	b.n	800343e <UART_SetConfig+0x2e6>
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a35      	ldr	r2, [pc, #212]	; (8003434 <UART_SetConfig+0x2dc>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d12a      	bne.n	80033b8 <UART_SetConfig+0x260>
 8003362:	4b30      	ldr	r3, [pc, #192]	; (8003424 <UART_SetConfig+0x2cc>)
 8003364:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003368:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800336c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003370:	d01a      	beq.n	80033a8 <UART_SetConfig+0x250>
 8003372:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003376:	d81b      	bhi.n	80033b0 <UART_SetConfig+0x258>
 8003378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800337c:	d00c      	beq.n	8003398 <UART_SetConfig+0x240>
 800337e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003382:	d815      	bhi.n	80033b0 <UART_SetConfig+0x258>
 8003384:	2b00      	cmp	r3, #0
 8003386:	d003      	beq.n	8003390 <UART_SetConfig+0x238>
 8003388:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800338c:	d008      	beq.n	80033a0 <UART_SetConfig+0x248>
 800338e:	e00f      	b.n	80033b0 <UART_SetConfig+0x258>
 8003390:	2300      	movs	r3, #0
 8003392:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003396:	e052      	b.n	800343e <UART_SetConfig+0x2e6>
 8003398:	2302      	movs	r3, #2
 800339a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800339e:	e04e      	b.n	800343e <UART_SetConfig+0x2e6>
 80033a0:	2304      	movs	r3, #4
 80033a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033a6:	e04a      	b.n	800343e <UART_SetConfig+0x2e6>
 80033a8:	2308      	movs	r3, #8
 80033aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033ae:	e046      	b.n	800343e <UART_SetConfig+0x2e6>
 80033b0:	2310      	movs	r3, #16
 80033b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033b6:	e042      	b.n	800343e <UART_SetConfig+0x2e6>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a17      	ldr	r2, [pc, #92]	; (800341c <UART_SetConfig+0x2c4>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d13a      	bne.n	8003438 <UART_SetConfig+0x2e0>
 80033c2:	4b18      	ldr	r3, [pc, #96]	; (8003424 <UART_SetConfig+0x2cc>)
 80033c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80033cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80033d0:	d01a      	beq.n	8003408 <UART_SetConfig+0x2b0>
 80033d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80033d6:	d81b      	bhi.n	8003410 <UART_SetConfig+0x2b8>
 80033d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033dc:	d00c      	beq.n	80033f8 <UART_SetConfig+0x2a0>
 80033de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033e2:	d815      	bhi.n	8003410 <UART_SetConfig+0x2b8>
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d003      	beq.n	80033f0 <UART_SetConfig+0x298>
 80033e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033ec:	d008      	beq.n	8003400 <UART_SetConfig+0x2a8>
 80033ee:	e00f      	b.n	8003410 <UART_SetConfig+0x2b8>
 80033f0:	2300      	movs	r3, #0
 80033f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033f6:	e022      	b.n	800343e <UART_SetConfig+0x2e6>
 80033f8:	2302      	movs	r3, #2
 80033fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033fe:	e01e      	b.n	800343e <UART_SetConfig+0x2e6>
 8003400:	2304      	movs	r3, #4
 8003402:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003406:	e01a      	b.n	800343e <UART_SetConfig+0x2e6>
 8003408:	2308      	movs	r3, #8
 800340a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800340e:	e016      	b.n	800343e <UART_SetConfig+0x2e6>
 8003410:	2310      	movs	r3, #16
 8003412:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003416:	e012      	b.n	800343e <UART_SetConfig+0x2e6>
 8003418:	efff69f3 	.word	0xefff69f3
 800341c:	40008000 	.word	0x40008000
 8003420:	40013800 	.word	0x40013800
 8003424:	40021000 	.word	0x40021000
 8003428:	40004400 	.word	0x40004400
 800342c:	40004800 	.word	0x40004800
 8003430:	40004c00 	.word	0x40004c00
 8003434:	40005000 	.word	0x40005000
 8003438:	2310      	movs	r3, #16
 800343a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a9f      	ldr	r2, [pc, #636]	; (80036c0 <UART_SetConfig+0x568>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d17a      	bne.n	800353e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003448:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800344c:	2b08      	cmp	r3, #8
 800344e:	d824      	bhi.n	800349a <UART_SetConfig+0x342>
 8003450:	a201      	add	r2, pc, #4	; (adr r2, 8003458 <UART_SetConfig+0x300>)
 8003452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003456:	bf00      	nop
 8003458:	0800347d 	.word	0x0800347d
 800345c:	0800349b 	.word	0x0800349b
 8003460:	08003485 	.word	0x08003485
 8003464:	0800349b 	.word	0x0800349b
 8003468:	0800348b 	.word	0x0800348b
 800346c:	0800349b 	.word	0x0800349b
 8003470:	0800349b 	.word	0x0800349b
 8003474:	0800349b 	.word	0x0800349b
 8003478:	08003493 	.word	0x08003493
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800347c:	f7fe fdd4 	bl	8002028 <HAL_RCC_GetPCLK1Freq>
 8003480:	61f8      	str	r0, [r7, #28]
        break;
 8003482:	e010      	b.n	80034a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003484:	4b8f      	ldr	r3, [pc, #572]	; (80036c4 <UART_SetConfig+0x56c>)
 8003486:	61fb      	str	r3, [r7, #28]
        break;
 8003488:	e00d      	b.n	80034a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800348a:	f7fe fd35 	bl	8001ef8 <HAL_RCC_GetSysClockFreq>
 800348e:	61f8      	str	r0, [r7, #28]
        break;
 8003490:	e009      	b.n	80034a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003492:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003496:	61fb      	str	r3, [r7, #28]
        break;
 8003498:	e005      	b.n	80034a6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800349a:	2300      	movs	r3, #0
 800349c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80034a4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f000 80fb 	beq.w	80036a4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	4613      	mov	r3, r2
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	4413      	add	r3, r2
 80034b8:	69fa      	ldr	r2, [r7, #28]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d305      	bcc.n	80034ca <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80034c4:	69fa      	ldr	r2, [r7, #28]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d903      	bls.n	80034d2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80034d0:	e0e8      	b.n	80036a4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	2200      	movs	r2, #0
 80034d6:	461c      	mov	r4, r3
 80034d8:	4615      	mov	r5, r2
 80034da:	f04f 0200 	mov.w	r2, #0
 80034de:	f04f 0300 	mov.w	r3, #0
 80034e2:	022b      	lsls	r3, r5, #8
 80034e4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80034e8:	0222      	lsls	r2, r4, #8
 80034ea:	68f9      	ldr	r1, [r7, #12]
 80034ec:	6849      	ldr	r1, [r1, #4]
 80034ee:	0849      	lsrs	r1, r1, #1
 80034f0:	2000      	movs	r0, #0
 80034f2:	4688      	mov	r8, r1
 80034f4:	4681      	mov	r9, r0
 80034f6:	eb12 0a08 	adds.w	sl, r2, r8
 80034fa:	eb43 0b09 	adc.w	fp, r3, r9
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	603b      	str	r3, [r7, #0]
 8003506:	607a      	str	r2, [r7, #4]
 8003508:	e9d7 2300 	ldrd	r2, r3, [r7]
 800350c:	4650      	mov	r0, sl
 800350e:	4659      	mov	r1, fp
 8003510:	f7fc feb6 	bl	8000280 <__aeabi_uldivmod>
 8003514:	4602      	mov	r2, r0
 8003516:	460b      	mov	r3, r1
 8003518:	4613      	mov	r3, r2
 800351a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003522:	d308      	bcc.n	8003536 <UART_SetConfig+0x3de>
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800352a:	d204      	bcs.n	8003536 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	69ba      	ldr	r2, [r7, #24]
 8003532:	60da      	str	r2, [r3, #12]
 8003534:	e0b6      	b.n	80036a4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800353c:	e0b2      	b.n	80036a4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	69db      	ldr	r3, [r3, #28]
 8003542:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003546:	d15e      	bne.n	8003606 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003548:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800354c:	2b08      	cmp	r3, #8
 800354e:	d828      	bhi.n	80035a2 <UART_SetConfig+0x44a>
 8003550:	a201      	add	r2, pc, #4	; (adr r2, 8003558 <UART_SetConfig+0x400>)
 8003552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003556:	bf00      	nop
 8003558:	0800357d 	.word	0x0800357d
 800355c:	08003585 	.word	0x08003585
 8003560:	0800358d 	.word	0x0800358d
 8003564:	080035a3 	.word	0x080035a3
 8003568:	08003593 	.word	0x08003593
 800356c:	080035a3 	.word	0x080035a3
 8003570:	080035a3 	.word	0x080035a3
 8003574:	080035a3 	.word	0x080035a3
 8003578:	0800359b 	.word	0x0800359b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800357c:	f7fe fd54 	bl	8002028 <HAL_RCC_GetPCLK1Freq>
 8003580:	61f8      	str	r0, [r7, #28]
        break;
 8003582:	e014      	b.n	80035ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003584:	f7fe fd66 	bl	8002054 <HAL_RCC_GetPCLK2Freq>
 8003588:	61f8      	str	r0, [r7, #28]
        break;
 800358a:	e010      	b.n	80035ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800358c:	4b4d      	ldr	r3, [pc, #308]	; (80036c4 <UART_SetConfig+0x56c>)
 800358e:	61fb      	str	r3, [r7, #28]
        break;
 8003590:	e00d      	b.n	80035ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003592:	f7fe fcb1 	bl	8001ef8 <HAL_RCC_GetSysClockFreq>
 8003596:	61f8      	str	r0, [r7, #28]
        break;
 8003598:	e009      	b.n	80035ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800359a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800359e:	61fb      	str	r3, [r7, #28]
        break;
 80035a0:	e005      	b.n	80035ae <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80035ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d077      	beq.n	80036a4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	005a      	lsls	r2, r3, #1
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	085b      	lsrs	r3, r3, #1
 80035be:	441a      	add	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	2b0f      	cmp	r3, #15
 80035ce:	d916      	bls.n	80035fe <UART_SetConfig+0x4a6>
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035d6:	d212      	bcs.n	80035fe <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	b29b      	uxth	r3, r3
 80035dc:	f023 030f 	bic.w	r3, r3, #15
 80035e0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	085b      	lsrs	r3, r3, #1
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	f003 0307 	and.w	r3, r3, #7
 80035ec:	b29a      	uxth	r2, r3
 80035ee:	8afb      	ldrh	r3, [r7, #22]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	8afa      	ldrh	r2, [r7, #22]
 80035fa:	60da      	str	r2, [r3, #12]
 80035fc:	e052      	b.n	80036a4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003604:	e04e      	b.n	80036a4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003606:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800360a:	2b08      	cmp	r3, #8
 800360c:	d827      	bhi.n	800365e <UART_SetConfig+0x506>
 800360e:	a201      	add	r2, pc, #4	; (adr r2, 8003614 <UART_SetConfig+0x4bc>)
 8003610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003614:	08003639 	.word	0x08003639
 8003618:	08003641 	.word	0x08003641
 800361c:	08003649 	.word	0x08003649
 8003620:	0800365f 	.word	0x0800365f
 8003624:	0800364f 	.word	0x0800364f
 8003628:	0800365f 	.word	0x0800365f
 800362c:	0800365f 	.word	0x0800365f
 8003630:	0800365f 	.word	0x0800365f
 8003634:	08003657 	.word	0x08003657
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003638:	f7fe fcf6 	bl	8002028 <HAL_RCC_GetPCLK1Freq>
 800363c:	61f8      	str	r0, [r7, #28]
        break;
 800363e:	e014      	b.n	800366a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003640:	f7fe fd08 	bl	8002054 <HAL_RCC_GetPCLK2Freq>
 8003644:	61f8      	str	r0, [r7, #28]
        break;
 8003646:	e010      	b.n	800366a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003648:	4b1e      	ldr	r3, [pc, #120]	; (80036c4 <UART_SetConfig+0x56c>)
 800364a:	61fb      	str	r3, [r7, #28]
        break;
 800364c:	e00d      	b.n	800366a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800364e:	f7fe fc53 	bl	8001ef8 <HAL_RCC_GetSysClockFreq>
 8003652:	61f8      	str	r0, [r7, #28]
        break;
 8003654:	e009      	b.n	800366a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003656:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800365a:	61fb      	str	r3, [r7, #28]
        break;
 800365c:	e005      	b.n	800366a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800365e:	2300      	movs	r3, #0
 8003660:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003668:	bf00      	nop
    }

    if (pclk != 0U)
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d019      	beq.n	80036a4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	085a      	lsrs	r2, r3, #1
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	441a      	add	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003682:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	2b0f      	cmp	r3, #15
 8003688:	d909      	bls.n	800369e <UART_SetConfig+0x546>
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003690:	d205      	bcs.n	800369e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	b29a      	uxth	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	60da      	str	r2, [r3, #12]
 800369c:	e002      	b.n	80036a4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80036b0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3728      	adds	r7, #40	; 0x28
 80036b8:	46bd      	mov	sp, r7
 80036ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036be:	bf00      	nop
 80036c0:	40008000 	.word	0x40008000
 80036c4:	00f42400 	.word	0x00f42400

080036c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00a      	beq.n	80036f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	430a      	orrs	r2, r1
 80036f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00a      	beq.n	8003714 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003718:	f003 0304 	and.w	r3, r3, #4
 800371c:	2b00      	cmp	r3, #0
 800371e:	d00a      	beq.n	8003736 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373a:	f003 0308 	and.w	r3, r3, #8
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00a      	beq.n	8003758 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	430a      	orrs	r2, r1
 8003756:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375c:	f003 0310 	and.w	r3, r3, #16
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00a      	beq.n	800377a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377e:	f003 0320 	and.w	r3, r3, #32
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00a      	beq.n	800379c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d01a      	beq.n	80037de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037c6:	d10a      	bne.n	80037de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00a      	beq.n	8003800 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	430a      	orrs	r2, r1
 80037fe:	605a      	str	r2, [r3, #4]
  }
}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b086      	sub	sp, #24
 8003810:	af02      	add	r7, sp, #8
 8003812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800381c:	f7fd fae6 	bl	8000dec <HAL_GetTick>
 8003820:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0308 	and.w	r3, r3, #8
 800382c:	2b08      	cmp	r3, #8
 800382e:	d10e      	bne.n	800384e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003830:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003834:	9300      	str	r3, [sp, #0]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f82d 	bl	800389e <UART_WaitOnFlagUntilTimeout>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e023      	b.n	8003896 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0304 	and.w	r3, r3, #4
 8003858:	2b04      	cmp	r3, #4
 800385a:	d10e      	bne.n	800387a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800385c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003860:	9300      	str	r3, [sp, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 f817 	bl	800389e <UART_WaitOnFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e00d      	b.n	8003896 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2220      	movs	r2, #32
 800387e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2220      	movs	r2, #32
 8003884:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800389e:	b580      	push	{r7, lr}
 80038a0:	b09c      	sub	sp, #112	; 0x70
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	60f8      	str	r0, [r7, #12]
 80038a6:	60b9      	str	r1, [r7, #8]
 80038a8:	603b      	str	r3, [r7, #0]
 80038aa:	4613      	mov	r3, r2
 80038ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038ae:	e0a5      	b.n	80039fc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038b6:	f000 80a1 	beq.w	80039fc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ba:	f7fd fa97 	bl	8000dec <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d302      	bcc.n	80038d0 <UART_WaitOnFlagUntilTimeout+0x32>
 80038ca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d13e      	bne.n	800394e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038d8:	e853 3f00 	ldrex	r3, [r3]
 80038dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80038de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80038e4:	667b      	str	r3, [r7, #100]	; 0x64
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	461a      	mov	r2, r3
 80038ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80038ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80038f0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80038f4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80038f6:	e841 2300 	strex	r3, r2, [r1]
 80038fa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80038fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1e6      	bne.n	80038d0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	3308      	adds	r3, #8
 8003908:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800390a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800390c:	e853 3f00 	ldrex	r3, [r3]
 8003910:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003914:	f023 0301 	bic.w	r3, r3, #1
 8003918:	663b      	str	r3, [r7, #96]	; 0x60
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	3308      	adds	r3, #8
 8003920:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003922:	64ba      	str	r2, [r7, #72]	; 0x48
 8003924:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003926:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003928:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800392a:	e841 2300 	strex	r3, r2, [r1]
 800392e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003930:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1e5      	bne.n	8003902 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2220      	movs	r2, #32
 800393a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2220      	movs	r2, #32
 8003940:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e067      	b.n	8003a1e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0304 	and.w	r3, r3, #4
 8003958:	2b00      	cmp	r3, #0
 800395a:	d04f      	beq.n	80039fc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003966:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800396a:	d147      	bne.n	80039fc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003974:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800397c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800397e:	e853 3f00 	ldrex	r3, [r3]
 8003982:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003986:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800398a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	461a      	mov	r2, r3
 8003992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003994:	637b      	str	r3, [r7, #52]	; 0x34
 8003996:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003998:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800399a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800399c:	e841 2300 	strex	r3, r2, [r1]
 80039a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80039a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d1e6      	bne.n	8003976 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	3308      	adds	r3, #8
 80039ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	e853 3f00 	ldrex	r3, [r3]
 80039b6:	613b      	str	r3, [r7, #16]
   return(result);
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	f023 0301 	bic.w	r3, r3, #1
 80039be:	66bb      	str	r3, [r7, #104]	; 0x68
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	3308      	adds	r3, #8
 80039c6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80039c8:	623a      	str	r2, [r7, #32]
 80039ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039cc:	69f9      	ldr	r1, [r7, #28]
 80039ce:	6a3a      	ldr	r2, [r7, #32]
 80039d0:	e841 2300 	strex	r3, r2, [r1]
 80039d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d1e5      	bne.n	80039a8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2220      	movs	r2, #32
 80039e0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2220      	movs	r2, #32
 80039e6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e010      	b.n	8003a1e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	69da      	ldr	r2, [r3, #28]
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	4013      	ands	r3, r2
 8003a06:	68ba      	ldr	r2, [r7, #8]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	bf0c      	ite	eq
 8003a0c:	2301      	moveq	r3, #1
 8003a0e:	2300      	movne	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	461a      	mov	r2, r3
 8003a14:	79fb      	ldrb	r3, [r7, #7]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	f43f af4a 	beq.w	80038b0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3770      	adds	r7, #112	; 0x70
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}

08003a26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b095      	sub	sp, #84	; 0x54
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a36:	e853 3f00 	ldrex	r3, [r3]
 8003a3a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a3e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	461a      	mov	r2, r3
 8003a4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a4c:	643b      	str	r3, [r7, #64]	; 0x40
 8003a4e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a50:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a52:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003a54:	e841 2300 	strex	r3, r2, [r1]
 8003a58:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1e6      	bne.n	8003a2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	3308      	adds	r3, #8
 8003a66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a68:	6a3b      	ldr	r3, [r7, #32]
 8003a6a:	e853 3f00 	ldrex	r3, [r3]
 8003a6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	f023 0301 	bic.w	r3, r3, #1
 8003a76:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	3308      	adds	r3, #8
 8003a7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a80:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003a82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a88:	e841 2300 	strex	r3, r2, [r1]
 8003a8c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d1e5      	bne.n	8003a60 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d118      	bne.n	8003ace <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	e853 3f00 	ldrex	r3, [r3]
 8003aa8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	f023 0310 	bic.w	r3, r3, #16
 8003ab0:	647b      	str	r3, [r7, #68]	; 0x44
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003aba:	61bb      	str	r3, [r7, #24]
 8003abc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003abe:	6979      	ldr	r1, [r7, #20]
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	e841 2300 	strex	r3, r2, [r1]
 8003ac6:	613b      	str	r3, [r7, #16]
   return(result);
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d1e6      	bne.n	8003a9c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2220      	movs	r2, #32
 8003ad2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003ae0:	bf00      	nop
 8003ae2:	3754      	adds	r7, #84	; 0x54
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f7ff fb0e 	bl	800312c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b10:	bf00      	nop
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b088      	sub	sp, #32
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	e853 3f00 	ldrex	r3, [r3]
 8003b2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b34:	61fb      	str	r3, [r7, #28]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	61bb      	str	r3, [r7, #24]
 8003b40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b42:	6979      	ldr	r1, [r7, #20]
 8003b44:	69ba      	ldr	r2, [r7, #24]
 8003b46:	e841 2300 	strex	r3, r2, [r1]
 8003b4a:	613b      	str	r3, [r7, #16]
   return(result);
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1e6      	bne.n	8003b20 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2220      	movs	r2, #32
 8003b56:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f7ff fada 	bl	8003118 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b64:	bf00      	nop
 8003b66:	3720      	adds	r7, #32
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003b74:	bf00      	nop
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <__errno>:
 8003b80:	4b01      	ldr	r3, [pc, #4]	; (8003b88 <__errno+0x8>)
 8003b82:	6818      	ldr	r0, [r3, #0]
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop
 8003b88:	20000010 	.word	0x20000010

08003b8c <__libc_init_array>:
 8003b8c:	b570      	push	{r4, r5, r6, lr}
 8003b8e:	4d0d      	ldr	r5, [pc, #52]	; (8003bc4 <__libc_init_array+0x38>)
 8003b90:	4c0d      	ldr	r4, [pc, #52]	; (8003bc8 <__libc_init_array+0x3c>)
 8003b92:	1b64      	subs	r4, r4, r5
 8003b94:	10a4      	asrs	r4, r4, #2
 8003b96:	2600      	movs	r6, #0
 8003b98:	42a6      	cmp	r6, r4
 8003b9a:	d109      	bne.n	8003bb0 <__libc_init_array+0x24>
 8003b9c:	4d0b      	ldr	r5, [pc, #44]	; (8003bcc <__libc_init_array+0x40>)
 8003b9e:	4c0c      	ldr	r4, [pc, #48]	; (8003bd0 <__libc_init_array+0x44>)
 8003ba0:	f001 fb24 	bl	80051ec <_init>
 8003ba4:	1b64      	subs	r4, r4, r5
 8003ba6:	10a4      	asrs	r4, r4, #2
 8003ba8:	2600      	movs	r6, #0
 8003baa:	42a6      	cmp	r6, r4
 8003bac:	d105      	bne.n	8003bba <__libc_init_array+0x2e>
 8003bae:	bd70      	pop	{r4, r5, r6, pc}
 8003bb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bb4:	4798      	blx	r3
 8003bb6:	3601      	adds	r6, #1
 8003bb8:	e7ee      	b.n	8003b98 <__libc_init_array+0xc>
 8003bba:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bbe:	4798      	blx	r3
 8003bc0:	3601      	adds	r6, #1
 8003bc2:	e7f2      	b.n	8003baa <__libc_init_array+0x1e>
 8003bc4:	08005318 	.word	0x08005318
 8003bc8:	08005318 	.word	0x08005318
 8003bcc:	08005318 	.word	0x08005318
 8003bd0:	0800531c 	.word	0x0800531c

08003bd4 <memset>:
 8003bd4:	4402      	add	r2, r0
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d100      	bne.n	8003bde <memset+0xa>
 8003bdc:	4770      	bx	lr
 8003bde:	f803 1b01 	strb.w	r1, [r3], #1
 8003be2:	e7f9      	b.n	8003bd8 <memset+0x4>

08003be4 <iprintf>:
 8003be4:	b40f      	push	{r0, r1, r2, r3}
 8003be6:	4b0a      	ldr	r3, [pc, #40]	; (8003c10 <iprintf+0x2c>)
 8003be8:	b513      	push	{r0, r1, r4, lr}
 8003bea:	681c      	ldr	r4, [r3, #0]
 8003bec:	b124      	cbz	r4, 8003bf8 <iprintf+0x14>
 8003bee:	69a3      	ldr	r3, [r4, #24]
 8003bf0:	b913      	cbnz	r3, 8003bf8 <iprintf+0x14>
 8003bf2:	4620      	mov	r0, r4
 8003bf4:	f000 fa74 	bl	80040e0 <__sinit>
 8003bf8:	ab05      	add	r3, sp, #20
 8003bfa:	9a04      	ldr	r2, [sp, #16]
 8003bfc:	68a1      	ldr	r1, [r4, #8]
 8003bfe:	9301      	str	r3, [sp, #4]
 8003c00:	4620      	mov	r0, r4
 8003c02:	f000 fc7d 	bl	8004500 <_vfiprintf_r>
 8003c06:	b002      	add	sp, #8
 8003c08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c0c:	b004      	add	sp, #16
 8003c0e:	4770      	bx	lr
 8003c10:	20000010 	.word	0x20000010

08003c14 <putchar>:
 8003c14:	4b09      	ldr	r3, [pc, #36]	; (8003c3c <putchar+0x28>)
 8003c16:	b513      	push	{r0, r1, r4, lr}
 8003c18:	681c      	ldr	r4, [r3, #0]
 8003c1a:	4601      	mov	r1, r0
 8003c1c:	b134      	cbz	r4, 8003c2c <putchar+0x18>
 8003c1e:	69a3      	ldr	r3, [r4, #24]
 8003c20:	b923      	cbnz	r3, 8003c2c <putchar+0x18>
 8003c22:	9001      	str	r0, [sp, #4]
 8003c24:	4620      	mov	r0, r4
 8003c26:	f000 fa5b 	bl	80040e0 <__sinit>
 8003c2a:	9901      	ldr	r1, [sp, #4]
 8003c2c:	68a2      	ldr	r2, [r4, #8]
 8003c2e:	4620      	mov	r0, r4
 8003c30:	b002      	add	sp, #8
 8003c32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c36:	f000 bf27 	b.w	8004a88 <_putc_r>
 8003c3a:	bf00      	nop
 8003c3c:	20000010 	.word	0x20000010

08003c40 <_puts_r>:
 8003c40:	b570      	push	{r4, r5, r6, lr}
 8003c42:	460e      	mov	r6, r1
 8003c44:	4605      	mov	r5, r0
 8003c46:	b118      	cbz	r0, 8003c50 <_puts_r+0x10>
 8003c48:	6983      	ldr	r3, [r0, #24]
 8003c4a:	b90b      	cbnz	r3, 8003c50 <_puts_r+0x10>
 8003c4c:	f000 fa48 	bl	80040e0 <__sinit>
 8003c50:	69ab      	ldr	r3, [r5, #24]
 8003c52:	68ac      	ldr	r4, [r5, #8]
 8003c54:	b913      	cbnz	r3, 8003c5c <_puts_r+0x1c>
 8003c56:	4628      	mov	r0, r5
 8003c58:	f000 fa42 	bl	80040e0 <__sinit>
 8003c5c:	4b2c      	ldr	r3, [pc, #176]	; (8003d10 <_puts_r+0xd0>)
 8003c5e:	429c      	cmp	r4, r3
 8003c60:	d120      	bne.n	8003ca4 <_puts_r+0x64>
 8003c62:	686c      	ldr	r4, [r5, #4]
 8003c64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003c66:	07db      	lsls	r3, r3, #31
 8003c68:	d405      	bmi.n	8003c76 <_puts_r+0x36>
 8003c6a:	89a3      	ldrh	r3, [r4, #12]
 8003c6c:	0598      	lsls	r0, r3, #22
 8003c6e:	d402      	bmi.n	8003c76 <_puts_r+0x36>
 8003c70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c72:	f000 fad3 	bl	800421c <__retarget_lock_acquire_recursive>
 8003c76:	89a3      	ldrh	r3, [r4, #12]
 8003c78:	0719      	lsls	r1, r3, #28
 8003c7a:	d51d      	bpl.n	8003cb8 <_puts_r+0x78>
 8003c7c:	6923      	ldr	r3, [r4, #16]
 8003c7e:	b1db      	cbz	r3, 8003cb8 <_puts_r+0x78>
 8003c80:	3e01      	subs	r6, #1
 8003c82:	68a3      	ldr	r3, [r4, #8]
 8003c84:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	60a3      	str	r3, [r4, #8]
 8003c8c:	bb39      	cbnz	r1, 8003cde <_puts_r+0x9e>
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	da38      	bge.n	8003d04 <_puts_r+0xc4>
 8003c92:	4622      	mov	r2, r4
 8003c94:	210a      	movs	r1, #10
 8003c96:	4628      	mov	r0, r5
 8003c98:	f000 f848 	bl	8003d2c <__swbuf_r>
 8003c9c:	3001      	adds	r0, #1
 8003c9e:	d011      	beq.n	8003cc4 <_puts_r+0x84>
 8003ca0:	250a      	movs	r5, #10
 8003ca2:	e011      	b.n	8003cc8 <_puts_r+0x88>
 8003ca4:	4b1b      	ldr	r3, [pc, #108]	; (8003d14 <_puts_r+0xd4>)
 8003ca6:	429c      	cmp	r4, r3
 8003ca8:	d101      	bne.n	8003cae <_puts_r+0x6e>
 8003caa:	68ac      	ldr	r4, [r5, #8]
 8003cac:	e7da      	b.n	8003c64 <_puts_r+0x24>
 8003cae:	4b1a      	ldr	r3, [pc, #104]	; (8003d18 <_puts_r+0xd8>)
 8003cb0:	429c      	cmp	r4, r3
 8003cb2:	bf08      	it	eq
 8003cb4:	68ec      	ldreq	r4, [r5, #12]
 8003cb6:	e7d5      	b.n	8003c64 <_puts_r+0x24>
 8003cb8:	4621      	mov	r1, r4
 8003cba:	4628      	mov	r0, r5
 8003cbc:	f000 f888 	bl	8003dd0 <__swsetup_r>
 8003cc0:	2800      	cmp	r0, #0
 8003cc2:	d0dd      	beq.n	8003c80 <_puts_r+0x40>
 8003cc4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003cc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003cca:	07da      	lsls	r2, r3, #31
 8003ccc:	d405      	bmi.n	8003cda <_puts_r+0x9a>
 8003cce:	89a3      	ldrh	r3, [r4, #12]
 8003cd0:	059b      	lsls	r3, r3, #22
 8003cd2:	d402      	bmi.n	8003cda <_puts_r+0x9a>
 8003cd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cd6:	f000 faa2 	bl	800421e <__retarget_lock_release_recursive>
 8003cda:	4628      	mov	r0, r5
 8003cdc:	bd70      	pop	{r4, r5, r6, pc}
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	da04      	bge.n	8003cec <_puts_r+0xac>
 8003ce2:	69a2      	ldr	r2, [r4, #24]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	dc06      	bgt.n	8003cf6 <_puts_r+0xb6>
 8003ce8:	290a      	cmp	r1, #10
 8003cea:	d004      	beq.n	8003cf6 <_puts_r+0xb6>
 8003cec:	6823      	ldr	r3, [r4, #0]
 8003cee:	1c5a      	adds	r2, r3, #1
 8003cf0:	6022      	str	r2, [r4, #0]
 8003cf2:	7019      	strb	r1, [r3, #0]
 8003cf4:	e7c5      	b.n	8003c82 <_puts_r+0x42>
 8003cf6:	4622      	mov	r2, r4
 8003cf8:	4628      	mov	r0, r5
 8003cfa:	f000 f817 	bl	8003d2c <__swbuf_r>
 8003cfe:	3001      	adds	r0, #1
 8003d00:	d1bf      	bne.n	8003c82 <_puts_r+0x42>
 8003d02:	e7df      	b.n	8003cc4 <_puts_r+0x84>
 8003d04:	6823      	ldr	r3, [r4, #0]
 8003d06:	250a      	movs	r5, #10
 8003d08:	1c5a      	adds	r2, r3, #1
 8003d0a:	6022      	str	r2, [r4, #0]
 8003d0c:	701d      	strb	r5, [r3, #0]
 8003d0e:	e7db      	b.n	8003cc8 <_puts_r+0x88>
 8003d10:	08005280 	.word	0x08005280
 8003d14:	080052a0 	.word	0x080052a0
 8003d18:	08005260 	.word	0x08005260

08003d1c <puts>:
 8003d1c:	4b02      	ldr	r3, [pc, #8]	; (8003d28 <puts+0xc>)
 8003d1e:	4601      	mov	r1, r0
 8003d20:	6818      	ldr	r0, [r3, #0]
 8003d22:	f7ff bf8d 	b.w	8003c40 <_puts_r>
 8003d26:	bf00      	nop
 8003d28:	20000010 	.word	0x20000010

08003d2c <__swbuf_r>:
 8003d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d2e:	460e      	mov	r6, r1
 8003d30:	4614      	mov	r4, r2
 8003d32:	4605      	mov	r5, r0
 8003d34:	b118      	cbz	r0, 8003d3e <__swbuf_r+0x12>
 8003d36:	6983      	ldr	r3, [r0, #24]
 8003d38:	b90b      	cbnz	r3, 8003d3e <__swbuf_r+0x12>
 8003d3a:	f000 f9d1 	bl	80040e0 <__sinit>
 8003d3e:	4b21      	ldr	r3, [pc, #132]	; (8003dc4 <__swbuf_r+0x98>)
 8003d40:	429c      	cmp	r4, r3
 8003d42:	d12b      	bne.n	8003d9c <__swbuf_r+0x70>
 8003d44:	686c      	ldr	r4, [r5, #4]
 8003d46:	69a3      	ldr	r3, [r4, #24]
 8003d48:	60a3      	str	r3, [r4, #8]
 8003d4a:	89a3      	ldrh	r3, [r4, #12]
 8003d4c:	071a      	lsls	r2, r3, #28
 8003d4e:	d52f      	bpl.n	8003db0 <__swbuf_r+0x84>
 8003d50:	6923      	ldr	r3, [r4, #16]
 8003d52:	b36b      	cbz	r3, 8003db0 <__swbuf_r+0x84>
 8003d54:	6923      	ldr	r3, [r4, #16]
 8003d56:	6820      	ldr	r0, [r4, #0]
 8003d58:	1ac0      	subs	r0, r0, r3
 8003d5a:	6963      	ldr	r3, [r4, #20]
 8003d5c:	b2f6      	uxtb	r6, r6
 8003d5e:	4283      	cmp	r3, r0
 8003d60:	4637      	mov	r7, r6
 8003d62:	dc04      	bgt.n	8003d6e <__swbuf_r+0x42>
 8003d64:	4621      	mov	r1, r4
 8003d66:	4628      	mov	r0, r5
 8003d68:	f000 f926 	bl	8003fb8 <_fflush_r>
 8003d6c:	bb30      	cbnz	r0, 8003dbc <__swbuf_r+0x90>
 8003d6e:	68a3      	ldr	r3, [r4, #8]
 8003d70:	3b01      	subs	r3, #1
 8003d72:	60a3      	str	r3, [r4, #8]
 8003d74:	6823      	ldr	r3, [r4, #0]
 8003d76:	1c5a      	adds	r2, r3, #1
 8003d78:	6022      	str	r2, [r4, #0]
 8003d7a:	701e      	strb	r6, [r3, #0]
 8003d7c:	6963      	ldr	r3, [r4, #20]
 8003d7e:	3001      	adds	r0, #1
 8003d80:	4283      	cmp	r3, r0
 8003d82:	d004      	beq.n	8003d8e <__swbuf_r+0x62>
 8003d84:	89a3      	ldrh	r3, [r4, #12]
 8003d86:	07db      	lsls	r3, r3, #31
 8003d88:	d506      	bpl.n	8003d98 <__swbuf_r+0x6c>
 8003d8a:	2e0a      	cmp	r6, #10
 8003d8c:	d104      	bne.n	8003d98 <__swbuf_r+0x6c>
 8003d8e:	4621      	mov	r1, r4
 8003d90:	4628      	mov	r0, r5
 8003d92:	f000 f911 	bl	8003fb8 <_fflush_r>
 8003d96:	b988      	cbnz	r0, 8003dbc <__swbuf_r+0x90>
 8003d98:	4638      	mov	r0, r7
 8003d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d9c:	4b0a      	ldr	r3, [pc, #40]	; (8003dc8 <__swbuf_r+0x9c>)
 8003d9e:	429c      	cmp	r4, r3
 8003da0:	d101      	bne.n	8003da6 <__swbuf_r+0x7a>
 8003da2:	68ac      	ldr	r4, [r5, #8]
 8003da4:	e7cf      	b.n	8003d46 <__swbuf_r+0x1a>
 8003da6:	4b09      	ldr	r3, [pc, #36]	; (8003dcc <__swbuf_r+0xa0>)
 8003da8:	429c      	cmp	r4, r3
 8003daa:	bf08      	it	eq
 8003dac:	68ec      	ldreq	r4, [r5, #12]
 8003dae:	e7ca      	b.n	8003d46 <__swbuf_r+0x1a>
 8003db0:	4621      	mov	r1, r4
 8003db2:	4628      	mov	r0, r5
 8003db4:	f000 f80c 	bl	8003dd0 <__swsetup_r>
 8003db8:	2800      	cmp	r0, #0
 8003dba:	d0cb      	beq.n	8003d54 <__swbuf_r+0x28>
 8003dbc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003dc0:	e7ea      	b.n	8003d98 <__swbuf_r+0x6c>
 8003dc2:	bf00      	nop
 8003dc4:	08005280 	.word	0x08005280
 8003dc8:	080052a0 	.word	0x080052a0
 8003dcc:	08005260 	.word	0x08005260

08003dd0 <__swsetup_r>:
 8003dd0:	4b32      	ldr	r3, [pc, #200]	; (8003e9c <__swsetup_r+0xcc>)
 8003dd2:	b570      	push	{r4, r5, r6, lr}
 8003dd4:	681d      	ldr	r5, [r3, #0]
 8003dd6:	4606      	mov	r6, r0
 8003dd8:	460c      	mov	r4, r1
 8003dda:	b125      	cbz	r5, 8003de6 <__swsetup_r+0x16>
 8003ddc:	69ab      	ldr	r3, [r5, #24]
 8003dde:	b913      	cbnz	r3, 8003de6 <__swsetup_r+0x16>
 8003de0:	4628      	mov	r0, r5
 8003de2:	f000 f97d 	bl	80040e0 <__sinit>
 8003de6:	4b2e      	ldr	r3, [pc, #184]	; (8003ea0 <__swsetup_r+0xd0>)
 8003de8:	429c      	cmp	r4, r3
 8003dea:	d10f      	bne.n	8003e0c <__swsetup_r+0x3c>
 8003dec:	686c      	ldr	r4, [r5, #4]
 8003dee:	89a3      	ldrh	r3, [r4, #12]
 8003df0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003df4:	0719      	lsls	r1, r3, #28
 8003df6:	d42c      	bmi.n	8003e52 <__swsetup_r+0x82>
 8003df8:	06dd      	lsls	r5, r3, #27
 8003dfa:	d411      	bmi.n	8003e20 <__swsetup_r+0x50>
 8003dfc:	2309      	movs	r3, #9
 8003dfe:	6033      	str	r3, [r6, #0]
 8003e00:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003e04:	81a3      	strh	r3, [r4, #12]
 8003e06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e0a:	e03e      	b.n	8003e8a <__swsetup_r+0xba>
 8003e0c:	4b25      	ldr	r3, [pc, #148]	; (8003ea4 <__swsetup_r+0xd4>)
 8003e0e:	429c      	cmp	r4, r3
 8003e10:	d101      	bne.n	8003e16 <__swsetup_r+0x46>
 8003e12:	68ac      	ldr	r4, [r5, #8]
 8003e14:	e7eb      	b.n	8003dee <__swsetup_r+0x1e>
 8003e16:	4b24      	ldr	r3, [pc, #144]	; (8003ea8 <__swsetup_r+0xd8>)
 8003e18:	429c      	cmp	r4, r3
 8003e1a:	bf08      	it	eq
 8003e1c:	68ec      	ldreq	r4, [r5, #12]
 8003e1e:	e7e6      	b.n	8003dee <__swsetup_r+0x1e>
 8003e20:	0758      	lsls	r0, r3, #29
 8003e22:	d512      	bpl.n	8003e4a <__swsetup_r+0x7a>
 8003e24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e26:	b141      	cbz	r1, 8003e3a <__swsetup_r+0x6a>
 8003e28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e2c:	4299      	cmp	r1, r3
 8003e2e:	d002      	beq.n	8003e36 <__swsetup_r+0x66>
 8003e30:	4630      	mov	r0, r6
 8003e32:	f000 fa5b 	bl	80042ec <_free_r>
 8003e36:	2300      	movs	r3, #0
 8003e38:	6363      	str	r3, [r4, #52]	; 0x34
 8003e3a:	89a3      	ldrh	r3, [r4, #12]
 8003e3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003e40:	81a3      	strh	r3, [r4, #12]
 8003e42:	2300      	movs	r3, #0
 8003e44:	6063      	str	r3, [r4, #4]
 8003e46:	6923      	ldr	r3, [r4, #16]
 8003e48:	6023      	str	r3, [r4, #0]
 8003e4a:	89a3      	ldrh	r3, [r4, #12]
 8003e4c:	f043 0308 	orr.w	r3, r3, #8
 8003e50:	81a3      	strh	r3, [r4, #12]
 8003e52:	6923      	ldr	r3, [r4, #16]
 8003e54:	b94b      	cbnz	r3, 8003e6a <__swsetup_r+0x9a>
 8003e56:	89a3      	ldrh	r3, [r4, #12]
 8003e58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003e5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e60:	d003      	beq.n	8003e6a <__swsetup_r+0x9a>
 8003e62:	4621      	mov	r1, r4
 8003e64:	4630      	mov	r0, r6
 8003e66:	f000 fa01 	bl	800426c <__smakebuf_r>
 8003e6a:	89a0      	ldrh	r0, [r4, #12]
 8003e6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003e70:	f010 0301 	ands.w	r3, r0, #1
 8003e74:	d00a      	beq.n	8003e8c <__swsetup_r+0xbc>
 8003e76:	2300      	movs	r3, #0
 8003e78:	60a3      	str	r3, [r4, #8]
 8003e7a:	6963      	ldr	r3, [r4, #20]
 8003e7c:	425b      	negs	r3, r3
 8003e7e:	61a3      	str	r3, [r4, #24]
 8003e80:	6923      	ldr	r3, [r4, #16]
 8003e82:	b943      	cbnz	r3, 8003e96 <__swsetup_r+0xc6>
 8003e84:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003e88:	d1ba      	bne.n	8003e00 <__swsetup_r+0x30>
 8003e8a:	bd70      	pop	{r4, r5, r6, pc}
 8003e8c:	0781      	lsls	r1, r0, #30
 8003e8e:	bf58      	it	pl
 8003e90:	6963      	ldrpl	r3, [r4, #20]
 8003e92:	60a3      	str	r3, [r4, #8]
 8003e94:	e7f4      	b.n	8003e80 <__swsetup_r+0xb0>
 8003e96:	2000      	movs	r0, #0
 8003e98:	e7f7      	b.n	8003e8a <__swsetup_r+0xba>
 8003e9a:	bf00      	nop
 8003e9c:	20000010 	.word	0x20000010
 8003ea0:	08005280 	.word	0x08005280
 8003ea4:	080052a0 	.word	0x080052a0
 8003ea8:	08005260 	.word	0x08005260

08003eac <__sflush_r>:
 8003eac:	898a      	ldrh	r2, [r1, #12]
 8003eae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003eb2:	4605      	mov	r5, r0
 8003eb4:	0710      	lsls	r0, r2, #28
 8003eb6:	460c      	mov	r4, r1
 8003eb8:	d458      	bmi.n	8003f6c <__sflush_r+0xc0>
 8003eba:	684b      	ldr	r3, [r1, #4]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	dc05      	bgt.n	8003ecc <__sflush_r+0x20>
 8003ec0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	dc02      	bgt.n	8003ecc <__sflush_r+0x20>
 8003ec6:	2000      	movs	r0, #0
 8003ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ecc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ece:	2e00      	cmp	r6, #0
 8003ed0:	d0f9      	beq.n	8003ec6 <__sflush_r+0x1a>
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003ed8:	682f      	ldr	r7, [r5, #0]
 8003eda:	602b      	str	r3, [r5, #0]
 8003edc:	d032      	beq.n	8003f44 <__sflush_r+0x98>
 8003ede:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003ee0:	89a3      	ldrh	r3, [r4, #12]
 8003ee2:	075a      	lsls	r2, r3, #29
 8003ee4:	d505      	bpl.n	8003ef2 <__sflush_r+0x46>
 8003ee6:	6863      	ldr	r3, [r4, #4]
 8003ee8:	1ac0      	subs	r0, r0, r3
 8003eea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003eec:	b10b      	cbz	r3, 8003ef2 <__sflush_r+0x46>
 8003eee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ef0:	1ac0      	subs	r0, r0, r3
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ef8:	6a21      	ldr	r1, [r4, #32]
 8003efa:	4628      	mov	r0, r5
 8003efc:	47b0      	blx	r6
 8003efe:	1c43      	adds	r3, r0, #1
 8003f00:	89a3      	ldrh	r3, [r4, #12]
 8003f02:	d106      	bne.n	8003f12 <__sflush_r+0x66>
 8003f04:	6829      	ldr	r1, [r5, #0]
 8003f06:	291d      	cmp	r1, #29
 8003f08:	d82c      	bhi.n	8003f64 <__sflush_r+0xb8>
 8003f0a:	4a2a      	ldr	r2, [pc, #168]	; (8003fb4 <__sflush_r+0x108>)
 8003f0c:	40ca      	lsrs	r2, r1
 8003f0e:	07d6      	lsls	r6, r2, #31
 8003f10:	d528      	bpl.n	8003f64 <__sflush_r+0xb8>
 8003f12:	2200      	movs	r2, #0
 8003f14:	6062      	str	r2, [r4, #4]
 8003f16:	04d9      	lsls	r1, r3, #19
 8003f18:	6922      	ldr	r2, [r4, #16]
 8003f1a:	6022      	str	r2, [r4, #0]
 8003f1c:	d504      	bpl.n	8003f28 <__sflush_r+0x7c>
 8003f1e:	1c42      	adds	r2, r0, #1
 8003f20:	d101      	bne.n	8003f26 <__sflush_r+0x7a>
 8003f22:	682b      	ldr	r3, [r5, #0]
 8003f24:	b903      	cbnz	r3, 8003f28 <__sflush_r+0x7c>
 8003f26:	6560      	str	r0, [r4, #84]	; 0x54
 8003f28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f2a:	602f      	str	r7, [r5, #0]
 8003f2c:	2900      	cmp	r1, #0
 8003f2e:	d0ca      	beq.n	8003ec6 <__sflush_r+0x1a>
 8003f30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f34:	4299      	cmp	r1, r3
 8003f36:	d002      	beq.n	8003f3e <__sflush_r+0x92>
 8003f38:	4628      	mov	r0, r5
 8003f3a:	f000 f9d7 	bl	80042ec <_free_r>
 8003f3e:	2000      	movs	r0, #0
 8003f40:	6360      	str	r0, [r4, #52]	; 0x34
 8003f42:	e7c1      	b.n	8003ec8 <__sflush_r+0x1c>
 8003f44:	6a21      	ldr	r1, [r4, #32]
 8003f46:	2301      	movs	r3, #1
 8003f48:	4628      	mov	r0, r5
 8003f4a:	47b0      	blx	r6
 8003f4c:	1c41      	adds	r1, r0, #1
 8003f4e:	d1c7      	bne.n	8003ee0 <__sflush_r+0x34>
 8003f50:	682b      	ldr	r3, [r5, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d0c4      	beq.n	8003ee0 <__sflush_r+0x34>
 8003f56:	2b1d      	cmp	r3, #29
 8003f58:	d001      	beq.n	8003f5e <__sflush_r+0xb2>
 8003f5a:	2b16      	cmp	r3, #22
 8003f5c:	d101      	bne.n	8003f62 <__sflush_r+0xb6>
 8003f5e:	602f      	str	r7, [r5, #0]
 8003f60:	e7b1      	b.n	8003ec6 <__sflush_r+0x1a>
 8003f62:	89a3      	ldrh	r3, [r4, #12]
 8003f64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f68:	81a3      	strh	r3, [r4, #12]
 8003f6a:	e7ad      	b.n	8003ec8 <__sflush_r+0x1c>
 8003f6c:	690f      	ldr	r7, [r1, #16]
 8003f6e:	2f00      	cmp	r7, #0
 8003f70:	d0a9      	beq.n	8003ec6 <__sflush_r+0x1a>
 8003f72:	0793      	lsls	r3, r2, #30
 8003f74:	680e      	ldr	r6, [r1, #0]
 8003f76:	bf08      	it	eq
 8003f78:	694b      	ldreq	r3, [r1, #20]
 8003f7a:	600f      	str	r7, [r1, #0]
 8003f7c:	bf18      	it	ne
 8003f7e:	2300      	movne	r3, #0
 8003f80:	eba6 0807 	sub.w	r8, r6, r7
 8003f84:	608b      	str	r3, [r1, #8]
 8003f86:	f1b8 0f00 	cmp.w	r8, #0
 8003f8a:	dd9c      	ble.n	8003ec6 <__sflush_r+0x1a>
 8003f8c:	6a21      	ldr	r1, [r4, #32]
 8003f8e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003f90:	4643      	mov	r3, r8
 8003f92:	463a      	mov	r2, r7
 8003f94:	4628      	mov	r0, r5
 8003f96:	47b0      	blx	r6
 8003f98:	2800      	cmp	r0, #0
 8003f9a:	dc06      	bgt.n	8003faa <__sflush_r+0xfe>
 8003f9c:	89a3      	ldrh	r3, [r4, #12]
 8003f9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fa2:	81a3      	strh	r3, [r4, #12]
 8003fa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003fa8:	e78e      	b.n	8003ec8 <__sflush_r+0x1c>
 8003faa:	4407      	add	r7, r0
 8003fac:	eba8 0800 	sub.w	r8, r8, r0
 8003fb0:	e7e9      	b.n	8003f86 <__sflush_r+0xda>
 8003fb2:	bf00      	nop
 8003fb4:	20400001 	.word	0x20400001

08003fb8 <_fflush_r>:
 8003fb8:	b538      	push	{r3, r4, r5, lr}
 8003fba:	690b      	ldr	r3, [r1, #16]
 8003fbc:	4605      	mov	r5, r0
 8003fbe:	460c      	mov	r4, r1
 8003fc0:	b913      	cbnz	r3, 8003fc8 <_fflush_r+0x10>
 8003fc2:	2500      	movs	r5, #0
 8003fc4:	4628      	mov	r0, r5
 8003fc6:	bd38      	pop	{r3, r4, r5, pc}
 8003fc8:	b118      	cbz	r0, 8003fd2 <_fflush_r+0x1a>
 8003fca:	6983      	ldr	r3, [r0, #24]
 8003fcc:	b90b      	cbnz	r3, 8003fd2 <_fflush_r+0x1a>
 8003fce:	f000 f887 	bl	80040e0 <__sinit>
 8003fd2:	4b14      	ldr	r3, [pc, #80]	; (8004024 <_fflush_r+0x6c>)
 8003fd4:	429c      	cmp	r4, r3
 8003fd6:	d11b      	bne.n	8004010 <_fflush_r+0x58>
 8003fd8:	686c      	ldr	r4, [r5, #4]
 8003fda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d0ef      	beq.n	8003fc2 <_fflush_r+0xa>
 8003fe2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003fe4:	07d0      	lsls	r0, r2, #31
 8003fe6:	d404      	bmi.n	8003ff2 <_fflush_r+0x3a>
 8003fe8:	0599      	lsls	r1, r3, #22
 8003fea:	d402      	bmi.n	8003ff2 <_fflush_r+0x3a>
 8003fec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003fee:	f000 f915 	bl	800421c <__retarget_lock_acquire_recursive>
 8003ff2:	4628      	mov	r0, r5
 8003ff4:	4621      	mov	r1, r4
 8003ff6:	f7ff ff59 	bl	8003eac <__sflush_r>
 8003ffa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ffc:	07da      	lsls	r2, r3, #31
 8003ffe:	4605      	mov	r5, r0
 8004000:	d4e0      	bmi.n	8003fc4 <_fflush_r+0xc>
 8004002:	89a3      	ldrh	r3, [r4, #12]
 8004004:	059b      	lsls	r3, r3, #22
 8004006:	d4dd      	bmi.n	8003fc4 <_fflush_r+0xc>
 8004008:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800400a:	f000 f908 	bl	800421e <__retarget_lock_release_recursive>
 800400e:	e7d9      	b.n	8003fc4 <_fflush_r+0xc>
 8004010:	4b05      	ldr	r3, [pc, #20]	; (8004028 <_fflush_r+0x70>)
 8004012:	429c      	cmp	r4, r3
 8004014:	d101      	bne.n	800401a <_fflush_r+0x62>
 8004016:	68ac      	ldr	r4, [r5, #8]
 8004018:	e7df      	b.n	8003fda <_fflush_r+0x22>
 800401a:	4b04      	ldr	r3, [pc, #16]	; (800402c <_fflush_r+0x74>)
 800401c:	429c      	cmp	r4, r3
 800401e:	bf08      	it	eq
 8004020:	68ec      	ldreq	r4, [r5, #12]
 8004022:	e7da      	b.n	8003fda <_fflush_r+0x22>
 8004024:	08005280 	.word	0x08005280
 8004028:	080052a0 	.word	0x080052a0
 800402c:	08005260 	.word	0x08005260

08004030 <std>:
 8004030:	2300      	movs	r3, #0
 8004032:	b510      	push	{r4, lr}
 8004034:	4604      	mov	r4, r0
 8004036:	e9c0 3300 	strd	r3, r3, [r0]
 800403a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800403e:	6083      	str	r3, [r0, #8]
 8004040:	8181      	strh	r1, [r0, #12]
 8004042:	6643      	str	r3, [r0, #100]	; 0x64
 8004044:	81c2      	strh	r2, [r0, #14]
 8004046:	6183      	str	r3, [r0, #24]
 8004048:	4619      	mov	r1, r3
 800404a:	2208      	movs	r2, #8
 800404c:	305c      	adds	r0, #92	; 0x5c
 800404e:	f7ff fdc1 	bl	8003bd4 <memset>
 8004052:	4b05      	ldr	r3, [pc, #20]	; (8004068 <std+0x38>)
 8004054:	6263      	str	r3, [r4, #36]	; 0x24
 8004056:	4b05      	ldr	r3, [pc, #20]	; (800406c <std+0x3c>)
 8004058:	62a3      	str	r3, [r4, #40]	; 0x28
 800405a:	4b05      	ldr	r3, [pc, #20]	; (8004070 <std+0x40>)
 800405c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800405e:	4b05      	ldr	r3, [pc, #20]	; (8004074 <std+0x44>)
 8004060:	6224      	str	r4, [r4, #32]
 8004062:	6323      	str	r3, [r4, #48]	; 0x30
 8004064:	bd10      	pop	{r4, pc}
 8004066:	bf00      	nop
 8004068:	08004b39 	.word	0x08004b39
 800406c:	08004b5b 	.word	0x08004b5b
 8004070:	08004b93 	.word	0x08004b93
 8004074:	08004bb7 	.word	0x08004bb7

08004078 <_cleanup_r>:
 8004078:	4901      	ldr	r1, [pc, #4]	; (8004080 <_cleanup_r+0x8>)
 800407a:	f000 b8af 	b.w	80041dc <_fwalk_reent>
 800407e:	bf00      	nop
 8004080:	08003fb9 	.word	0x08003fb9

08004084 <__sfmoreglue>:
 8004084:	b570      	push	{r4, r5, r6, lr}
 8004086:	2268      	movs	r2, #104	; 0x68
 8004088:	1e4d      	subs	r5, r1, #1
 800408a:	4355      	muls	r5, r2
 800408c:	460e      	mov	r6, r1
 800408e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004092:	f000 f997 	bl	80043c4 <_malloc_r>
 8004096:	4604      	mov	r4, r0
 8004098:	b140      	cbz	r0, 80040ac <__sfmoreglue+0x28>
 800409a:	2100      	movs	r1, #0
 800409c:	e9c0 1600 	strd	r1, r6, [r0]
 80040a0:	300c      	adds	r0, #12
 80040a2:	60a0      	str	r0, [r4, #8]
 80040a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80040a8:	f7ff fd94 	bl	8003bd4 <memset>
 80040ac:	4620      	mov	r0, r4
 80040ae:	bd70      	pop	{r4, r5, r6, pc}

080040b0 <__sfp_lock_acquire>:
 80040b0:	4801      	ldr	r0, [pc, #4]	; (80040b8 <__sfp_lock_acquire+0x8>)
 80040b2:	f000 b8b3 	b.w	800421c <__retarget_lock_acquire_recursive>
 80040b6:	bf00      	nop
 80040b8:	2000013d 	.word	0x2000013d

080040bc <__sfp_lock_release>:
 80040bc:	4801      	ldr	r0, [pc, #4]	; (80040c4 <__sfp_lock_release+0x8>)
 80040be:	f000 b8ae 	b.w	800421e <__retarget_lock_release_recursive>
 80040c2:	bf00      	nop
 80040c4:	2000013d 	.word	0x2000013d

080040c8 <__sinit_lock_acquire>:
 80040c8:	4801      	ldr	r0, [pc, #4]	; (80040d0 <__sinit_lock_acquire+0x8>)
 80040ca:	f000 b8a7 	b.w	800421c <__retarget_lock_acquire_recursive>
 80040ce:	bf00      	nop
 80040d0:	2000013e 	.word	0x2000013e

080040d4 <__sinit_lock_release>:
 80040d4:	4801      	ldr	r0, [pc, #4]	; (80040dc <__sinit_lock_release+0x8>)
 80040d6:	f000 b8a2 	b.w	800421e <__retarget_lock_release_recursive>
 80040da:	bf00      	nop
 80040dc:	2000013e 	.word	0x2000013e

080040e0 <__sinit>:
 80040e0:	b510      	push	{r4, lr}
 80040e2:	4604      	mov	r4, r0
 80040e4:	f7ff fff0 	bl	80040c8 <__sinit_lock_acquire>
 80040e8:	69a3      	ldr	r3, [r4, #24]
 80040ea:	b11b      	cbz	r3, 80040f4 <__sinit+0x14>
 80040ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040f0:	f7ff bff0 	b.w	80040d4 <__sinit_lock_release>
 80040f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80040f8:	6523      	str	r3, [r4, #80]	; 0x50
 80040fa:	4b13      	ldr	r3, [pc, #76]	; (8004148 <__sinit+0x68>)
 80040fc:	4a13      	ldr	r2, [pc, #76]	; (800414c <__sinit+0x6c>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	62a2      	str	r2, [r4, #40]	; 0x28
 8004102:	42a3      	cmp	r3, r4
 8004104:	bf04      	itt	eq
 8004106:	2301      	moveq	r3, #1
 8004108:	61a3      	streq	r3, [r4, #24]
 800410a:	4620      	mov	r0, r4
 800410c:	f000 f820 	bl	8004150 <__sfp>
 8004110:	6060      	str	r0, [r4, #4]
 8004112:	4620      	mov	r0, r4
 8004114:	f000 f81c 	bl	8004150 <__sfp>
 8004118:	60a0      	str	r0, [r4, #8]
 800411a:	4620      	mov	r0, r4
 800411c:	f000 f818 	bl	8004150 <__sfp>
 8004120:	2200      	movs	r2, #0
 8004122:	60e0      	str	r0, [r4, #12]
 8004124:	2104      	movs	r1, #4
 8004126:	6860      	ldr	r0, [r4, #4]
 8004128:	f7ff ff82 	bl	8004030 <std>
 800412c:	68a0      	ldr	r0, [r4, #8]
 800412e:	2201      	movs	r2, #1
 8004130:	2109      	movs	r1, #9
 8004132:	f7ff ff7d 	bl	8004030 <std>
 8004136:	68e0      	ldr	r0, [r4, #12]
 8004138:	2202      	movs	r2, #2
 800413a:	2112      	movs	r1, #18
 800413c:	f7ff ff78 	bl	8004030 <std>
 8004140:	2301      	movs	r3, #1
 8004142:	61a3      	str	r3, [r4, #24]
 8004144:	e7d2      	b.n	80040ec <__sinit+0xc>
 8004146:	bf00      	nop
 8004148:	0800525c 	.word	0x0800525c
 800414c:	08004079 	.word	0x08004079

08004150 <__sfp>:
 8004150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004152:	4607      	mov	r7, r0
 8004154:	f7ff ffac 	bl	80040b0 <__sfp_lock_acquire>
 8004158:	4b1e      	ldr	r3, [pc, #120]	; (80041d4 <__sfp+0x84>)
 800415a:	681e      	ldr	r6, [r3, #0]
 800415c:	69b3      	ldr	r3, [r6, #24]
 800415e:	b913      	cbnz	r3, 8004166 <__sfp+0x16>
 8004160:	4630      	mov	r0, r6
 8004162:	f7ff ffbd 	bl	80040e0 <__sinit>
 8004166:	3648      	adds	r6, #72	; 0x48
 8004168:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800416c:	3b01      	subs	r3, #1
 800416e:	d503      	bpl.n	8004178 <__sfp+0x28>
 8004170:	6833      	ldr	r3, [r6, #0]
 8004172:	b30b      	cbz	r3, 80041b8 <__sfp+0x68>
 8004174:	6836      	ldr	r6, [r6, #0]
 8004176:	e7f7      	b.n	8004168 <__sfp+0x18>
 8004178:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800417c:	b9d5      	cbnz	r5, 80041b4 <__sfp+0x64>
 800417e:	4b16      	ldr	r3, [pc, #88]	; (80041d8 <__sfp+0x88>)
 8004180:	60e3      	str	r3, [r4, #12]
 8004182:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004186:	6665      	str	r5, [r4, #100]	; 0x64
 8004188:	f000 f847 	bl	800421a <__retarget_lock_init_recursive>
 800418c:	f7ff ff96 	bl	80040bc <__sfp_lock_release>
 8004190:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004194:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004198:	6025      	str	r5, [r4, #0]
 800419a:	61a5      	str	r5, [r4, #24]
 800419c:	2208      	movs	r2, #8
 800419e:	4629      	mov	r1, r5
 80041a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80041a4:	f7ff fd16 	bl	8003bd4 <memset>
 80041a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80041ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80041b0:	4620      	mov	r0, r4
 80041b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041b4:	3468      	adds	r4, #104	; 0x68
 80041b6:	e7d9      	b.n	800416c <__sfp+0x1c>
 80041b8:	2104      	movs	r1, #4
 80041ba:	4638      	mov	r0, r7
 80041bc:	f7ff ff62 	bl	8004084 <__sfmoreglue>
 80041c0:	4604      	mov	r4, r0
 80041c2:	6030      	str	r0, [r6, #0]
 80041c4:	2800      	cmp	r0, #0
 80041c6:	d1d5      	bne.n	8004174 <__sfp+0x24>
 80041c8:	f7ff ff78 	bl	80040bc <__sfp_lock_release>
 80041cc:	230c      	movs	r3, #12
 80041ce:	603b      	str	r3, [r7, #0]
 80041d0:	e7ee      	b.n	80041b0 <__sfp+0x60>
 80041d2:	bf00      	nop
 80041d4:	0800525c 	.word	0x0800525c
 80041d8:	ffff0001 	.word	0xffff0001

080041dc <_fwalk_reent>:
 80041dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041e0:	4606      	mov	r6, r0
 80041e2:	4688      	mov	r8, r1
 80041e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80041e8:	2700      	movs	r7, #0
 80041ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80041ee:	f1b9 0901 	subs.w	r9, r9, #1
 80041f2:	d505      	bpl.n	8004200 <_fwalk_reent+0x24>
 80041f4:	6824      	ldr	r4, [r4, #0]
 80041f6:	2c00      	cmp	r4, #0
 80041f8:	d1f7      	bne.n	80041ea <_fwalk_reent+0xe>
 80041fa:	4638      	mov	r0, r7
 80041fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004200:	89ab      	ldrh	r3, [r5, #12]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d907      	bls.n	8004216 <_fwalk_reent+0x3a>
 8004206:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800420a:	3301      	adds	r3, #1
 800420c:	d003      	beq.n	8004216 <_fwalk_reent+0x3a>
 800420e:	4629      	mov	r1, r5
 8004210:	4630      	mov	r0, r6
 8004212:	47c0      	blx	r8
 8004214:	4307      	orrs	r7, r0
 8004216:	3568      	adds	r5, #104	; 0x68
 8004218:	e7e9      	b.n	80041ee <_fwalk_reent+0x12>

0800421a <__retarget_lock_init_recursive>:
 800421a:	4770      	bx	lr

0800421c <__retarget_lock_acquire_recursive>:
 800421c:	4770      	bx	lr

0800421e <__retarget_lock_release_recursive>:
 800421e:	4770      	bx	lr

08004220 <__swhatbuf_r>:
 8004220:	b570      	push	{r4, r5, r6, lr}
 8004222:	460e      	mov	r6, r1
 8004224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004228:	2900      	cmp	r1, #0
 800422a:	b096      	sub	sp, #88	; 0x58
 800422c:	4614      	mov	r4, r2
 800422e:	461d      	mov	r5, r3
 8004230:	da08      	bge.n	8004244 <__swhatbuf_r+0x24>
 8004232:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	602a      	str	r2, [r5, #0]
 800423a:	061a      	lsls	r2, r3, #24
 800423c:	d410      	bmi.n	8004260 <__swhatbuf_r+0x40>
 800423e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004242:	e00e      	b.n	8004262 <__swhatbuf_r+0x42>
 8004244:	466a      	mov	r2, sp
 8004246:	f000 fcdd 	bl	8004c04 <_fstat_r>
 800424a:	2800      	cmp	r0, #0
 800424c:	dbf1      	blt.n	8004232 <__swhatbuf_r+0x12>
 800424e:	9a01      	ldr	r2, [sp, #4]
 8004250:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004254:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004258:	425a      	negs	r2, r3
 800425a:	415a      	adcs	r2, r3
 800425c:	602a      	str	r2, [r5, #0]
 800425e:	e7ee      	b.n	800423e <__swhatbuf_r+0x1e>
 8004260:	2340      	movs	r3, #64	; 0x40
 8004262:	2000      	movs	r0, #0
 8004264:	6023      	str	r3, [r4, #0]
 8004266:	b016      	add	sp, #88	; 0x58
 8004268:	bd70      	pop	{r4, r5, r6, pc}
	...

0800426c <__smakebuf_r>:
 800426c:	898b      	ldrh	r3, [r1, #12]
 800426e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004270:	079d      	lsls	r5, r3, #30
 8004272:	4606      	mov	r6, r0
 8004274:	460c      	mov	r4, r1
 8004276:	d507      	bpl.n	8004288 <__smakebuf_r+0x1c>
 8004278:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800427c:	6023      	str	r3, [r4, #0]
 800427e:	6123      	str	r3, [r4, #16]
 8004280:	2301      	movs	r3, #1
 8004282:	6163      	str	r3, [r4, #20]
 8004284:	b002      	add	sp, #8
 8004286:	bd70      	pop	{r4, r5, r6, pc}
 8004288:	ab01      	add	r3, sp, #4
 800428a:	466a      	mov	r2, sp
 800428c:	f7ff ffc8 	bl	8004220 <__swhatbuf_r>
 8004290:	9900      	ldr	r1, [sp, #0]
 8004292:	4605      	mov	r5, r0
 8004294:	4630      	mov	r0, r6
 8004296:	f000 f895 	bl	80043c4 <_malloc_r>
 800429a:	b948      	cbnz	r0, 80042b0 <__smakebuf_r+0x44>
 800429c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042a0:	059a      	lsls	r2, r3, #22
 80042a2:	d4ef      	bmi.n	8004284 <__smakebuf_r+0x18>
 80042a4:	f023 0303 	bic.w	r3, r3, #3
 80042a8:	f043 0302 	orr.w	r3, r3, #2
 80042ac:	81a3      	strh	r3, [r4, #12]
 80042ae:	e7e3      	b.n	8004278 <__smakebuf_r+0xc>
 80042b0:	4b0d      	ldr	r3, [pc, #52]	; (80042e8 <__smakebuf_r+0x7c>)
 80042b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80042b4:	89a3      	ldrh	r3, [r4, #12]
 80042b6:	6020      	str	r0, [r4, #0]
 80042b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042bc:	81a3      	strh	r3, [r4, #12]
 80042be:	9b00      	ldr	r3, [sp, #0]
 80042c0:	6163      	str	r3, [r4, #20]
 80042c2:	9b01      	ldr	r3, [sp, #4]
 80042c4:	6120      	str	r0, [r4, #16]
 80042c6:	b15b      	cbz	r3, 80042e0 <__smakebuf_r+0x74>
 80042c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80042cc:	4630      	mov	r0, r6
 80042ce:	f000 fcab 	bl	8004c28 <_isatty_r>
 80042d2:	b128      	cbz	r0, 80042e0 <__smakebuf_r+0x74>
 80042d4:	89a3      	ldrh	r3, [r4, #12]
 80042d6:	f023 0303 	bic.w	r3, r3, #3
 80042da:	f043 0301 	orr.w	r3, r3, #1
 80042de:	81a3      	strh	r3, [r4, #12]
 80042e0:	89a0      	ldrh	r0, [r4, #12]
 80042e2:	4305      	orrs	r5, r0
 80042e4:	81a5      	strh	r5, [r4, #12]
 80042e6:	e7cd      	b.n	8004284 <__smakebuf_r+0x18>
 80042e8:	08004079 	.word	0x08004079

080042ec <_free_r>:
 80042ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80042ee:	2900      	cmp	r1, #0
 80042f0:	d044      	beq.n	800437c <_free_r+0x90>
 80042f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042f6:	9001      	str	r0, [sp, #4]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f1a1 0404 	sub.w	r4, r1, #4
 80042fe:	bfb8      	it	lt
 8004300:	18e4      	addlt	r4, r4, r3
 8004302:	f000 fcb3 	bl	8004c6c <__malloc_lock>
 8004306:	4a1e      	ldr	r2, [pc, #120]	; (8004380 <_free_r+0x94>)
 8004308:	9801      	ldr	r0, [sp, #4]
 800430a:	6813      	ldr	r3, [r2, #0]
 800430c:	b933      	cbnz	r3, 800431c <_free_r+0x30>
 800430e:	6063      	str	r3, [r4, #4]
 8004310:	6014      	str	r4, [r2, #0]
 8004312:	b003      	add	sp, #12
 8004314:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004318:	f000 bcae 	b.w	8004c78 <__malloc_unlock>
 800431c:	42a3      	cmp	r3, r4
 800431e:	d908      	bls.n	8004332 <_free_r+0x46>
 8004320:	6825      	ldr	r5, [r4, #0]
 8004322:	1961      	adds	r1, r4, r5
 8004324:	428b      	cmp	r3, r1
 8004326:	bf01      	itttt	eq
 8004328:	6819      	ldreq	r1, [r3, #0]
 800432a:	685b      	ldreq	r3, [r3, #4]
 800432c:	1949      	addeq	r1, r1, r5
 800432e:	6021      	streq	r1, [r4, #0]
 8004330:	e7ed      	b.n	800430e <_free_r+0x22>
 8004332:	461a      	mov	r2, r3
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	b10b      	cbz	r3, 800433c <_free_r+0x50>
 8004338:	42a3      	cmp	r3, r4
 800433a:	d9fa      	bls.n	8004332 <_free_r+0x46>
 800433c:	6811      	ldr	r1, [r2, #0]
 800433e:	1855      	adds	r5, r2, r1
 8004340:	42a5      	cmp	r5, r4
 8004342:	d10b      	bne.n	800435c <_free_r+0x70>
 8004344:	6824      	ldr	r4, [r4, #0]
 8004346:	4421      	add	r1, r4
 8004348:	1854      	adds	r4, r2, r1
 800434a:	42a3      	cmp	r3, r4
 800434c:	6011      	str	r1, [r2, #0]
 800434e:	d1e0      	bne.n	8004312 <_free_r+0x26>
 8004350:	681c      	ldr	r4, [r3, #0]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	6053      	str	r3, [r2, #4]
 8004356:	4421      	add	r1, r4
 8004358:	6011      	str	r1, [r2, #0]
 800435a:	e7da      	b.n	8004312 <_free_r+0x26>
 800435c:	d902      	bls.n	8004364 <_free_r+0x78>
 800435e:	230c      	movs	r3, #12
 8004360:	6003      	str	r3, [r0, #0]
 8004362:	e7d6      	b.n	8004312 <_free_r+0x26>
 8004364:	6825      	ldr	r5, [r4, #0]
 8004366:	1961      	adds	r1, r4, r5
 8004368:	428b      	cmp	r3, r1
 800436a:	bf04      	itt	eq
 800436c:	6819      	ldreq	r1, [r3, #0]
 800436e:	685b      	ldreq	r3, [r3, #4]
 8004370:	6063      	str	r3, [r4, #4]
 8004372:	bf04      	itt	eq
 8004374:	1949      	addeq	r1, r1, r5
 8004376:	6021      	streq	r1, [r4, #0]
 8004378:	6054      	str	r4, [r2, #4]
 800437a:	e7ca      	b.n	8004312 <_free_r+0x26>
 800437c:	b003      	add	sp, #12
 800437e:	bd30      	pop	{r4, r5, pc}
 8004380:	20000140 	.word	0x20000140

08004384 <sbrk_aligned>:
 8004384:	b570      	push	{r4, r5, r6, lr}
 8004386:	4e0e      	ldr	r6, [pc, #56]	; (80043c0 <sbrk_aligned+0x3c>)
 8004388:	460c      	mov	r4, r1
 800438a:	6831      	ldr	r1, [r6, #0]
 800438c:	4605      	mov	r5, r0
 800438e:	b911      	cbnz	r1, 8004396 <sbrk_aligned+0x12>
 8004390:	f000 fbc2 	bl	8004b18 <_sbrk_r>
 8004394:	6030      	str	r0, [r6, #0]
 8004396:	4621      	mov	r1, r4
 8004398:	4628      	mov	r0, r5
 800439a:	f000 fbbd 	bl	8004b18 <_sbrk_r>
 800439e:	1c43      	adds	r3, r0, #1
 80043a0:	d00a      	beq.n	80043b8 <sbrk_aligned+0x34>
 80043a2:	1cc4      	adds	r4, r0, #3
 80043a4:	f024 0403 	bic.w	r4, r4, #3
 80043a8:	42a0      	cmp	r0, r4
 80043aa:	d007      	beq.n	80043bc <sbrk_aligned+0x38>
 80043ac:	1a21      	subs	r1, r4, r0
 80043ae:	4628      	mov	r0, r5
 80043b0:	f000 fbb2 	bl	8004b18 <_sbrk_r>
 80043b4:	3001      	adds	r0, #1
 80043b6:	d101      	bne.n	80043bc <sbrk_aligned+0x38>
 80043b8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80043bc:	4620      	mov	r0, r4
 80043be:	bd70      	pop	{r4, r5, r6, pc}
 80043c0:	20000144 	.word	0x20000144

080043c4 <_malloc_r>:
 80043c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043c8:	1ccd      	adds	r5, r1, #3
 80043ca:	f025 0503 	bic.w	r5, r5, #3
 80043ce:	3508      	adds	r5, #8
 80043d0:	2d0c      	cmp	r5, #12
 80043d2:	bf38      	it	cc
 80043d4:	250c      	movcc	r5, #12
 80043d6:	2d00      	cmp	r5, #0
 80043d8:	4607      	mov	r7, r0
 80043da:	db01      	blt.n	80043e0 <_malloc_r+0x1c>
 80043dc:	42a9      	cmp	r1, r5
 80043de:	d905      	bls.n	80043ec <_malloc_r+0x28>
 80043e0:	230c      	movs	r3, #12
 80043e2:	603b      	str	r3, [r7, #0]
 80043e4:	2600      	movs	r6, #0
 80043e6:	4630      	mov	r0, r6
 80043e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043ec:	4e2e      	ldr	r6, [pc, #184]	; (80044a8 <_malloc_r+0xe4>)
 80043ee:	f000 fc3d 	bl	8004c6c <__malloc_lock>
 80043f2:	6833      	ldr	r3, [r6, #0]
 80043f4:	461c      	mov	r4, r3
 80043f6:	bb34      	cbnz	r4, 8004446 <_malloc_r+0x82>
 80043f8:	4629      	mov	r1, r5
 80043fa:	4638      	mov	r0, r7
 80043fc:	f7ff ffc2 	bl	8004384 <sbrk_aligned>
 8004400:	1c43      	adds	r3, r0, #1
 8004402:	4604      	mov	r4, r0
 8004404:	d14d      	bne.n	80044a2 <_malloc_r+0xde>
 8004406:	6834      	ldr	r4, [r6, #0]
 8004408:	4626      	mov	r6, r4
 800440a:	2e00      	cmp	r6, #0
 800440c:	d140      	bne.n	8004490 <_malloc_r+0xcc>
 800440e:	6823      	ldr	r3, [r4, #0]
 8004410:	4631      	mov	r1, r6
 8004412:	4638      	mov	r0, r7
 8004414:	eb04 0803 	add.w	r8, r4, r3
 8004418:	f000 fb7e 	bl	8004b18 <_sbrk_r>
 800441c:	4580      	cmp	r8, r0
 800441e:	d13a      	bne.n	8004496 <_malloc_r+0xd2>
 8004420:	6821      	ldr	r1, [r4, #0]
 8004422:	3503      	adds	r5, #3
 8004424:	1a6d      	subs	r5, r5, r1
 8004426:	f025 0503 	bic.w	r5, r5, #3
 800442a:	3508      	adds	r5, #8
 800442c:	2d0c      	cmp	r5, #12
 800442e:	bf38      	it	cc
 8004430:	250c      	movcc	r5, #12
 8004432:	4629      	mov	r1, r5
 8004434:	4638      	mov	r0, r7
 8004436:	f7ff ffa5 	bl	8004384 <sbrk_aligned>
 800443a:	3001      	adds	r0, #1
 800443c:	d02b      	beq.n	8004496 <_malloc_r+0xd2>
 800443e:	6823      	ldr	r3, [r4, #0]
 8004440:	442b      	add	r3, r5
 8004442:	6023      	str	r3, [r4, #0]
 8004444:	e00e      	b.n	8004464 <_malloc_r+0xa0>
 8004446:	6822      	ldr	r2, [r4, #0]
 8004448:	1b52      	subs	r2, r2, r5
 800444a:	d41e      	bmi.n	800448a <_malloc_r+0xc6>
 800444c:	2a0b      	cmp	r2, #11
 800444e:	d916      	bls.n	800447e <_malloc_r+0xba>
 8004450:	1961      	adds	r1, r4, r5
 8004452:	42a3      	cmp	r3, r4
 8004454:	6025      	str	r5, [r4, #0]
 8004456:	bf18      	it	ne
 8004458:	6059      	strne	r1, [r3, #4]
 800445a:	6863      	ldr	r3, [r4, #4]
 800445c:	bf08      	it	eq
 800445e:	6031      	streq	r1, [r6, #0]
 8004460:	5162      	str	r2, [r4, r5]
 8004462:	604b      	str	r3, [r1, #4]
 8004464:	4638      	mov	r0, r7
 8004466:	f104 060b 	add.w	r6, r4, #11
 800446a:	f000 fc05 	bl	8004c78 <__malloc_unlock>
 800446e:	f026 0607 	bic.w	r6, r6, #7
 8004472:	1d23      	adds	r3, r4, #4
 8004474:	1af2      	subs	r2, r6, r3
 8004476:	d0b6      	beq.n	80043e6 <_malloc_r+0x22>
 8004478:	1b9b      	subs	r3, r3, r6
 800447a:	50a3      	str	r3, [r4, r2]
 800447c:	e7b3      	b.n	80043e6 <_malloc_r+0x22>
 800447e:	6862      	ldr	r2, [r4, #4]
 8004480:	42a3      	cmp	r3, r4
 8004482:	bf0c      	ite	eq
 8004484:	6032      	streq	r2, [r6, #0]
 8004486:	605a      	strne	r2, [r3, #4]
 8004488:	e7ec      	b.n	8004464 <_malloc_r+0xa0>
 800448a:	4623      	mov	r3, r4
 800448c:	6864      	ldr	r4, [r4, #4]
 800448e:	e7b2      	b.n	80043f6 <_malloc_r+0x32>
 8004490:	4634      	mov	r4, r6
 8004492:	6876      	ldr	r6, [r6, #4]
 8004494:	e7b9      	b.n	800440a <_malloc_r+0x46>
 8004496:	230c      	movs	r3, #12
 8004498:	603b      	str	r3, [r7, #0]
 800449a:	4638      	mov	r0, r7
 800449c:	f000 fbec 	bl	8004c78 <__malloc_unlock>
 80044a0:	e7a1      	b.n	80043e6 <_malloc_r+0x22>
 80044a2:	6025      	str	r5, [r4, #0]
 80044a4:	e7de      	b.n	8004464 <_malloc_r+0xa0>
 80044a6:	bf00      	nop
 80044a8:	20000140 	.word	0x20000140

080044ac <__sfputc_r>:
 80044ac:	6893      	ldr	r3, [r2, #8]
 80044ae:	3b01      	subs	r3, #1
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	b410      	push	{r4}
 80044b4:	6093      	str	r3, [r2, #8]
 80044b6:	da08      	bge.n	80044ca <__sfputc_r+0x1e>
 80044b8:	6994      	ldr	r4, [r2, #24]
 80044ba:	42a3      	cmp	r3, r4
 80044bc:	db01      	blt.n	80044c2 <__sfputc_r+0x16>
 80044be:	290a      	cmp	r1, #10
 80044c0:	d103      	bne.n	80044ca <__sfputc_r+0x1e>
 80044c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044c6:	f7ff bc31 	b.w	8003d2c <__swbuf_r>
 80044ca:	6813      	ldr	r3, [r2, #0]
 80044cc:	1c58      	adds	r0, r3, #1
 80044ce:	6010      	str	r0, [r2, #0]
 80044d0:	7019      	strb	r1, [r3, #0]
 80044d2:	4608      	mov	r0, r1
 80044d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044d8:	4770      	bx	lr

080044da <__sfputs_r>:
 80044da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044dc:	4606      	mov	r6, r0
 80044de:	460f      	mov	r7, r1
 80044e0:	4614      	mov	r4, r2
 80044e2:	18d5      	adds	r5, r2, r3
 80044e4:	42ac      	cmp	r4, r5
 80044e6:	d101      	bne.n	80044ec <__sfputs_r+0x12>
 80044e8:	2000      	movs	r0, #0
 80044ea:	e007      	b.n	80044fc <__sfputs_r+0x22>
 80044ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044f0:	463a      	mov	r2, r7
 80044f2:	4630      	mov	r0, r6
 80044f4:	f7ff ffda 	bl	80044ac <__sfputc_r>
 80044f8:	1c43      	adds	r3, r0, #1
 80044fa:	d1f3      	bne.n	80044e4 <__sfputs_r+0xa>
 80044fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004500 <_vfiprintf_r>:
 8004500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004504:	460d      	mov	r5, r1
 8004506:	b09d      	sub	sp, #116	; 0x74
 8004508:	4614      	mov	r4, r2
 800450a:	4698      	mov	r8, r3
 800450c:	4606      	mov	r6, r0
 800450e:	b118      	cbz	r0, 8004518 <_vfiprintf_r+0x18>
 8004510:	6983      	ldr	r3, [r0, #24]
 8004512:	b90b      	cbnz	r3, 8004518 <_vfiprintf_r+0x18>
 8004514:	f7ff fde4 	bl	80040e0 <__sinit>
 8004518:	4b89      	ldr	r3, [pc, #548]	; (8004740 <_vfiprintf_r+0x240>)
 800451a:	429d      	cmp	r5, r3
 800451c:	d11b      	bne.n	8004556 <_vfiprintf_r+0x56>
 800451e:	6875      	ldr	r5, [r6, #4]
 8004520:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004522:	07d9      	lsls	r1, r3, #31
 8004524:	d405      	bmi.n	8004532 <_vfiprintf_r+0x32>
 8004526:	89ab      	ldrh	r3, [r5, #12]
 8004528:	059a      	lsls	r2, r3, #22
 800452a:	d402      	bmi.n	8004532 <_vfiprintf_r+0x32>
 800452c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800452e:	f7ff fe75 	bl	800421c <__retarget_lock_acquire_recursive>
 8004532:	89ab      	ldrh	r3, [r5, #12]
 8004534:	071b      	lsls	r3, r3, #28
 8004536:	d501      	bpl.n	800453c <_vfiprintf_r+0x3c>
 8004538:	692b      	ldr	r3, [r5, #16]
 800453a:	b9eb      	cbnz	r3, 8004578 <_vfiprintf_r+0x78>
 800453c:	4629      	mov	r1, r5
 800453e:	4630      	mov	r0, r6
 8004540:	f7ff fc46 	bl	8003dd0 <__swsetup_r>
 8004544:	b1c0      	cbz	r0, 8004578 <_vfiprintf_r+0x78>
 8004546:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004548:	07dc      	lsls	r4, r3, #31
 800454a:	d50e      	bpl.n	800456a <_vfiprintf_r+0x6a>
 800454c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004550:	b01d      	add	sp, #116	; 0x74
 8004552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004556:	4b7b      	ldr	r3, [pc, #492]	; (8004744 <_vfiprintf_r+0x244>)
 8004558:	429d      	cmp	r5, r3
 800455a:	d101      	bne.n	8004560 <_vfiprintf_r+0x60>
 800455c:	68b5      	ldr	r5, [r6, #8]
 800455e:	e7df      	b.n	8004520 <_vfiprintf_r+0x20>
 8004560:	4b79      	ldr	r3, [pc, #484]	; (8004748 <_vfiprintf_r+0x248>)
 8004562:	429d      	cmp	r5, r3
 8004564:	bf08      	it	eq
 8004566:	68f5      	ldreq	r5, [r6, #12]
 8004568:	e7da      	b.n	8004520 <_vfiprintf_r+0x20>
 800456a:	89ab      	ldrh	r3, [r5, #12]
 800456c:	0598      	lsls	r0, r3, #22
 800456e:	d4ed      	bmi.n	800454c <_vfiprintf_r+0x4c>
 8004570:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004572:	f7ff fe54 	bl	800421e <__retarget_lock_release_recursive>
 8004576:	e7e9      	b.n	800454c <_vfiprintf_r+0x4c>
 8004578:	2300      	movs	r3, #0
 800457a:	9309      	str	r3, [sp, #36]	; 0x24
 800457c:	2320      	movs	r3, #32
 800457e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004582:	f8cd 800c 	str.w	r8, [sp, #12]
 8004586:	2330      	movs	r3, #48	; 0x30
 8004588:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800474c <_vfiprintf_r+0x24c>
 800458c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004590:	f04f 0901 	mov.w	r9, #1
 8004594:	4623      	mov	r3, r4
 8004596:	469a      	mov	sl, r3
 8004598:	f813 2b01 	ldrb.w	r2, [r3], #1
 800459c:	b10a      	cbz	r2, 80045a2 <_vfiprintf_r+0xa2>
 800459e:	2a25      	cmp	r2, #37	; 0x25
 80045a0:	d1f9      	bne.n	8004596 <_vfiprintf_r+0x96>
 80045a2:	ebba 0b04 	subs.w	fp, sl, r4
 80045a6:	d00b      	beq.n	80045c0 <_vfiprintf_r+0xc0>
 80045a8:	465b      	mov	r3, fp
 80045aa:	4622      	mov	r2, r4
 80045ac:	4629      	mov	r1, r5
 80045ae:	4630      	mov	r0, r6
 80045b0:	f7ff ff93 	bl	80044da <__sfputs_r>
 80045b4:	3001      	adds	r0, #1
 80045b6:	f000 80aa 	beq.w	800470e <_vfiprintf_r+0x20e>
 80045ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045bc:	445a      	add	r2, fp
 80045be:	9209      	str	r2, [sp, #36]	; 0x24
 80045c0:	f89a 3000 	ldrb.w	r3, [sl]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f000 80a2 	beq.w	800470e <_vfiprintf_r+0x20e>
 80045ca:	2300      	movs	r3, #0
 80045cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045d4:	f10a 0a01 	add.w	sl, sl, #1
 80045d8:	9304      	str	r3, [sp, #16]
 80045da:	9307      	str	r3, [sp, #28]
 80045dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80045e0:	931a      	str	r3, [sp, #104]	; 0x68
 80045e2:	4654      	mov	r4, sl
 80045e4:	2205      	movs	r2, #5
 80045e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045ea:	4858      	ldr	r0, [pc, #352]	; (800474c <_vfiprintf_r+0x24c>)
 80045ec:	f7fb fdf0 	bl	80001d0 <memchr>
 80045f0:	9a04      	ldr	r2, [sp, #16]
 80045f2:	b9d8      	cbnz	r0, 800462c <_vfiprintf_r+0x12c>
 80045f4:	06d1      	lsls	r1, r2, #27
 80045f6:	bf44      	itt	mi
 80045f8:	2320      	movmi	r3, #32
 80045fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045fe:	0713      	lsls	r3, r2, #28
 8004600:	bf44      	itt	mi
 8004602:	232b      	movmi	r3, #43	; 0x2b
 8004604:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004608:	f89a 3000 	ldrb.w	r3, [sl]
 800460c:	2b2a      	cmp	r3, #42	; 0x2a
 800460e:	d015      	beq.n	800463c <_vfiprintf_r+0x13c>
 8004610:	9a07      	ldr	r2, [sp, #28]
 8004612:	4654      	mov	r4, sl
 8004614:	2000      	movs	r0, #0
 8004616:	f04f 0c0a 	mov.w	ip, #10
 800461a:	4621      	mov	r1, r4
 800461c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004620:	3b30      	subs	r3, #48	; 0x30
 8004622:	2b09      	cmp	r3, #9
 8004624:	d94e      	bls.n	80046c4 <_vfiprintf_r+0x1c4>
 8004626:	b1b0      	cbz	r0, 8004656 <_vfiprintf_r+0x156>
 8004628:	9207      	str	r2, [sp, #28]
 800462a:	e014      	b.n	8004656 <_vfiprintf_r+0x156>
 800462c:	eba0 0308 	sub.w	r3, r0, r8
 8004630:	fa09 f303 	lsl.w	r3, r9, r3
 8004634:	4313      	orrs	r3, r2
 8004636:	9304      	str	r3, [sp, #16]
 8004638:	46a2      	mov	sl, r4
 800463a:	e7d2      	b.n	80045e2 <_vfiprintf_r+0xe2>
 800463c:	9b03      	ldr	r3, [sp, #12]
 800463e:	1d19      	adds	r1, r3, #4
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	9103      	str	r1, [sp, #12]
 8004644:	2b00      	cmp	r3, #0
 8004646:	bfbb      	ittet	lt
 8004648:	425b      	neglt	r3, r3
 800464a:	f042 0202 	orrlt.w	r2, r2, #2
 800464e:	9307      	strge	r3, [sp, #28]
 8004650:	9307      	strlt	r3, [sp, #28]
 8004652:	bfb8      	it	lt
 8004654:	9204      	strlt	r2, [sp, #16]
 8004656:	7823      	ldrb	r3, [r4, #0]
 8004658:	2b2e      	cmp	r3, #46	; 0x2e
 800465a:	d10c      	bne.n	8004676 <_vfiprintf_r+0x176>
 800465c:	7863      	ldrb	r3, [r4, #1]
 800465e:	2b2a      	cmp	r3, #42	; 0x2a
 8004660:	d135      	bne.n	80046ce <_vfiprintf_r+0x1ce>
 8004662:	9b03      	ldr	r3, [sp, #12]
 8004664:	1d1a      	adds	r2, r3, #4
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	9203      	str	r2, [sp, #12]
 800466a:	2b00      	cmp	r3, #0
 800466c:	bfb8      	it	lt
 800466e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004672:	3402      	adds	r4, #2
 8004674:	9305      	str	r3, [sp, #20]
 8004676:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800475c <_vfiprintf_r+0x25c>
 800467a:	7821      	ldrb	r1, [r4, #0]
 800467c:	2203      	movs	r2, #3
 800467e:	4650      	mov	r0, sl
 8004680:	f7fb fda6 	bl	80001d0 <memchr>
 8004684:	b140      	cbz	r0, 8004698 <_vfiprintf_r+0x198>
 8004686:	2340      	movs	r3, #64	; 0x40
 8004688:	eba0 000a 	sub.w	r0, r0, sl
 800468c:	fa03 f000 	lsl.w	r0, r3, r0
 8004690:	9b04      	ldr	r3, [sp, #16]
 8004692:	4303      	orrs	r3, r0
 8004694:	3401      	adds	r4, #1
 8004696:	9304      	str	r3, [sp, #16]
 8004698:	f814 1b01 	ldrb.w	r1, [r4], #1
 800469c:	482c      	ldr	r0, [pc, #176]	; (8004750 <_vfiprintf_r+0x250>)
 800469e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80046a2:	2206      	movs	r2, #6
 80046a4:	f7fb fd94 	bl	80001d0 <memchr>
 80046a8:	2800      	cmp	r0, #0
 80046aa:	d03f      	beq.n	800472c <_vfiprintf_r+0x22c>
 80046ac:	4b29      	ldr	r3, [pc, #164]	; (8004754 <_vfiprintf_r+0x254>)
 80046ae:	bb1b      	cbnz	r3, 80046f8 <_vfiprintf_r+0x1f8>
 80046b0:	9b03      	ldr	r3, [sp, #12]
 80046b2:	3307      	adds	r3, #7
 80046b4:	f023 0307 	bic.w	r3, r3, #7
 80046b8:	3308      	adds	r3, #8
 80046ba:	9303      	str	r3, [sp, #12]
 80046bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046be:	443b      	add	r3, r7
 80046c0:	9309      	str	r3, [sp, #36]	; 0x24
 80046c2:	e767      	b.n	8004594 <_vfiprintf_r+0x94>
 80046c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80046c8:	460c      	mov	r4, r1
 80046ca:	2001      	movs	r0, #1
 80046cc:	e7a5      	b.n	800461a <_vfiprintf_r+0x11a>
 80046ce:	2300      	movs	r3, #0
 80046d0:	3401      	adds	r4, #1
 80046d2:	9305      	str	r3, [sp, #20]
 80046d4:	4619      	mov	r1, r3
 80046d6:	f04f 0c0a 	mov.w	ip, #10
 80046da:	4620      	mov	r0, r4
 80046dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046e0:	3a30      	subs	r2, #48	; 0x30
 80046e2:	2a09      	cmp	r2, #9
 80046e4:	d903      	bls.n	80046ee <_vfiprintf_r+0x1ee>
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d0c5      	beq.n	8004676 <_vfiprintf_r+0x176>
 80046ea:	9105      	str	r1, [sp, #20]
 80046ec:	e7c3      	b.n	8004676 <_vfiprintf_r+0x176>
 80046ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80046f2:	4604      	mov	r4, r0
 80046f4:	2301      	movs	r3, #1
 80046f6:	e7f0      	b.n	80046da <_vfiprintf_r+0x1da>
 80046f8:	ab03      	add	r3, sp, #12
 80046fa:	9300      	str	r3, [sp, #0]
 80046fc:	462a      	mov	r2, r5
 80046fe:	4b16      	ldr	r3, [pc, #88]	; (8004758 <_vfiprintf_r+0x258>)
 8004700:	a904      	add	r1, sp, #16
 8004702:	4630      	mov	r0, r6
 8004704:	f3af 8000 	nop.w
 8004708:	4607      	mov	r7, r0
 800470a:	1c78      	adds	r0, r7, #1
 800470c:	d1d6      	bne.n	80046bc <_vfiprintf_r+0x1bc>
 800470e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004710:	07d9      	lsls	r1, r3, #31
 8004712:	d405      	bmi.n	8004720 <_vfiprintf_r+0x220>
 8004714:	89ab      	ldrh	r3, [r5, #12]
 8004716:	059a      	lsls	r2, r3, #22
 8004718:	d402      	bmi.n	8004720 <_vfiprintf_r+0x220>
 800471a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800471c:	f7ff fd7f 	bl	800421e <__retarget_lock_release_recursive>
 8004720:	89ab      	ldrh	r3, [r5, #12]
 8004722:	065b      	lsls	r3, r3, #25
 8004724:	f53f af12 	bmi.w	800454c <_vfiprintf_r+0x4c>
 8004728:	9809      	ldr	r0, [sp, #36]	; 0x24
 800472a:	e711      	b.n	8004550 <_vfiprintf_r+0x50>
 800472c:	ab03      	add	r3, sp, #12
 800472e:	9300      	str	r3, [sp, #0]
 8004730:	462a      	mov	r2, r5
 8004732:	4b09      	ldr	r3, [pc, #36]	; (8004758 <_vfiprintf_r+0x258>)
 8004734:	a904      	add	r1, sp, #16
 8004736:	4630      	mov	r0, r6
 8004738:	f000 f880 	bl	800483c <_printf_i>
 800473c:	e7e4      	b.n	8004708 <_vfiprintf_r+0x208>
 800473e:	bf00      	nop
 8004740:	08005280 	.word	0x08005280
 8004744:	080052a0 	.word	0x080052a0
 8004748:	08005260 	.word	0x08005260
 800474c:	080052c0 	.word	0x080052c0
 8004750:	080052ca 	.word	0x080052ca
 8004754:	00000000 	.word	0x00000000
 8004758:	080044db 	.word	0x080044db
 800475c:	080052c6 	.word	0x080052c6

08004760 <_printf_common>:
 8004760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004764:	4616      	mov	r6, r2
 8004766:	4699      	mov	r9, r3
 8004768:	688a      	ldr	r2, [r1, #8]
 800476a:	690b      	ldr	r3, [r1, #16]
 800476c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004770:	4293      	cmp	r3, r2
 8004772:	bfb8      	it	lt
 8004774:	4613      	movlt	r3, r2
 8004776:	6033      	str	r3, [r6, #0]
 8004778:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800477c:	4607      	mov	r7, r0
 800477e:	460c      	mov	r4, r1
 8004780:	b10a      	cbz	r2, 8004786 <_printf_common+0x26>
 8004782:	3301      	adds	r3, #1
 8004784:	6033      	str	r3, [r6, #0]
 8004786:	6823      	ldr	r3, [r4, #0]
 8004788:	0699      	lsls	r1, r3, #26
 800478a:	bf42      	ittt	mi
 800478c:	6833      	ldrmi	r3, [r6, #0]
 800478e:	3302      	addmi	r3, #2
 8004790:	6033      	strmi	r3, [r6, #0]
 8004792:	6825      	ldr	r5, [r4, #0]
 8004794:	f015 0506 	ands.w	r5, r5, #6
 8004798:	d106      	bne.n	80047a8 <_printf_common+0x48>
 800479a:	f104 0a19 	add.w	sl, r4, #25
 800479e:	68e3      	ldr	r3, [r4, #12]
 80047a0:	6832      	ldr	r2, [r6, #0]
 80047a2:	1a9b      	subs	r3, r3, r2
 80047a4:	42ab      	cmp	r3, r5
 80047a6:	dc26      	bgt.n	80047f6 <_printf_common+0x96>
 80047a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80047ac:	1e13      	subs	r3, r2, #0
 80047ae:	6822      	ldr	r2, [r4, #0]
 80047b0:	bf18      	it	ne
 80047b2:	2301      	movne	r3, #1
 80047b4:	0692      	lsls	r2, r2, #26
 80047b6:	d42b      	bmi.n	8004810 <_printf_common+0xb0>
 80047b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80047bc:	4649      	mov	r1, r9
 80047be:	4638      	mov	r0, r7
 80047c0:	47c0      	blx	r8
 80047c2:	3001      	adds	r0, #1
 80047c4:	d01e      	beq.n	8004804 <_printf_common+0xa4>
 80047c6:	6823      	ldr	r3, [r4, #0]
 80047c8:	68e5      	ldr	r5, [r4, #12]
 80047ca:	6832      	ldr	r2, [r6, #0]
 80047cc:	f003 0306 	and.w	r3, r3, #6
 80047d0:	2b04      	cmp	r3, #4
 80047d2:	bf08      	it	eq
 80047d4:	1aad      	subeq	r5, r5, r2
 80047d6:	68a3      	ldr	r3, [r4, #8]
 80047d8:	6922      	ldr	r2, [r4, #16]
 80047da:	bf0c      	ite	eq
 80047dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047e0:	2500      	movne	r5, #0
 80047e2:	4293      	cmp	r3, r2
 80047e4:	bfc4      	itt	gt
 80047e6:	1a9b      	subgt	r3, r3, r2
 80047e8:	18ed      	addgt	r5, r5, r3
 80047ea:	2600      	movs	r6, #0
 80047ec:	341a      	adds	r4, #26
 80047ee:	42b5      	cmp	r5, r6
 80047f0:	d11a      	bne.n	8004828 <_printf_common+0xc8>
 80047f2:	2000      	movs	r0, #0
 80047f4:	e008      	b.n	8004808 <_printf_common+0xa8>
 80047f6:	2301      	movs	r3, #1
 80047f8:	4652      	mov	r2, sl
 80047fa:	4649      	mov	r1, r9
 80047fc:	4638      	mov	r0, r7
 80047fe:	47c0      	blx	r8
 8004800:	3001      	adds	r0, #1
 8004802:	d103      	bne.n	800480c <_printf_common+0xac>
 8004804:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800480c:	3501      	adds	r5, #1
 800480e:	e7c6      	b.n	800479e <_printf_common+0x3e>
 8004810:	18e1      	adds	r1, r4, r3
 8004812:	1c5a      	adds	r2, r3, #1
 8004814:	2030      	movs	r0, #48	; 0x30
 8004816:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800481a:	4422      	add	r2, r4
 800481c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004820:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004824:	3302      	adds	r3, #2
 8004826:	e7c7      	b.n	80047b8 <_printf_common+0x58>
 8004828:	2301      	movs	r3, #1
 800482a:	4622      	mov	r2, r4
 800482c:	4649      	mov	r1, r9
 800482e:	4638      	mov	r0, r7
 8004830:	47c0      	blx	r8
 8004832:	3001      	adds	r0, #1
 8004834:	d0e6      	beq.n	8004804 <_printf_common+0xa4>
 8004836:	3601      	adds	r6, #1
 8004838:	e7d9      	b.n	80047ee <_printf_common+0x8e>
	...

0800483c <_printf_i>:
 800483c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004840:	7e0f      	ldrb	r7, [r1, #24]
 8004842:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004844:	2f78      	cmp	r7, #120	; 0x78
 8004846:	4691      	mov	r9, r2
 8004848:	4680      	mov	r8, r0
 800484a:	460c      	mov	r4, r1
 800484c:	469a      	mov	sl, r3
 800484e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004852:	d807      	bhi.n	8004864 <_printf_i+0x28>
 8004854:	2f62      	cmp	r7, #98	; 0x62
 8004856:	d80a      	bhi.n	800486e <_printf_i+0x32>
 8004858:	2f00      	cmp	r7, #0
 800485a:	f000 80d8 	beq.w	8004a0e <_printf_i+0x1d2>
 800485e:	2f58      	cmp	r7, #88	; 0x58
 8004860:	f000 80a3 	beq.w	80049aa <_printf_i+0x16e>
 8004864:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004868:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800486c:	e03a      	b.n	80048e4 <_printf_i+0xa8>
 800486e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004872:	2b15      	cmp	r3, #21
 8004874:	d8f6      	bhi.n	8004864 <_printf_i+0x28>
 8004876:	a101      	add	r1, pc, #4	; (adr r1, 800487c <_printf_i+0x40>)
 8004878:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800487c:	080048d5 	.word	0x080048d5
 8004880:	080048e9 	.word	0x080048e9
 8004884:	08004865 	.word	0x08004865
 8004888:	08004865 	.word	0x08004865
 800488c:	08004865 	.word	0x08004865
 8004890:	08004865 	.word	0x08004865
 8004894:	080048e9 	.word	0x080048e9
 8004898:	08004865 	.word	0x08004865
 800489c:	08004865 	.word	0x08004865
 80048a0:	08004865 	.word	0x08004865
 80048a4:	08004865 	.word	0x08004865
 80048a8:	080049f5 	.word	0x080049f5
 80048ac:	08004919 	.word	0x08004919
 80048b0:	080049d7 	.word	0x080049d7
 80048b4:	08004865 	.word	0x08004865
 80048b8:	08004865 	.word	0x08004865
 80048bc:	08004a17 	.word	0x08004a17
 80048c0:	08004865 	.word	0x08004865
 80048c4:	08004919 	.word	0x08004919
 80048c8:	08004865 	.word	0x08004865
 80048cc:	08004865 	.word	0x08004865
 80048d0:	080049df 	.word	0x080049df
 80048d4:	682b      	ldr	r3, [r5, #0]
 80048d6:	1d1a      	adds	r2, r3, #4
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	602a      	str	r2, [r5, #0]
 80048dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048e4:	2301      	movs	r3, #1
 80048e6:	e0a3      	b.n	8004a30 <_printf_i+0x1f4>
 80048e8:	6820      	ldr	r0, [r4, #0]
 80048ea:	6829      	ldr	r1, [r5, #0]
 80048ec:	0606      	lsls	r6, r0, #24
 80048ee:	f101 0304 	add.w	r3, r1, #4
 80048f2:	d50a      	bpl.n	800490a <_printf_i+0xce>
 80048f4:	680e      	ldr	r6, [r1, #0]
 80048f6:	602b      	str	r3, [r5, #0]
 80048f8:	2e00      	cmp	r6, #0
 80048fa:	da03      	bge.n	8004904 <_printf_i+0xc8>
 80048fc:	232d      	movs	r3, #45	; 0x2d
 80048fe:	4276      	negs	r6, r6
 8004900:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004904:	485e      	ldr	r0, [pc, #376]	; (8004a80 <_printf_i+0x244>)
 8004906:	230a      	movs	r3, #10
 8004908:	e019      	b.n	800493e <_printf_i+0x102>
 800490a:	680e      	ldr	r6, [r1, #0]
 800490c:	602b      	str	r3, [r5, #0]
 800490e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004912:	bf18      	it	ne
 8004914:	b236      	sxthne	r6, r6
 8004916:	e7ef      	b.n	80048f8 <_printf_i+0xbc>
 8004918:	682b      	ldr	r3, [r5, #0]
 800491a:	6820      	ldr	r0, [r4, #0]
 800491c:	1d19      	adds	r1, r3, #4
 800491e:	6029      	str	r1, [r5, #0]
 8004920:	0601      	lsls	r1, r0, #24
 8004922:	d501      	bpl.n	8004928 <_printf_i+0xec>
 8004924:	681e      	ldr	r6, [r3, #0]
 8004926:	e002      	b.n	800492e <_printf_i+0xf2>
 8004928:	0646      	lsls	r6, r0, #25
 800492a:	d5fb      	bpl.n	8004924 <_printf_i+0xe8>
 800492c:	881e      	ldrh	r6, [r3, #0]
 800492e:	4854      	ldr	r0, [pc, #336]	; (8004a80 <_printf_i+0x244>)
 8004930:	2f6f      	cmp	r7, #111	; 0x6f
 8004932:	bf0c      	ite	eq
 8004934:	2308      	moveq	r3, #8
 8004936:	230a      	movne	r3, #10
 8004938:	2100      	movs	r1, #0
 800493a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800493e:	6865      	ldr	r5, [r4, #4]
 8004940:	60a5      	str	r5, [r4, #8]
 8004942:	2d00      	cmp	r5, #0
 8004944:	bfa2      	ittt	ge
 8004946:	6821      	ldrge	r1, [r4, #0]
 8004948:	f021 0104 	bicge.w	r1, r1, #4
 800494c:	6021      	strge	r1, [r4, #0]
 800494e:	b90e      	cbnz	r6, 8004954 <_printf_i+0x118>
 8004950:	2d00      	cmp	r5, #0
 8004952:	d04d      	beq.n	80049f0 <_printf_i+0x1b4>
 8004954:	4615      	mov	r5, r2
 8004956:	fbb6 f1f3 	udiv	r1, r6, r3
 800495a:	fb03 6711 	mls	r7, r3, r1, r6
 800495e:	5dc7      	ldrb	r7, [r0, r7]
 8004960:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004964:	4637      	mov	r7, r6
 8004966:	42bb      	cmp	r3, r7
 8004968:	460e      	mov	r6, r1
 800496a:	d9f4      	bls.n	8004956 <_printf_i+0x11a>
 800496c:	2b08      	cmp	r3, #8
 800496e:	d10b      	bne.n	8004988 <_printf_i+0x14c>
 8004970:	6823      	ldr	r3, [r4, #0]
 8004972:	07de      	lsls	r6, r3, #31
 8004974:	d508      	bpl.n	8004988 <_printf_i+0x14c>
 8004976:	6923      	ldr	r3, [r4, #16]
 8004978:	6861      	ldr	r1, [r4, #4]
 800497a:	4299      	cmp	r1, r3
 800497c:	bfde      	ittt	le
 800497e:	2330      	movle	r3, #48	; 0x30
 8004980:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004984:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004988:	1b52      	subs	r2, r2, r5
 800498a:	6122      	str	r2, [r4, #16]
 800498c:	f8cd a000 	str.w	sl, [sp]
 8004990:	464b      	mov	r3, r9
 8004992:	aa03      	add	r2, sp, #12
 8004994:	4621      	mov	r1, r4
 8004996:	4640      	mov	r0, r8
 8004998:	f7ff fee2 	bl	8004760 <_printf_common>
 800499c:	3001      	adds	r0, #1
 800499e:	d14c      	bne.n	8004a3a <_printf_i+0x1fe>
 80049a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80049a4:	b004      	add	sp, #16
 80049a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049aa:	4835      	ldr	r0, [pc, #212]	; (8004a80 <_printf_i+0x244>)
 80049ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80049b0:	6829      	ldr	r1, [r5, #0]
 80049b2:	6823      	ldr	r3, [r4, #0]
 80049b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80049b8:	6029      	str	r1, [r5, #0]
 80049ba:	061d      	lsls	r5, r3, #24
 80049bc:	d514      	bpl.n	80049e8 <_printf_i+0x1ac>
 80049be:	07df      	lsls	r7, r3, #31
 80049c0:	bf44      	itt	mi
 80049c2:	f043 0320 	orrmi.w	r3, r3, #32
 80049c6:	6023      	strmi	r3, [r4, #0]
 80049c8:	b91e      	cbnz	r6, 80049d2 <_printf_i+0x196>
 80049ca:	6823      	ldr	r3, [r4, #0]
 80049cc:	f023 0320 	bic.w	r3, r3, #32
 80049d0:	6023      	str	r3, [r4, #0]
 80049d2:	2310      	movs	r3, #16
 80049d4:	e7b0      	b.n	8004938 <_printf_i+0xfc>
 80049d6:	6823      	ldr	r3, [r4, #0]
 80049d8:	f043 0320 	orr.w	r3, r3, #32
 80049dc:	6023      	str	r3, [r4, #0]
 80049de:	2378      	movs	r3, #120	; 0x78
 80049e0:	4828      	ldr	r0, [pc, #160]	; (8004a84 <_printf_i+0x248>)
 80049e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049e6:	e7e3      	b.n	80049b0 <_printf_i+0x174>
 80049e8:	0659      	lsls	r1, r3, #25
 80049ea:	bf48      	it	mi
 80049ec:	b2b6      	uxthmi	r6, r6
 80049ee:	e7e6      	b.n	80049be <_printf_i+0x182>
 80049f0:	4615      	mov	r5, r2
 80049f2:	e7bb      	b.n	800496c <_printf_i+0x130>
 80049f4:	682b      	ldr	r3, [r5, #0]
 80049f6:	6826      	ldr	r6, [r4, #0]
 80049f8:	6961      	ldr	r1, [r4, #20]
 80049fa:	1d18      	adds	r0, r3, #4
 80049fc:	6028      	str	r0, [r5, #0]
 80049fe:	0635      	lsls	r5, r6, #24
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	d501      	bpl.n	8004a08 <_printf_i+0x1cc>
 8004a04:	6019      	str	r1, [r3, #0]
 8004a06:	e002      	b.n	8004a0e <_printf_i+0x1d2>
 8004a08:	0670      	lsls	r0, r6, #25
 8004a0a:	d5fb      	bpl.n	8004a04 <_printf_i+0x1c8>
 8004a0c:	8019      	strh	r1, [r3, #0]
 8004a0e:	2300      	movs	r3, #0
 8004a10:	6123      	str	r3, [r4, #16]
 8004a12:	4615      	mov	r5, r2
 8004a14:	e7ba      	b.n	800498c <_printf_i+0x150>
 8004a16:	682b      	ldr	r3, [r5, #0]
 8004a18:	1d1a      	adds	r2, r3, #4
 8004a1a:	602a      	str	r2, [r5, #0]
 8004a1c:	681d      	ldr	r5, [r3, #0]
 8004a1e:	6862      	ldr	r2, [r4, #4]
 8004a20:	2100      	movs	r1, #0
 8004a22:	4628      	mov	r0, r5
 8004a24:	f7fb fbd4 	bl	80001d0 <memchr>
 8004a28:	b108      	cbz	r0, 8004a2e <_printf_i+0x1f2>
 8004a2a:	1b40      	subs	r0, r0, r5
 8004a2c:	6060      	str	r0, [r4, #4]
 8004a2e:	6863      	ldr	r3, [r4, #4]
 8004a30:	6123      	str	r3, [r4, #16]
 8004a32:	2300      	movs	r3, #0
 8004a34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a38:	e7a8      	b.n	800498c <_printf_i+0x150>
 8004a3a:	6923      	ldr	r3, [r4, #16]
 8004a3c:	462a      	mov	r2, r5
 8004a3e:	4649      	mov	r1, r9
 8004a40:	4640      	mov	r0, r8
 8004a42:	47d0      	blx	sl
 8004a44:	3001      	adds	r0, #1
 8004a46:	d0ab      	beq.n	80049a0 <_printf_i+0x164>
 8004a48:	6823      	ldr	r3, [r4, #0]
 8004a4a:	079b      	lsls	r3, r3, #30
 8004a4c:	d413      	bmi.n	8004a76 <_printf_i+0x23a>
 8004a4e:	68e0      	ldr	r0, [r4, #12]
 8004a50:	9b03      	ldr	r3, [sp, #12]
 8004a52:	4298      	cmp	r0, r3
 8004a54:	bfb8      	it	lt
 8004a56:	4618      	movlt	r0, r3
 8004a58:	e7a4      	b.n	80049a4 <_printf_i+0x168>
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	4632      	mov	r2, r6
 8004a5e:	4649      	mov	r1, r9
 8004a60:	4640      	mov	r0, r8
 8004a62:	47d0      	blx	sl
 8004a64:	3001      	adds	r0, #1
 8004a66:	d09b      	beq.n	80049a0 <_printf_i+0x164>
 8004a68:	3501      	adds	r5, #1
 8004a6a:	68e3      	ldr	r3, [r4, #12]
 8004a6c:	9903      	ldr	r1, [sp, #12]
 8004a6e:	1a5b      	subs	r3, r3, r1
 8004a70:	42ab      	cmp	r3, r5
 8004a72:	dcf2      	bgt.n	8004a5a <_printf_i+0x21e>
 8004a74:	e7eb      	b.n	8004a4e <_printf_i+0x212>
 8004a76:	2500      	movs	r5, #0
 8004a78:	f104 0619 	add.w	r6, r4, #25
 8004a7c:	e7f5      	b.n	8004a6a <_printf_i+0x22e>
 8004a7e:	bf00      	nop
 8004a80:	080052d1 	.word	0x080052d1
 8004a84:	080052e2 	.word	0x080052e2

08004a88 <_putc_r>:
 8004a88:	b570      	push	{r4, r5, r6, lr}
 8004a8a:	460d      	mov	r5, r1
 8004a8c:	4614      	mov	r4, r2
 8004a8e:	4606      	mov	r6, r0
 8004a90:	b118      	cbz	r0, 8004a9a <_putc_r+0x12>
 8004a92:	6983      	ldr	r3, [r0, #24]
 8004a94:	b90b      	cbnz	r3, 8004a9a <_putc_r+0x12>
 8004a96:	f7ff fb23 	bl	80040e0 <__sinit>
 8004a9a:	4b1c      	ldr	r3, [pc, #112]	; (8004b0c <_putc_r+0x84>)
 8004a9c:	429c      	cmp	r4, r3
 8004a9e:	d124      	bne.n	8004aea <_putc_r+0x62>
 8004aa0:	6874      	ldr	r4, [r6, #4]
 8004aa2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004aa4:	07d8      	lsls	r0, r3, #31
 8004aa6:	d405      	bmi.n	8004ab4 <_putc_r+0x2c>
 8004aa8:	89a3      	ldrh	r3, [r4, #12]
 8004aaa:	0599      	lsls	r1, r3, #22
 8004aac:	d402      	bmi.n	8004ab4 <_putc_r+0x2c>
 8004aae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ab0:	f7ff fbb4 	bl	800421c <__retarget_lock_acquire_recursive>
 8004ab4:	68a3      	ldr	r3, [r4, #8]
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	60a3      	str	r3, [r4, #8]
 8004abc:	da05      	bge.n	8004aca <_putc_r+0x42>
 8004abe:	69a2      	ldr	r2, [r4, #24]
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	db1c      	blt.n	8004afe <_putc_r+0x76>
 8004ac4:	b2eb      	uxtb	r3, r5
 8004ac6:	2b0a      	cmp	r3, #10
 8004ac8:	d019      	beq.n	8004afe <_putc_r+0x76>
 8004aca:	6823      	ldr	r3, [r4, #0]
 8004acc:	1c5a      	adds	r2, r3, #1
 8004ace:	6022      	str	r2, [r4, #0]
 8004ad0:	701d      	strb	r5, [r3, #0]
 8004ad2:	b2ed      	uxtb	r5, r5
 8004ad4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ad6:	07da      	lsls	r2, r3, #31
 8004ad8:	d405      	bmi.n	8004ae6 <_putc_r+0x5e>
 8004ada:	89a3      	ldrh	r3, [r4, #12]
 8004adc:	059b      	lsls	r3, r3, #22
 8004ade:	d402      	bmi.n	8004ae6 <_putc_r+0x5e>
 8004ae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ae2:	f7ff fb9c 	bl	800421e <__retarget_lock_release_recursive>
 8004ae6:	4628      	mov	r0, r5
 8004ae8:	bd70      	pop	{r4, r5, r6, pc}
 8004aea:	4b09      	ldr	r3, [pc, #36]	; (8004b10 <_putc_r+0x88>)
 8004aec:	429c      	cmp	r4, r3
 8004aee:	d101      	bne.n	8004af4 <_putc_r+0x6c>
 8004af0:	68b4      	ldr	r4, [r6, #8]
 8004af2:	e7d6      	b.n	8004aa2 <_putc_r+0x1a>
 8004af4:	4b07      	ldr	r3, [pc, #28]	; (8004b14 <_putc_r+0x8c>)
 8004af6:	429c      	cmp	r4, r3
 8004af8:	bf08      	it	eq
 8004afa:	68f4      	ldreq	r4, [r6, #12]
 8004afc:	e7d1      	b.n	8004aa2 <_putc_r+0x1a>
 8004afe:	4629      	mov	r1, r5
 8004b00:	4622      	mov	r2, r4
 8004b02:	4630      	mov	r0, r6
 8004b04:	f7ff f912 	bl	8003d2c <__swbuf_r>
 8004b08:	4605      	mov	r5, r0
 8004b0a:	e7e3      	b.n	8004ad4 <_putc_r+0x4c>
 8004b0c:	08005280 	.word	0x08005280
 8004b10:	080052a0 	.word	0x080052a0
 8004b14:	08005260 	.word	0x08005260

08004b18 <_sbrk_r>:
 8004b18:	b538      	push	{r3, r4, r5, lr}
 8004b1a:	4d06      	ldr	r5, [pc, #24]	; (8004b34 <_sbrk_r+0x1c>)
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	4604      	mov	r4, r0
 8004b20:	4608      	mov	r0, r1
 8004b22:	602b      	str	r3, [r5, #0]
 8004b24:	f7fc f888 	bl	8000c38 <_sbrk>
 8004b28:	1c43      	adds	r3, r0, #1
 8004b2a:	d102      	bne.n	8004b32 <_sbrk_r+0x1a>
 8004b2c:	682b      	ldr	r3, [r5, #0]
 8004b2e:	b103      	cbz	r3, 8004b32 <_sbrk_r+0x1a>
 8004b30:	6023      	str	r3, [r4, #0]
 8004b32:	bd38      	pop	{r3, r4, r5, pc}
 8004b34:	20000148 	.word	0x20000148

08004b38 <__sread>:
 8004b38:	b510      	push	{r4, lr}
 8004b3a:	460c      	mov	r4, r1
 8004b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b40:	f000 f8a0 	bl	8004c84 <_read_r>
 8004b44:	2800      	cmp	r0, #0
 8004b46:	bfab      	itete	ge
 8004b48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004b4a:	89a3      	ldrhlt	r3, [r4, #12]
 8004b4c:	181b      	addge	r3, r3, r0
 8004b4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004b52:	bfac      	ite	ge
 8004b54:	6563      	strge	r3, [r4, #84]	; 0x54
 8004b56:	81a3      	strhlt	r3, [r4, #12]
 8004b58:	bd10      	pop	{r4, pc}

08004b5a <__swrite>:
 8004b5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b5e:	461f      	mov	r7, r3
 8004b60:	898b      	ldrh	r3, [r1, #12]
 8004b62:	05db      	lsls	r3, r3, #23
 8004b64:	4605      	mov	r5, r0
 8004b66:	460c      	mov	r4, r1
 8004b68:	4616      	mov	r6, r2
 8004b6a:	d505      	bpl.n	8004b78 <__swrite+0x1e>
 8004b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b70:	2302      	movs	r3, #2
 8004b72:	2200      	movs	r2, #0
 8004b74:	f000 f868 	bl	8004c48 <_lseek_r>
 8004b78:	89a3      	ldrh	r3, [r4, #12]
 8004b7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b82:	81a3      	strh	r3, [r4, #12]
 8004b84:	4632      	mov	r2, r6
 8004b86:	463b      	mov	r3, r7
 8004b88:	4628      	mov	r0, r5
 8004b8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b8e:	f000 b817 	b.w	8004bc0 <_write_r>

08004b92 <__sseek>:
 8004b92:	b510      	push	{r4, lr}
 8004b94:	460c      	mov	r4, r1
 8004b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b9a:	f000 f855 	bl	8004c48 <_lseek_r>
 8004b9e:	1c43      	adds	r3, r0, #1
 8004ba0:	89a3      	ldrh	r3, [r4, #12]
 8004ba2:	bf15      	itete	ne
 8004ba4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004ba6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004baa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004bae:	81a3      	strheq	r3, [r4, #12]
 8004bb0:	bf18      	it	ne
 8004bb2:	81a3      	strhne	r3, [r4, #12]
 8004bb4:	bd10      	pop	{r4, pc}

08004bb6 <__sclose>:
 8004bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bba:	f000 b813 	b.w	8004be4 <_close_r>
	...

08004bc0 <_write_r>:
 8004bc0:	b538      	push	{r3, r4, r5, lr}
 8004bc2:	4d07      	ldr	r5, [pc, #28]	; (8004be0 <_write_r+0x20>)
 8004bc4:	4604      	mov	r4, r0
 8004bc6:	4608      	mov	r0, r1
 8004bc8:	4611      	mov	r1, r2
 8004bca:	2200      	movs	r2, #0
 8004bcc:	602a      	str	r2, [r5, #0]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	f000 f911 	bl	8004df6 <_write>
 8004bd4:	1c43      	adds	r3, r0, #1
 8004bd6:	d102      	bne.n	8004bde <_write_r+0x1e>
 8004bd8:	682b      	ldr	r3, [r5, #0]
 8004bda:	b103      	cbz	r3, 8004bde <_write_r+0x1e>
 8004bdc:	6023      	str	r3, [r4, #0]
 8004bde:	bd38      	pop	{r3, r4, r5, pc}
 8004be0:	20000148 	.word	0x20000148

08004be4 <_close_r>:
 8004be4:	b538      	push	{r3, r4, r5, lr}
 8004be6:	4d06      	ldr	r5, [pc, #24]	; (8004c00 <_close_r+0x1c>)
 8004be8:	2300      	movs	r3, #0
 8004bea:	4604      	mov	r4, r0
 8004bec:	4608      	mov	r0, r1
 8004bee:	602b      	str	r3, [r5, #0]
 8004bf0:	f000 f932 	bl	8004e58 <_close>
 8004bf4:	1c43      	adds	r3, r0, #1
 8004bf6:	d102      	bne.n	8004bfe <_close_r+0x1a>
 8004bf8:	682b      	ldr	r3, [r5, #0]
 8004bfa:	b103      	cbz	r3, 8004bfe <_close_r+0x1a>
 8004bfc:	6023      	str	r3, [r4, #0]
 8004bfe:	bd38      	pop	{r3, r4, r5, pc}
 8004c00:	20000148 	.word	0x20000148

08004c04 <_fstat_r>:
 8004c04:	b538      	push	{r3, r4, r5, lr}
 8004c06:	4d07      	ldr	r5, [pc, #28]	; (8004c24 <_fstat_r+0x20>)
 8004c08:	2300      	movs	r3, #0
 8004c0a:	4604      	mov	r4, r0
 8004c0c:	4608      	mov	r0, r1
 8004c0e:	4611      	mov	r1, r2
 8004c10:	602b      	str	r3, [r5, #0]
 8004c12:	f000 f968 	bl	8004ee6 <_fstat>
 8004c16:	1c43      	adds	r3, r0, #1
 8004c18:	d102      	bne.n	8004c20 <_fstat_r+0x1c>
 8004c1a:	682b      	ldr	r3, [r5, #0]
 8004c1c:	b103      	cbz	r3, 8004c20 <_fstat_r+0x1c>
 8004c1e:	6023      	str	r3, [r4, #0]
 8004c20:	bd38      	pop	{r3, r4, r5, pc}
 8004c22:	bf00      	nop
 8004c24:	20000148 	.word	0x20000148

08004c28 <_isatty_r>:
 8004c28:	b538      	push	{r3, r4, r5, lr}
 8004c2a:	4d06      	ldr	r5, [pc, #24]	; (8004c44 <_isatty_r+0x1c>)
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	4604      	mov	r4, r0
 8004c30:	4608      	mov	r0, r1
 8004c32:	602b      	str	r3, [r5, #0]
 8004c34:	f000 fabe 	bl	80051b4 <_isatty>
 8004c38:	1c43      	adds	r3, r0, #1
 8004c3a:	d102      	bne.n	8004c42 <_isatty_r+0x1a>
 8004c3c:	682b      	ldr	r3, [r5, #0]
 8004c3e:	b103      	cbz	r3, 8004c42 <_isatty_r+0x1a>
 8004c40:	6023      	str	r3, [r4, #0]
 8004c42:	bd38      	pop	{r3, r4, r5, pc}
 8004c44:	20000148 	.word	0x20000148

08004c48 <_lseek_r>:
 8004c48:	b538      	push	{r3, r4, r5, lr}
 8004c4a:	4d07      	ldr	r5, [pc, #28]	; (8004c68 <_lseek_r+0x20>)
 8004c4c:	4604      	mov	r4, r0
 8004c4e:	4608      	mov	r0, r1
 8004c50:	4611      	mov	r1, r2
 8004c52:	2200      	movs	r2, #0
 8004c54:	602a      	str	r2, [r5, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	f000 f8bb 	bl	8004dd2 <_lseek>
 8004c5c:	1c43      	adds	r3, r0, #1
 8004c5e:	d102      	bne.n	8004c66 <_lseek_r+0x1e>
 8004c60:	682b      	ldr	r3, [r5, #0]
 8004c62:	b103      	cbz	r3, 8004c66 <_lseek_r+0x1e>
 8004c64:	6023      	str	r3, [r4, #0]
 8004c66:	bd38      	pop	{r3, r4, r5, pc}
 8004c68:	20000148 	.word	0x20000148

08004c6c <__malloc_lock>:
 8004c6c:	4801      	ldr	r0, [pc, #4]	; (8004c74 <__malloc_lock+0x8>)
 8004c6e:	f7ff bad5 	b.w	800421c <__retarget_lock_acquire_recursive>
 8004c72:	bf00      	nop
 8004c74:	2000013c 	.word	0x2000013c

08004c78 <__malloc_unlock>:
 8004c78:	4801      	ldr	r0, [pc, #4]	; (8004c80 <__malloc_unlock+0x8>)
 8004c7a:	f7ff bad0 	b.w	800421e <__retarget_lock_release_recursive>
 8004c7e:	bf00      	nop
 8004c80:	2000013c 	.word	0x2000013c

08004c84 <_read_r>:
 8004c84:	b538      	push	{r3, r4, r5, lr}
 8004c86:	4d07      	ldr	r5, [pc, #28]	; (8004ca4 <_read_r+0x20>)
 8004c88:	4604      	mov	r4, r0
 8004c8a:	4608      	mov	r0, r1
 8004c8c:	4611      	mov	r1, r2
 8004c8e:	2200      	movs	r2, #0
 8004c90:	602a      	str	r2, [r5, #0]
 8004c92:	461a      	mov	r2, r3
 8004c94:	f000 f845 	bl	8004d22 <_read>
 8004c98:	1c43      	adds	r3, r0, #1
 8004c9a:	d102      	bne.n	8004ca2 <_read_r+0x1e>
 8004c9c:	682b      	ldr	r3, [r5, #0]
 8004c9e:	b103      	cbz	r3, 8004ca2 <_read_r+0x1e>
 8004ca0:	6023      	str	r3, [r4, #0]
 8004ca2:	bd38      	pop	{r3, r4, r5, pc}
 8004ca4:	20000148 	.word	0x20000148

08004ca8 <findslot>:
 8004ca8:	4b0a      	ldr	r3, [pc, #40]	; (8004cd4 <findslot+0x2c>)
 8004caa:	b510      	push	{r4, lr}
 8004cac:	4604      	mov	r4, r0
 8004cae:	6818      	ldr	r0, [r3, #0]
 8004cb0:	b118      	cbz	r0, 8004cba <findslot+0x12>
 8004cb2:	6983      	ldr	r3, [r0, #24]
 8004cb4:	b90b      	cbnz	r3, 8004cba <findslot+0x12>
 8004cb6:	f7ff fa13 	bl	80040e0 <__sinit>
 8004cba:	2c13      	cmp	r4, #19
 8004cbc:	d807      	bhi.n	8004cce <findslot+0x26>
 8004cbe:	4806      	ldr	r0, [pc, #24]	; (8004cd8 <findslot+0x30>)
 8004cc0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8004cc4:	3201      	adds	r2, #1
 8004cc6:	d002      	beq.n	8004cce <findslot+0x26>
 8004cc8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8004ccc:	bd10      	pop	{r4, pc}
 8004cce:	2000      	movs	r0, #0
 8004cd0:	e7fc      	b.n	8004ccc <findslot+0x24>
 8004cd2:	bf00      	nop
 8004cd4:	20000010 	.word	0x20000010
 8004cd8:	20000158 	.word	0x20000158

08004cdc <error>:
 8004cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cde:	4604      	mov	r4, r0
 8004ce0:	f7fe ff4e 	bl	8003b80 <__errno>
 8004ce4:	2613      	movs	r6, #19
 8004ce6:	4605      	mov	r5, r0
 8004ce8:	2700      	movs	r7, #0
 8004cea:	4630      	mov	r0, r6
 8004cec:	4639      	mov	r1, r7
 8004cee:	beab      	bkpt	0x00ab
 8004cf0:	4606      	mov	r6, r0
 8004cf2:	602e      	str	r6, [r5, #0]
 8004cf4:	4620      	mov	r0, r4
 8004cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004cf8 <checkerror>:
 8004cf8:	1c43      	adds	r3, r0, #1
 8004cfa:	d101      	bne.n	8004d00 <checkerror+0x8>
 8004cfc:	f7ff bfee 	b.w	8004cdc <error>
 8004d00:	4770      	bx	lr

08004d02 <_swiread>:
 8004d02:	b530      	push	{r4, r5, lr}
 8004d04:	b085      	sub	sp, #20
 8004d06:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8004d0a:	9203      	str	r2, [sp, #12]
 8004d0c:	2406      	movs	r4, #6
 8004d0e:	ad01      	add	r5, sp, #4
 8004d10:	4620      	mov	r0, r4
 8004d12:	4629      	mov	r1, r5
 8004d14:	beab      	bkpt	0x00ab
 8004d16:	4604      	mov	r4, r0
 8004d18:	4620      	mov	r0, r4
 8004d1a:	f7ff ffed 	bl	8004cf8 <checkerror>
 8004d1e:	b005      	add	sp, #20
 8004d20:	bd30      	pop	{r4, r5, pc}

08004d22 <_read>:
 8004d22:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d24:	4615      	mov	r5, r2
 8004d26:	9101      	str	r1, [sp, #4]
 8004d28:	f7ff ffbe 	bl	8004ca8 <findslot>
 8004d2c:	9901      	ldr	r1, [sp, #4]
 8004d2e:	4604      	mov	r4, r0
 8004d30:	b938      	cbnz	r0, 8004d42 <_read+0x20>
 8004d32:	f7fe ff25 	bl	8003b80 <__errno>
 8004d36:	2309      	movs	r3, #9
 8004d38:	6003      	str	r3, [r0, #0]
 8004d3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d3e:	b003      	add	sp, #12
 8004d40:	bd30      	pop	{r4, r5, pc}
 8004d42:	6800      	ldr	r0, [r0, #0]
 8004d44:	462a      	mov	r2, r5
 8004d46:	f7ff ffdc 	bl	8004d02 <_swiread>
 8004d4a:	1c43      	adds	r3, r0, #1
 8004d4c:	d0f7      	beq.n	8004d3e <_read+0x1c>
 8004d4e:	6863      	ldr	r3, [r4, #4]
 8004d50:	1a2a      	subs	r2, r5, r0
 8004d52:	4413      	add	r3, r2
 8004d54:	6063      	str	r3, [r4, #4]
 8004d56:	4610      	mov	r0, r2
 8004d58:	e7f1      	b.n	8004d3e <_read+0x1c>

08004d5a <_swilseek>:
 8004d5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d5c:	460c      	mov	r4, r1
 8004d5e:	4616      	mov	r6, r2
 8004d60:	f7ff ffa2 	bl	8004ca8 <findslot>
 8004d64:	4605      	mov	r5, r0
 8004d66:	b940      	cbnz	r0, 8004d7a <_swilseek+0x20>
 8004d68:	f7fe ff0a 	bl	8003b80 <__errno>
 8004d6c:	2309      	movs	r3, #9
 8004d6e:	6003      	str	r3, [r0, #0]
 8004d70:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004d74:	4620      	mov	r0, r4
 8004d76:	b003      	add	sp, #12
 8004d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d7a:	2e02      	cmp	r6, #2
 8004d7c:	d903      	bls.n	8004d86 <_swilseek+0x2c>
 8004d7e:	f7fe feff 	bl	8003b80 <__errno>
 8004d82:	2316      	movs	r3, #22
 8004d84:	e7f3      	b.n	8004d6e <_swilseek+0x14>
 8004d86:	2e01      	cmp	r6, #1
 8004d88:	d112      	bne.n	8004db0 <_swilseek+0x56>
 8004d8a:	6843      	ldr	r3, [r0, #4]
 8004d8c:	18e4      	adds	r4, r4, r3
 8004d8e:	d4f6      	bmi.n	8004d7e <_swilseek+0x24>
 8004d90:	682b      	ldr	r3, [r5, #0]
 8004d92:	260a      	movs	r6, #10
 8004d94:	e9cd 3400 	strd	r3, r4, [sp]
 8004d98:	466f      	mov	r7, sp
 8004d9a:	4630      	mov	r0, r6
 8004d9c:	4639      	mov	r1, r7
 8004d9e:	beab      	bkpt	0x00ab
 8004da0:	4606      	mov	r6, r0
 8004da2:	4630      	mov	r0, r6
 8004da4:	f7ff ffa8 	bl	8004cf8 <checkerror>
 8004da8:	2800      	cmp	r0, #0
 8004daa:	dbe1      	blt.n	8004d70 <_swilseek+0x16>
 8004dac:	606c      	str	r4, [r5, #4]
 8004dae:	e7e1      	b.n	8004d74 <_swilseek+0x1a>
 8004db0:	2e02      	cmp	r6, #2
 8004db2:	d1ed      	bne.n	8004d90 <_swilseek+0x36>
 8004db4:	6803      	ldr	r3, [r0, #0]
 8004db6:	9300      	str	r3, [sp, #0]
 8004db8:	260c      	movs	r6, #12
 8004dba:	466f      	mov	r7, sp
 8004dbc:	4630      	mov	r0, r6
 8004dbe:	4639      	mov	r1, r7
 8004dc0:	beab      	bkpt	0x00ab
 8004dc2:	4606      	mov	r6, r0
 8004dc4:	4630      	mov	r0, r6
 8004dc6:	f7ff ff97 	bl	8004cf8 <checkerror>
 8004dca:	1c43      	adds	r3, r0, #1
 8004dcc:	d0d0      	beq.n	8004d70 <_swilseek+0x16>
 8004dce:	4404      	add	r4, r0
 8004dd0:	e7de      	b.n	8004d90 <_swilseek+0x36>

08004dd2 <_lseek>:
 8004dd2:	f7ff bfc2 	b.w	8004d5a <_swilseek>

08004dd6 <_swiwrite>:
 8004dd6:	b530      	push	{r4, r5, lr}
 8004dd8:	b085      	sub	sp, #20
 8004dda:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8004dde:	9203      	str	r2, [sp, #12]
 8004de0:	2405      	movs	r4, #5
 8004de2:	ad01      	add	r5, sp, #4
 8004de4:	4620      	mov	r0, r4
 8004de6:	4629      	mov	r1, r5
 8004de8:	beab      	bkpt	0x00ab
 8004dea:	4604      	mov	r4, r0
 8004dec:	4620      	mov	r0, r4
 8004dee:	f7ff ff83 	bl	8004cf8 <checkerror>
 8004df2:	b005      	add	sp, #20
 8004df4:	bd30      	pop	{r4, r5, pc}

08004df6 <_write>:
 8004df6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004df8:	4615      	mov	r5, r2
 8004dfa:	9101      	str	r1, [sp, #4]
 8004dfc:	f7ff ff54 	bl	8004ca8 <findslot>
 8004e00:	9901      	ldr	r1, [sp, #4]
 8004e02:	4604      	mov	r4, r0
 8004e04:	b930      	cbnz	r0, 8004e14 <_write+0x1e>
 8004e06:	f7fe febb 	bl	8003b80 <__errno>
 8004e0a:	2309      	movs	r3, #9
 8004e0c:	6003      	str	r3, [r0, #0]
 8004e0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e12:	e012      	b.n	8004e3a <_write+0x44>
 8004e14:	6800      	ldr	r0, [r0, #0]
 8004e16:	462a      	mov	r2, r5
 8004e18:	f7ff ffdd 	bl	8004dd6 <_swiwrite>
 8004e1c:	2800      	cmp	r0, #0
 8004e1e:	dbf6      	blt.n	8004e0e <_write+0x18>
 8004e20:	6862      	ldr	r2, [r4, #4]
 8004e22:	1a2b      	subs	r3, r5, r0
 8004e24:	441a      	add	r2, r3
 8004e26:	42a8      	cmp	r0, r5
 8004e28:	6062      	str	r2, [r4, #4]
 8004e2a:	d105      	bne.n	8004e38 <_write+0x42>
 8004e2c:	2000      	movs	r0, #0
 8004e2e:	b003      	add	sp, #12
 8004e30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e34:	f7ff bf52 	b.w	8004cdc <error>
 8004e38:	4618      	mov	r0, r3
 8004e3a:	b003      	add	sp, #12
 8004e3c:	bd30      	pop	{r4, r5, pc}

08004e3e <_swiclose>:
 8004e3e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e40:	2402      	movs	r4, #2
 8004e42:	9001      	str	r0, [sp, #4]
 8004e44:	ad01      	add	r5, sp, #4
 8004e46:	4620      	mov	r0, r4
 8004e48:	4629      	mov	r1, r5
 8004e4a:	beab      	bkpt	0x00ab
 8004e4c:	4604      	mov	r4, r0
 8004e4e:	4620      	mov	r0, r4
 8004e50:	f7ff ff52 	bl	8004cf8 <checkerror>
 8004e54:	b003      	add	sp, #12
 8004e56:	bd30      	pop	{r4, r5, pc}

08004e58 <_close>:
 8004e58:	b538      	push	{r3, r4, r5, lr}
 8004e5a:	4605      	mov	r5, r0
 8004e5c:	f7ff ff24 	bl	8004ca8 <findslot>
 8004e60:	4604      	mov	r4, r0
 8004e62:	b930      	cbnz	r0, 8004e72 <_close+0x1a>
 8004e64:	f7fe fe8c 	bl	8003b80 <__errno>
 8004e68:	2309      	movs	r3, #9
 8004e6a:	6003      	str	r3, [r0, #0]
 8004e6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e70:	bd38      	pop	{r3, r4, r5, pc}
 8004e72:	3d01      	subs	r5, #1
 8004e74:	2d01      	cmp	r5, #1
 8004e76:	d809      	bhi.n	8004e8c <_close+0x34>
 8004e78:	4b09      	ldr	r3, [pc, #36]	; (8004ea0 <_close+0x48>)
 8004e7a:	689a      	ldr	r2, [r3, #8]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d104      	bne.n	8004e8c <_close+0x34>
 8004e82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e86:	6003      	str	r3, [r0, #0]
 8004e88:	2000      	movs	r0, #0
 8004e8a:	e7f1      	b.n	8004e70 <_close+0x18>
 8004e8c:	6820      	ldr	r0, [r4, #0]
 8004e8e:	f7ff ffd6 	bl	8004e3e <_swiclose>
 8004e92:	2800      	cmp	r0, #0
 8004e94:	d1ec      	bne.n	8004e70 <_close+0x18>
 8004e96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e9a:	6023      	str	r3, [r4, #0]
 8004e9c:	e7e8      	b.n	8004e70 <_close+0x18>
 8004e9e:	bf00      	nop
 8004ea0:	20000158 	.word	0x20000158

08004ea4 <_swistat>:
 8004ea4:	b570      	push	{r4, r5, r6, lr}
 8004ea6:	460c      	mov	r4, r1
 8004ea8:	f7ff fefe 	bl	8004ca8 <findslot>
 8004eac:	4605      	mov	r5, r0
 8004eae:	b930      	cbnz	r0, 8004ebe <_swistat+0x1a>
 8004eb0:	f7fe fe66 	bl	8003b80 <__errno>
 8004eb4:	2309      	movs	r3, #9
 8004eb6:	6003      	str	r3, [r0, #0]
 8004eb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ebc:	bd70      	pop	{r4, r5, r6, pc}
 8004ebe:	6863      	ldr	r3, [r4, #4]
 8004ec0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004ec4:	6063      	str	r3, [r4, #4]
 8004ec6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004eca:	64a3      	str	r3, [r4, #72]	; 0x48
 8004ecc:	260c      	movs	r6, #12
 8004ece:	4630      	mov	r0, r6
 8004ed0:	4629      	mov	r1, r5
 8004ed2:	beab      	bkpt	0x00ab
 8004ed4:	4605      	mov	r5, r0
 8004ed6:	4628      	mov	r0, r5
 8004ed8:	f7ff ff0e 	bl	8004cf8 <checkerror>
 8004edc:	1c43      	adds	r3, r0, #1
 8004ede:	bf1c      	itt	ne
 8004ee0:	6120      	strne	r0, [r4, #16]
 8004ee2:	2000      	movne	r0, #0
 8004ee4:	e7ea      	b.n	8004ebc <_swistat+0x18>

08004ee6 <_fstat>:
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	b510      	push	{r4, lr}
 8004eea:	2100      	movs	r1, #0
 8004eec:	4604      	mov	r4, r0
 8004eee:	2258      	movs	r2, #88	; 0x58
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f7fe fe6f 	bl	8003bd4 <memset>
 8004ef6:	4601      	mov	r1, r0
 8004ef8:	4620      	mov	r0, r4
 8004efa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004efe:	f7ff bfd1 	b.w	8004ea4 <_swistat>

08004f02 <_stat>:
 8004f02:	b538      	push	{r3, r4, r5, lr}
 8004f04:	460d      	mov	r5, r1
 8004f06:	4604      	mov	r4, r0
 8004f08:	2258      	movs	r2, #88	; 0x58
 8004f0a:	2100      	movs	r1, #0
 8004f0c:	4628      	mov	r0, r5
 8004f0e:	f7fe fe61 	bl	8003bd4 <memset>
 8004f12:	4620      	mov	r0, r4
 8004f14:	2100      	movs	r1, #0
 8004f16:	f000 f811 	bl	8004f3c <_swiopen>
 8004f1a:	1c43      	adds	r3, r0, #1
 8004f1c:	4604      	mov	r4, r0
 8004f1e:	d00b      	beq.n	8004f38 <_stat+0x36>
 8004f20:	686b      	ldr	r3, [r5, #4]
 8004f22:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8004f26:	606b      	str	r3, [r5, #4]
 8004f28:	4629      	mov	r1, r5
 8004f2a:	f7ff ffbb 	bl	8004ea4 <_swistat>
 8004f2e:	4605      	mov	r5, r0
 8004f30:	4620      	mov	r0, r4
 8004f32:	f7ff ff91 	bl	8004e58 <_close>
 8004f36:	462c      	mov	r4, r5
 8004f38:	4620      	mov	r0, r4
 8004f3a:	bd38      	pop	{r3, r4, r5, pc}

08004f3c <_swiopen>:
 8004f3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f40:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8004fec <_swiopen+0xb0>
 8004f44:	b097      	sub	sp, #92	; 0x5c
 8004f46:	4607      	mov	r7, r0
 8004f48:	460e      	mov	r6, r1
 8004f4a:	2500      	movs	r5, #0
 8004f4c:	f858 4035 	ldr.w	r4, [r8, r5, lsl #3]
 8004f50:	1c61      	adds	r1, r4, #1
 8004f52:	d037      	beq.n	8004fc4 <_swiopen+0x88>
 8004f54:	3501      	adds	r5, #1
 8004f56:	2d14      	cmp	r5, #20
 8004f58:	d1f8      	bne.n	8004f4c <_swiopen+0x10>
 8004f5a:	f7fe fe11 	bl	8003b80 <__errno>
 8004f5e:	2318      	movs	r3, #24
 8004f60:	6003      	str	r3, [r0, #0]
 8004f62:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004f66:	e03d      	b.n	8004fe4 <_swiopen+0xa8>
 8004f68:	f3c6 4400 	ubfx	r4, r6, #16, #1
 8004f6c:	f240 6301 	movw	r3, #1537	; 0x601
 8004f70:	07b2      	lsls	r2, r6, #30
 8004f72:	bf48      	it	mi
 8004f74:	f044 0402 	orrmi.w	r4, r4, #2
 8004f78:	421e      	tst	r6, r3
 8004f7a:	bf18      	it	ne
 8004f7c:	f044 0404 	orrne.w	r4, r4, #4
 8004f80:	0733      	lsls	r3, r6, #28
 8004f82:	bf48      	it	mi
 8004f84:	f024 0404 	bicmi.w	r4, r4, #4
 8004f88:	4638      	mov	r0, r7
 8004f8a:	bf48      	it	mi
 8004f8c:	f044 0408 	orrmi.w	r4, r4, #8
 8004f90:	9700      	str	r7, [sp, #0]
 8004f92:	f7fb f96d 	bl	8000270 <strlen>
 8004f96:	e9cd 4001 	strd	r4, r0, [sp, #4]
 8004f9a:	2401      	movs	r4, #1
 8004f9c:	4620      	mov	r0, r4
 8004f9e:	4649      	mov	r1, r9
 8004fa0:	beab      	bkpt	0x00ab
 8004fa2:	4604      	mov	r4, r0
 8004fa4:	2c00      	cmp	r4, #0
 8004fa6:	db08      	blt.n	8004fba <_swiopen+0x7e>
 8004fa8:	f848 4035 	str.w	r4, [r8, r5, lsl #3]
 8004fac:	eb08 08c5 	add.w	r8, r8, r5, lsl #3
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	f8c8 3004 	str.w	r3, [r8, #4]
 8004fb6:	462c      	mov	r4, r5
 8004fb8:	e014      	b.n	8004fe4 <_swiopen+0xa8>
 8004fba:	4620      	mov	r0, r4
 8004fbc:	f7ff fe8e 	bl	8004cdc <error>
 8004fc0:	4604      	mov	r4, r0
 8004fc2:	e00f      	b.n	8004fe4 <_swiopen+0xa8>
 8004fc4:	f406 6320 	and.w	r3, r6, #2560	; 0xa00
 8004fc8:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8004fcc:	46e9      	mov	r9, sp
 8004fce:	d1cb      	bne.n	8004f68 <_swiopen+0x2c>
 8004fd0:	4649      	mov	r1, r9
 8004fd2:	4638      	mov	r0, r7
 8004fd4:	f7ff ff95 	bl	8004f02 <_stat>
 8004fd8:	3001      	adds	r0, #1
 8004fda:	d0c5      	beq.n	8004f68 <_swiopen+0x2c>
 8004fdc:	f7fe fdd0 	bl	8003b80 <__errno>
 8004fe0:	2311      	movs	r3, #17
 8004fe2:	6003      	str	r3, [r0, #0]
 8004fe4:	4620      	mov	r0, r4
 8004fe6:	b017      	add	sp, #92	; 0x5c
 8004fe8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004fec:	20000158 	.word	0x20000158

08004ff0 <_get_semihosting_exts>:
 8004ff0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004ff4:	4606      	mov	r6, r0
 8004ff6:	460f      	mov	r7, r1
 8004ff8:	482a      	ldr	r0, [pc, #168]	; (80050a4 <_get_semihosting_exts+0xb4>)
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	4615      	mov	r5, r2
 8004ffe:	f7ff ff9d 	bl	8004f3c <_swiopen>
 8005002:	462a      	mov	r2, r5
 8005004:	4604      	mov	r4, r0
 8005006:	2100      	movs	r1, #0
 8005008:	4630      	mov	r0, r6
 800500a:	f7fe fde3 	bl	8003bd4 <memset>
 800500e:	1c63      	adds	r3, r4, #1
 8005010:	d016      	beq.n	8005040 <_get_semihosting_exts+0x50>
 8005012:	4620      	mov	r0, r4
 8005014:	f7ff fe48 	bl	8004ca8 <findslot>
 8005018:	f04f 090c 	mov.w	r9, #12
 800501c:	4680      	mov	r8, r0
 800501e:	4648      	mov	r0, r9
 8005020:	4641      	mov	r1, r8
 8005022:	beab      	bkpt	0x00ab
 8005024:	4680      	mov	r8, r0
 8005026:	4640      	mov	r0, r8
 8005028:	f7ff fe66 	bl	8004cf8 <checkerror>
 800502c:	2803      	cmp	r0, #3
 800502e:	dd02      	ble.n	8005036 <_get_semihosting_exts+0x46>
 8005030:	1ec3      	subs	r3, r0, #3
 8005032:	42ab      	cmp	r3, r5
 8005034:	dc08      	bgt.n	8005048 <_get_semihosting_exts+0x58>
 8005036:	4620      	mov	r0, r4
 8005038:	f7ff ff0e 	bl	8004e58 <_close>
 800503c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005040:	4620      	mov	r0, r4
 8005042:	b003      	add	sp, #12
 8005044:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005048:	2204      	movs	r2, #4
 800504a:	eb0d 0102 	add.w	r1, sp, r2
 800504e:	4620      	mov	r0, r4
 8005050:	f7ff fe67 	bl	8004d22 <_read>
 8005054:	2803      	cmp	r0, #3
 8005056:	ddee      	ble.n	8005036 <_get_semihosting_exts+0x46>
 8005058:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800505c:	2b53      	cmp	r3, #83	; 0x53
 800505e:	d1ea      	bne.n	8005036 <_get_semihosting_exts+0x46>
 8005060:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8005064:	2b48      	cmp	r3, #72	; 0x48
 8005066:	d1e6      	bne.n	8005036 <_get_semihosting_exts+0x46>
 8005068:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800506c:	2b46      	cmp	r3, #70	; 0x46
 800506e:	d1e2      	bne.n	8005036 <_get_semihosting_exts+0x46>
 8005070:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005074:	2b42      	cmp	r3, #66	; 0x42
 8005076:	d1de      	bne.n	8005036 <_get_semihosting_exts+0x46>
 8005078:	2201      	movs	r2, #1
 800507a:	4639      	mov	r1, r7
 800507c:	4620      	mov	r0, r4
 800507e:	f7ff fe6c 	bl	8004d5a <_swilseek>
 8005082:	2800      	cmp	r0, #0
 8005084:	dbd7      	blt.n	8005036 <_get_semihosting_exts+0x46>
 8005086:	462a      	mov	r2, r5
 8005088:	4631      	mov	r1, r6
 800508a:	4620      	mov	r0, r4
 800508c:	f7ff fe49 	bl	8004d22 <_read>
 8005090:	4605      	mov	r5, r0
 8005092:	4620      	mov	r0, r4
 8005094:	f7ff fee0 	bl	8004e58 <_close>
 8005098:	4628      	mov	r0, r5
 800509a:	f7ff fe2d 	bl	8004cf8 <checkerror>
 800509e:	4604      	mov	r4, r0
 80050a0:	e7ce      	b.n	8005040 <_get_semihosting_exts+0x50>
 80050a2:	bf00      	nop
 80050a4:	080052f3 	.word	0x080052f3

080050a8 <initialise_semihosting_exts>:
 80050a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80050aa:	4d0a      	ldr	r5, [pc, #40]	; (80050d4 <initialise_semihosting_exts+0x2c>)
 80050ac:	4c0a      	ldr	r4, [pc, #40]	; (80050d8 <initialise_semihosting_exts+0x30>)
 80050ae:	2100      	movs	r1, #0
 80050b0:	2201      	movs	r2, #1
 80050b2:	a801      	add	r0, sp, #4
 80050b4:	6029      	str	r1, [r5, #0]
 80050b6:	6022      	str	r2, [r4, #0]
 80050b8:	f7ff ff9a 	bl	8004ff0 <_get_semihosting_exts>
 80050bc:	2800      	cmp	r0, #0
 80050be:	dd07      	ble.n	80050d0 <initialise_semihosting_exts+0x28>
 80050c0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80050c4:	f003 0201 	and.w	r2, r3, #1
 80050c8:	f003 0302 	and.w	r3, r3, #2
 80050cc:	602a      	str	r2, [r5, #0]
 80050ce:	6023      	str	r3, [r4, #0]
 80050d0:	b003      	add	sp, #12
 80050d2:	bd30      	pop	{r4, r5, pc}
 80050d4:	20000074 	.word	0x20000074
 80050d8:	20000078 	.word	0x20000078

080050dc <_has_ext_stdout_stderr>:
 80050dc:	b510      	push	{r4, lr}
 80050de:	4c04      	ldr	r4, [pc, #16]	; (80050f0 <_has_ext_stdout_stderr+0x14>)
 80050e0:	6823      	ldr	r3, [r4, #0]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	da01      	bge.n	80050ea <_has_ext_stdout_stderr+0xe>
 80050e6:	f7ff ffdf 	bl	80050a8 <initialise_semihosting_exts>
 80050ea:	6820      	ldr	r0, [r4, #0]
 80050ec:	bd10      	pop	{r4, pc}
 80050ee:	bf00      	nop
 80050f0:	20000078 	.word	0x20000078

080050f4 <initialise_monitor_handles>:
 80050f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050f8:	b085      	sub	sp, #20
 80050fa:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 80051ac <initialise_monitor_handles+0xb8>
 80050fe:	f8cd 9004 	str.w	r9, [sp, #4]
 8005102:	2303      	movs	r3, #3
 8005104:	2400      	movs	r4, #0
 8005106:	9303      	str	r3, [sp, #12]
 8005108:	af01      	add	r7, sp, #4
 800510a:	9402      	str	r4, [sp, #8]
 800510c:	2501      	movs	r5, #1
 800510e:	4628      	mov	r0, r5
 8005110:	4639      	mov	r1, r7
 8005112:	beab      	bkpt	0x00ab
 8005114:	4605      	mov	r5, r0
 8005116:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80051b0 <initialise_monitor_handles+0xbc>
 800511a:	4623      	mov	r3, r4
 800511c:	4c20      	ldr	r4, [pc, #128]	; (80051a0 <initialise_monitor_handles+0xac>)
 800511e:	f8c8 5000 	str.w	r5, [r8]
 8005122:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005126:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 800512a:	3301      	adds	r3, #1
 800512c:	2b14      	cmp	r3, #20
 800512e:	d1fa      	bne.n	8005126 <initialise_monitor_handles+0x32>
 8005130:	f7ff ffd4 	bl	80050dc <_has_ext_stdout_stderr>
 8005134:	4d1b      	ldr	r5, [pc, #108]	; (80051a4 <initialise_monitor_handles+0xb0>)
 8005136:	b1d0      	cbz	r0, 800516e <initialise_monitor_handles+0x7a>
 8005138:	f04f 0a03 	mov.w	sl, #3
 800513c:	2304      	movs	r3, #4
 800513e:	f8cd 9004 	str.w	r9, [sp, #4]
 8005142:	2601      	movs	r6, #1
 8005144:	f8cd a00c 	str.w	sl, [sp, #12]
 8005148:	9302      	str	r3, [sp, #8]
 800514a:	4630      	mov	r0, r6
 800514c:	4639      	mov	r1, r7
 800514e:	beab      	bkpt	0x00ab
 8005150:	4683      	mov	fp, r0
 8005152:	4b15      	ldr	r3, [pc, #84]	; (80051a8 <initialise_monitor_handles+0xb4>)
 8005154:	f8cd 9004 	str.w	r9, [sp, #4]
 8005158:	f8c3 b000 	str.w	fp, [r3]
 800515c:	2308      	movs	r3, #8
 800515e:	f8cd a00c 	str.w	sl, [sp, #12]
 8005162:	9302      	str	r3, [sp, #8]
 8005164:	4630      	mov	r0, r6
 8005166:	4639      	mov	r1, r7
 8005168:	beab      	bkpt	0x00ab
 800516a:	4606      	mov	r6, r0
 800516c:	602e      	str	r6, [r5, #0]
 800516e:	682b      	ldr	r3, [r5, #0]
 8005170:	3301      	adds	r3, #1
 8005172:	bf02      	ittt	eq
 8005174:	4b0c      	ldreq	r3, [pc, #48]	; (80051a8 <initialise_monitor_handles+0xb4>)
 8005176:	681b      	ldreq	r3, [r3, #0]
 8005178:	602b      	streq	r3, [r5, #0]
 800517a:	2600      	movs	r6, #0
 800517c:	f8d8 3000 	ldr.w	r3, [r8]
 8005180:	6023      	str	r3, [r4, #0]
 8005182:	6066      	str	r6, [r4, #4]
 8005184:	f7ff ffaa 	bl	80050dc <_has_ext_stdout_stderr>
 8005188:	b130      	cbz	r0, 8005198 <initialise_monitor_handles+0xa4>
 800518a:	4b07      	ldr	r3, [pc, #28]	; (80051a8 <initialise_monitor_handles+0xb4>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8005192:	682b      	ldr	r3, [r5, #0]
 8005194:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8005198:	b005      	add	sp, #20
 800519a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800519e:	bf00      	nop
 80051a0:	20000158 	.word	0x20000158
 80051a4:	2000014c 	.word	0x2000014c
 80051a8:	20000154 	.word	0x20000154
 80051ac:	08005309 	.word	0x08005309
 80051b0:	20000150 	.word	0x20000150

080051b4 <_isatty>:
 80051b4:	b570      	push	{r4, r5, r6, lr}
 80051b6:	f7ff fd77 	bl	8004ca8 <findslot>
 80051ba:	2509      	movs	r5, #9
 80051bc:	4604      	mov	r4, r0
 80051be:	b920      	cbnz	r0, 80051ca <_isatty+0x16>
 80051c0:	f7fe fcde 	bl	8003b80 <__errno>
 80051c4:	6005      	str	r5, [r0, #0]
 80051c6:	4620      	mov	r0, r4
 80051c8:	bd70      	pop	{r4, r5, r6, pc}
 80051ca:	4628      	mov	r0, r5
 80051cc:	4621      	mov	r1, r4
 80051ce:	beab      	bkpt	0x00ab
 80051d0:	4604      	mov	r4, r0
 80051d2:	2c01      	cmp	r4, #1
 80051d4:	d0f7      	beq.n	80051c6 <_isatty+0x12>
 80051d6:	f7fe fcd3 	bl	8003b80 <__errno>
 80051da:	2400      	movs	r4, #0
 80051dc:	4605      	mov	r5, r0
 80051de:	2613      	movs	r6, #19
 80051e0:	4630      	mov	r0, r6
 80051e2:	4621      	mov	r1, r4
 80051e4:	beab      	bkpt	0x00ab
 80051e6:	4606      	mov	r6, r0
 80051e8:	602e      	str	r6, [r5, #0]
 80051ea:	e7ec      	b.n	80051c6 <_isatty+0x12>

080051ec <_init>:
 80051ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ee:	bf00      	nop
 80051f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051f2:	bc08      	pop	{r3}
 80051f4:	469e      	mov	lr, r3
 80051f6:	4770      	bx	lr

080051f8 <_fini>:
 80051f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051fa:	bf00      	nop
 80051fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051fe:	bc08      	pop	{r3}
 8005200:	469e      	mov	lr, r3
 8005202:	4770      	bx	lr
