==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z045ffg900-2'
@I [HLS-10] Analyzing design file 'Alexnet_dev/layer1.cl' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 93.156 ; gain = 43.996
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 93.176 ; gain = 44.016
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 179.090 ; gain = 129.930
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 179.090 ; gain = 129.930
@I [XFORM-102] Partitioning array '.cast.i.1' automatically.
@I [XFORM-102] Partitioning array '.cast.i.2' automatically.
@I [XFORM-102] Partitioning array '.cast.i.3' automatically.
@I [XFORM-102] Partitioning array '.cast.i.4' automatically.
@I [XFORM-102] Partitioning array '.cast.i.5' automatically.
@I [XFORM-102] Partitioning array '.cast.i.6' automatically.
@I [XFORM-102] Partitioning array '.cast.i.7' automatically.
@I [XFORM-11] Balancing expressions in function 'executeFirstLayer' (Alexnet_dev/layer1.cl:11:32)...15 expression(s) balanced.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 179.090 ; gain = 129.930
@W [XFORM-542] Cannot flatten a loop nest 'XCL_WG_DIM_X' in function 'executeFirstLayer' : 
               the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
@I [XFORM-541] Flattening a loop nest 'XCL_WG_DIM_Y' in function 'executeFirstLayer'.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 179.090 ; gain = 129.930
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'executeFirstLayer' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'executeFirstLayer' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 9.542 seconds; current allocated memory: 121.180 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.219 seconds; current allocated memory: 123.574 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'executeFirstLayer' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'executeFirstLayer/gmem' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on port 'executeFirstLayer/group_id_x' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'executeFirstLayer/group_id_y' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'executeFirstLayer/group_id_z' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'executeFirstLayer/bias' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'executeFirstLayer/Layer1_Neurons_GPU' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'executeFirstLayer/Layer1_Weights_GPU' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'executeFirstLayer/Layer2_Neurons_GPU' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'executeFirstLayer/r_offset' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'executeFirstLayer/c_offset' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on function 'executeFirstLayer' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Bundling port 'return', 'group_id_x', 'group_id_y', 'group_id_z', 'bias', 'Layer1_Neurons_GPU', 'Layer1_Weights_GPU', 'Layer2_Neurons_GPU', 'r_offset' and 'c_offset' to AXI-Lite port control.
@I [SYN-210] Renamed object name 'executeFirstLayer_fadd_32ns_32ns_32_4_full_dsp' to 'executeFirstLayerbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'executeFirstLayer_fmul_32ns_32ns_32_3_max_dsp' to 'executeFirstLayercud' due to the length limit 20
@I [SYN-210] Renamed object name 'executeFirstLayer_fcmp_32ns_32ns_1_1' to 'executeFirstLayerdEe' due to the length limit 20
@I [RTGEN-100] Generating core module 'executeFirstLayerbkb': 1 instance(s).
@I [RTGEN-100] Generating core module 'executeFirstLayercud': 1 instance(s).
@I [RTGEN-100] Generating core module 'executeFirstLayerdEe': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'executeFirstLayer'.
@I [HLS-111]  Elapsed time: 0.456 seconds; current allocated memory: 127.605 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 179.090 ; gain = 129.930
@I [SYSC-301] Generating SystemC RTL for executeFirstLayer.
@I [VHDL-304] Generating VHDL RTL for executeFirstLayer.
@I [VLOG-307] Generating Verilog RTL for executeFirstLayer.
@I [HLS-112] Total elapsed time: 11.302 seconds; peak allocated memory: 127.605 MB.
