# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.srcs/sources_1/imports/Laborstor2SMP1/MC68230.V" \
"../../../../project_2.srcs/sources_1/imports/Laborstor2SMP1/REG.V" \
"../../../../project_2.srcs/sources_1/imports/Laborstor2SMP1/DECADD.V" \
"../../../../project_2.srcs/sources_1/imports/Laborstor2SMP1/MC68000PI.V" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_MC68230_0_0/sim/design_1_MC68230_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_REG_0_0/sim/design_1_REG_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_Decadd_0_0/sim/design_1_Decadd_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_MC68000_0_0/sim/design_1_MC68000_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../project_2.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
