{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1578891415146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578891415147 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "filter_my 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"filter_my\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578891415160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578891415227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578891415227 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a4 " "Atom \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1578891415346 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1578891415346 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415706 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415709 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415709 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415709 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415709 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415710 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415710 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415710 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a20 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415710 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a22 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415710 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a19 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415711 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a21 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415711 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a28 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415711 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a30 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415711 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a27 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415711 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a29 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415712 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415712 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415712 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a31 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415712 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415712 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415713 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415713 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415713 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415713 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a16 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415713 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a18 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415714 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415714 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a17 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415714 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a24 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415714 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a26 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415715 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a23 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415715 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a25 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1578891415715 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a25"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578891415719 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578891415821 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578891416350 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1578891416363 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 11 " "No exact pin location assignment(s) for 1 pins of 11 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1578891416616 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1578891423692 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "io_ac_daclrck~inputCLKENA0 105 global CLKCTRL_G12 " "io_ac_daclrck~inputCLKENA0 with 105 fanout uses global clock CLKCTRL_G12" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1578891423843 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1578891423843 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "io_ac_bclk~inputCLKENA0 40 global CLKCTRL_G6 " "io_ac_bclk~inputCLKENA0 with 40 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1578891423843 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1578891423843 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver io_ac_daclrck~inputCLKENA0 CLKCTRL_G12 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver io_ac_daclrck~inputCLKENA0, placed at CLKCTRL_G12" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad io_ac_daclrck PIN_G10 " "Refclk input I/O pad io_ac_daclrck is placed onto PIN_G10" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1578891423847 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1578891423847 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1578891423847 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578891423848 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578891423878 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578891423880 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578891423881 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1578891423881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1578891423883 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578891423883 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ebo1 " "Entity dcfifo_ebo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578891425252 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578891425252 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578891425252 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s7q1 " "Entity dcfifo_s7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578891425252 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578891425252 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578891425252 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1578891425252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1578891425255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578891425255 ""}  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578891425255 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1578891425255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578891425256 ""}  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578891425256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1578891425256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578891425257 ""}  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578891425257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1578891425257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578891425257 ""}  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578891425257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578891425257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "filter_my.sdc " "Synopsys Design Constraints File file not found: 'filter_my.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1578891425258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1578891425258 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1578891425262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1578891425263 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1578891425264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578891425294 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1578891425294 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578891425294 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "io_bclk " "Node \"io_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578891425486 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1578891425486 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578891425487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578891431025 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1578891432055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578891435715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578891437885 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578891439933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578891439933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578891441585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y49 X22_Y61 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y49 to location X22_Y61" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/DSP/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y49 to location X22_Y61"} { { 12 { 0 ""} 11 49 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1578891448211 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578891448211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1578891455554 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578891455554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578891455560 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.10 " "Total time spent on timing analysis during the Fitter is 1.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1578891459265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578891459313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578891459961 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578891459961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578891461737 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578891469167 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1578891469422 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ac_adclrck a permanently disabled " "Pin io_ac_adclrck has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { io_ac_adclrck } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ac_adclrck" } } } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/DSP/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578891469437 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ac_daclrck a permanently disabled " "Pin io_ac_daclrck has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { io_ac_daclrck } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ac_daclrck" } } } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/DSP/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578891469437 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1578891469437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/DSP/output_files/filter_my.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/DSP/output_files/filter_my.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578891469553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6552 " "Peak virtual memory: 6552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578891470653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 13 11:57:50 2020 " "Processing ended: Mon Jan 13 11:57:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578891470653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578891470653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578891470653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578891470653 ""}
