
module pipo(
  input clk,
  input rst,
  input [3:0]p_i,
  output reg [3:0] p_o
);
  
  always @(posedge clk)
    begin
      if (rst)begin
        p_o <=4'b0000;
      end
      else
        p_o <=p_i;
    end
endmodule


//////////////////////////////   TB   ////////////////////////////////////
