// Seed: 3767611228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_5;
  assign id_5.id_2 = id_2;
  wire id_6;
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wor id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
  wire id_6;
  assign id_3 = 1;
  id_7(
      .id_0((1)), .id_1(1), .id_2(1), .id_3(1'b0), .id_4(1), .id_5(id_0 == 1)
  );
endmodule
