// Seed: 4026767558
module module_0 (
    output wire id_0,
    output wire id_1,
    input  tri0 id_2[{  -1  ,  1 'b0 } : 1],
    input  wire id_3
);
  parameter id_5 = -1'b0;
  wire id_6;
  wire id_7, id_8;
  wire id_9;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    output wire id_0,
    input wire _id_1[id_1 : id_1],
    input wire id_2,
    input supply1 id_3
);
  assign id_0 = -1'b0;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_3
  );
endmodule
