--------------------------------------------------------------------------------
Release 14.5 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
sevenSegment.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc3s250e,cp132,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_IN to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
clk_OUT     |    8.753(R)|clk_IN_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_IN         |    5.321|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw_IN<0>       |seg_OUT<0>     |    8.025|
sw_IN<0>       |seg_OUT<1>     |    9.398|
sw_IN<0>       |seg_OUT<2>     |    8.754|
sw_IN<0>       |seg_OUT<3>     |    8.873|
sw_IN<0>       |seg_OUT<4>     |    9.300|
sw_IN<0>       |seg_OUT<5>     |    8.025|
sw_IN<0>       |seg_OUT<6>     |    9.244|
sw_IN<1>       |seg_OUT<0>     |    8.472|
sw_IN<1>       |seg_OUT<1>     |    9.050|
sw_IN<1>       |seg_OUT<2>     |    8.695|
sw_IN<1>       |seg_OUT<3>     |    9.385|
sw_IN<1>       |seg_OUT<4>     |    8.977|
sw_IN<1>       |seg_OUT<5>     |    8.472|
sw_IN<1>       |seg_OUT<6>     |    9.160|
sw_IN<2>       |seg_OUT<0>     |    8.542|
sw_IN<2>       |seg_OUT<1>     |    9.586|
sw_IN<2>       |seg_OUT<2>     |    9.162|
sw_IN<2>       |seg_OUT<3>     |    9.450|
sw_IN<2>       |seg_OUT<4>     |    9.453|
sw_IN<2>       |seg_OUT<5>     |    8.542|
sw_IN<2>       |seg_OUT<6>     |    9.687|
sw_IN<3>       |seg_OUT<0>     |    9.843|
sw_IN<3>       |seg_OUT<1>     |    9.734|
sw_IN<3>       |seg_OUT<2>     |    9.312|
sw_IN<3>       |seg_OUT<3>     |   10.716|
sw_IN<3>       |seg_OUT<4>     |    9.596|
sw_IN<3>       |seg_OUT<5>     |    9.843|
sw_IN<3>       |seg_OUT<6>     |    9.842|
---------------+---------------+---------+


Analysis completed Mon Dec 16 10:27:28 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 100 MB



