
---------- Begin Simulation Statistics ----------
host_inst_rate                                 268763                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403452                       # Number of bytes of host memory used
host_seconds                                    74.42                       # Real time elapsed on the host
host_tick_rate                              303997648                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.022622                       # Number of seconds simulated
sim_ticks                                 22622054000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2853742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 41883.851059                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 28946.223002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2321800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    22279779500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.186402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               531942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            218265                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9079706500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 52327.852986                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 43282.087361                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1158715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   26765539819                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.306247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              511497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           302560                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9043229487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 35493.831434                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.659820                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           69148                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2454327456                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4523954                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47003.532855                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 34677.611664                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3480515                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     49045319319                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.230648                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1043439                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             520825                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18122935987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115521                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.998022                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.974550                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4523954                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47003.532855                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 34677.611664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3480515                       # number of overall hits
system.cpu.dcache.overall_miss_latency    49045319319                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.230648                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1043439                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            520825                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18122935987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115521                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521590                       # number of replacements
system.cpu.dcache.sampled_refs                 522614                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.974550                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3480515                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500249075000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208531                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11585200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 33651.785714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 31118.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11585144                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        1884500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency      1711500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              55                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               206877.571429                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11585200                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 33651.785714                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 31118.181818                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11585144                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         1884500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      1711500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               55                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.106418                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.485933                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11585200                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 33651.785714                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 31118.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11585144                       # number of overall hits
system.cpu.icache.overall_miss_latency        1884500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      1711500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     56                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.485933                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11585144                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 83353.324521                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     23990837217                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                287821                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     100437.885854                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 100060.825262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       134751                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           7451085000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.355064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      74186                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   24626                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      4959014500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.237201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 49560                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       101890.680766                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  117689.455202                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         253492                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6137996500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.192014                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        60241                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     29199                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3652963000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.098934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   31039                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208531                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208531                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.058272                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522670                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        101088.929307                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   106849.681758                       # average overall mshr miss latency
system.l2.demand_hits                          388243                       # number of demand (read+write) hits
system.l2.demand_miss_latency             13589081500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.257193                       # miss rate for demand accesses
system.l2.demand_misses                        134427                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      53825                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8611977500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.154206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    80599                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.310395                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.345299                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5085.503763                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5657.375312                       # Average occupied blocks per context
system.l2.overall_accesses                     522670                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       101088.929307                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  88493.607071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         388243                       # number of overall hits
system.l2.overall_miss_latency            13589081500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.257193                       # miss rate for overall accesses
system.l2.overall_misses                       134427                       # number of overall misses
system.l2.overall_mshr_hits                     53825                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       32602814717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.704881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  368420                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.445093                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        128107                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       191875                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       565492                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           290867                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        82736                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         354960                       # number of replacements
system.l2.sampled_refs                         365920                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10742.879075                       # Cycle average of tags in use
system.l2.total_refs                           387243                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202710                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31293610                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          54612                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        56310                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          552                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        56118                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56434                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events      1003129                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11799951                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.847488                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.342564                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10222077     86.63%     86.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       123886      1.05%     87.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       112408      0.95%     88.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        75743      0.64%     89.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        79521      0.67%     89.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        69069      0.59%     90.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        62897      0.53%     91.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        51221      0.43%     91.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8      1003129      8.50%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11799951                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          551                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2231851                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.395049                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.395049                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6234574                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          310                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16081557                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3379177                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2119820                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       446539                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        66379                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3177175                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3172309                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4866                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2308330                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2306285                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2045                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        868845                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            866024                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2821                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56434                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1583737                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3777009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         6389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16134783                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        385651                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004045                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1583737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        54612                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.156574                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12246490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.317503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.894963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10053221     82.09%     82.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          28411      0.23%     82.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          21611      0.18%     82.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          71213      0.58%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          79617      0.65%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          49190      0.40%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          89037      0.73%     84.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          82649      0.67%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1771541     14.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12246490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1704007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54605                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 327                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.851299                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3768539                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1089621                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6499534                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11003460                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.831024                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5401269                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.788750                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11008427                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          553                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1493668                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2727518                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       634260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1093390                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12245771                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2678918                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       273110                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11876039                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        40955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1850                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       446539                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        86778                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       911405                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1004195                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        49785                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          478                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.716821                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.716821                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3069815     25.27%     25.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          405      0.00%     25.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     25.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2679807     22.06%     47.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2367786     19.49%     66.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       245925      2.02%     68.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2695139     22.18%     91.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1090277      8.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12149154                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1056370                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.086950                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            9      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2679      0.25%      0.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       753924     71.37%     71.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       292181     27.66%     99.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         7119      0.67%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          458      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12246490                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.992052                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.489666                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6958129     56.82%     56.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2027606     16.56%     73.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1452466     11.86%     85.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       836503      6.83%     92.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       498691      4.07%     96.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       232888      1.90%     98.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       147322      1.20%     99.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        79109      0.65%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        13776      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12246490                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.870876                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12245444                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12149154                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2245218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        35411                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1039472                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1583740                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1583737                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               3                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2727518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1093390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13950497                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4307611                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       249433                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3845612                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1809182                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13455                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22213614                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14140413                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12441999                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1663199                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       446539                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1983528                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      3851347                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6088021                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 23936                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
