<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-pescx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-pescx-defs.h</h1><a href="cvmx-pescx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-pescx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon pescx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_PESCX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_PESCX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#aa2b5309d5fee98864df503d0fa48e890" title="cvmx-pescx-defs.h">CVMX_PESCX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00061"></a>00061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00062"></a>00062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000018ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 <span class="preprocessor">#else</span>
<a name="l00065"></a><a class="code" href="cvmx-pescx-defs_8h.html#aa2b5309d5fee98864df503d0fa48e890">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C8000018ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#a79e3626236e9da64f266e8aa8544fe1c">CVMX_PESCX_BIST_STATUS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(
<a name="l00071"></a>00071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00072"></a>00072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00073"></a>00073         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_BIST_STATUS2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00074"></a>00074     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000418ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00075"></a>00075 }
<a name="l00076"></a>00076 <span class="preprocessor">#else</span>
<a name="l00077"></a><a class="code" href="cvmx-pescx-defs_8h.html#a79e3626236e9da64f266e8aa8544fe1c">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_BIST_STATUS2(offset) (CVMX_ADD_IO_SEG(0x00011800C8000418ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#ae07d8fc1a4d2fb016528582651e15dfa">CVMX_PESCX_CFG_RD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082     <span class="keywordflow">if</span> (!(
<a name="l00083"></a>00083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00084"></a>00084           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00085"></a>00085         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_CFG_RD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00086"></a>00086     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000030ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00087"></a>00087 }
<a name="l00088"></a>00088 <span class="preprocessor">#else</span>
<a name="l00089"></a><a class="code" href="cvmx-pescx-defs_8h.html#ae07d8fc1a4d2fb016528582651e15dfa">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_CFG_RD(offset) (CVMX_ADD_IO_SEG(0x00011800C8000030ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#a50db4a804d76ed4017266e905f601cac">CVMX_PESCX_CFG_WR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094     <span class="keywordflow">if</span> (!(
<a name="l00095"></a>00095           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00096"></a>00096           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00097"></a>00097         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_CFG_WR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00098"></a>00098     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000028ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00099"></a>00099 }
<a name="l00100"></a>00100 <span class="preprocessor">#else</span>
<a name="l00101"></a><a class="code" href="cvmx-pescx-defs_8h.html#a50db4a804d76ed4017266e905f601cac">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_CFG_WR(offset) (CVMX_ADD_IO_SEG(0x00011800C8000028ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#aefca32e78fc7e4785ad00e4ddcffe5db">CVMX_PESCX_CPL_LUT_VALID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00105"></a>00105 {
<a name="l00106"></a>00106     <span class="keywordflow">if</span> (!(
<a name="l00107"></a>00107           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00108"></a>00108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00109"></a>00109         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_CPL_LUT_VALID(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00110"></a>00110     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000098ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00111"></a>00111 }
<a name="l00112"></a>00112 <span class="preprocessor">#else</span>
<a name="l00113"></a><a class="code" href="cvmx-pescx-defs_8h.html#aefca32e78fc7e4785ad00e4ddcffe5db">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_CPL_LUT_VALID(offset) (CVMX_ADD_IO_SEG(0x00011800C8000098ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#a0bad598051ea69c893b8971ea3a668ca">CVMX_PESCX_CTL_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00117"></a>00117 {
<a name="l00118"></a>00118     <span class="keywordflow">if</span> (!(
<a name="l00119"></a>00119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00120"></a>00120           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00121"></a>00121         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_CTL_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00122"></a>00122     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000000ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00123"></a>00123 }
<a name="l00124"></a>00124 <span class="preprocessor">#else</span>
<a name="l00125"></a><a class="code" href="cvmx-pescx-defs_8h.html#a0bad598051ea69c893b8971ea3a668ca">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_CTL_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C8000000ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#a680cd31efb5a8c6a772fdbaedfebdedf">CVMX_PESCX_CTL_STATUS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00129"></a>00129 {
<a name="l00130"></a>00130     <span class="keywordflow">if</span> (!(
<a name="l00131"></a>00131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00132"></a>00132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00133"></a>00133         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_CTL_STATUS2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00134"></a>00134     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000400ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00135"></a>00135 }
<a name="l00136"></a>00136 <span class="preprocessor">#else</span>
<a name="l00137"></a><a class="code" href="cvmx-pescx-defs_8h.html#a680cd31efb5a8c6a772fdbaedfebdedf">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_CTL_STATUS2(offset) (CVMX_ADD_IO_SEG(0x00011800C8000400ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#a1b33e2c3b1b65794542490f87455be05">CVMX_PESCX_DBG_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00141"></a>00141 {
<a name="l00142"></a>00142     <span class="keywordflow">if</span> (!(
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00145"></a>00145         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_DBG_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00146"></a>00146     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000008ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00147"></a>00147 }
<a name="l00148"></a>00148 <span class="preprocessor">#else</span>
<a name="l00149"></a><a class="code" href="cvmx-pescx-defs_8h.html#a1b33e2c3b1b65794542490f87455be05">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_DBG_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800C8000008ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#a16a99ec71a13a4706652a357ae922e27">CVMX_PESCX_DBG_INFO_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00153"></a>00153 {
<a name="l00154"></a>00154     <span class="keywordflow">if</span> (!(
<a name="l00155"></a>00155           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00156"></a>00156           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00157"></a>00157         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_DBG_INFO_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00158"></a>00158     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C80000A0ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00159"></a>00159 }
<a name="l00160"></a>00160 <span class="preprocessor">#else</span>
<a name="l00161"></a><a class="code" href="cvmx-pescx-defs_8h.html#a16a99ec71a13a4706652a357ae922e27">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_DBG_INFO_EN(offset) (CVMX_ADD_IO_SEG(0x00011800C80000A0ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#ade9f2b413aa789330375c19e4d768929">CVMX_PESCX_DIAG_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00165"></a>00165 {
<a name="l00166"></a>00166     <span class="keywordflow">if</span> (!(
<a name="l00167"></a>00167           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00168"></a>00168           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00169"></a>00169         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_DIAG_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00170"></a>00170     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000020ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00171"></a>00171 }
<a name="l00172"></a>00172 <span class="preprocessor">#else</span>
<a name="l00173"></a><a class="code" href="cvmx-pescx-defs_8h.html#ade9f2b413aa789330375c19e4d768929">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_DIAG_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C8000020ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#a1282035a71f40f17d2229e08e730a532">CVMX_PESCX_P2N_BAR0_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00177"></a>00177 {
<a name="l00178"></a>00178     <span class="keywordflow">if</span> (!(
<a name="l00179"></a>00179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_P2N_BAR0_START(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000080ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-pescx-defs_8h.html#a1282035a71f40f17d2229e08e730a532">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_P2N_BAR0_START(offset) (CVMX_ADD_IO_SEG(0x00011800C8000080ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#aced7a9625d9df23eab2371335d6def61">CVMX_PESCX_P2N_BAR1_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00192"></a>00192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00193"></a>00193         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_P2N_BAR1_START(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00194"></a>00194     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000088ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00195"></a>00195 }
<a name="l00196"></a>00196 <span class="preprocessor">#else</span>
<a name="l00197"></a><a class="code" href="cvmx-pescx-defs_8h.html#aced7a9625d9df23eab2371335d6def61">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_P2N_BAR1_START(offset) (CVMX_ADD_IO_SEG(0x00011800C8000088ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#adb1f17ff9b8db23bf9b46337174ab1a6">CVMX_PESCX_P2N_BAR2_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(
<a name="l00203"></a>00203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00204"></a>00204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00205"></a>00205         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_P2N_BAR2_START(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00206"></a>00206     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000090ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 <span class="preprocessor">#else</span>
<a name="l00209"></a><a class="code" href="cvmx-pescx-defs_8h.html#adb1f17ff9b8db23bf9b46337174ab1a6">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_P2N_BAR2_START(offset) (CVMX_ADD_IO_SEG(0x00011800C8000090ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#abe21a7776f74be28fcc0d699bcdc9128">CVMX_PESCX_P2P_BARX_END</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214     <span class="keywordflow">if</span> (!(
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00217"></a>00217         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_P2P_BARX_END(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00218"></a>00218     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000048ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x800000ull) * 16;
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 <span class="preprocessor">#else</span>
<a name="l00221"></a><a class="code" href="cvmx-pescx-defs_8h.html#abe21a7776f74be28fcc0d699bcdc9128">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_P2P_BARX_END(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000048ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x800000ull) * 16)</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#a50e7b62321b1b1ee70615649400309ad">CVMX_PESCX_P2P_BARX_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00225"></a>00225 {
<a name="l00226"></a>00226     <span class="keywordflow">if</span> (!(
<a name="l00227"></a>00227           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00229"></a>00229         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_P2P_BARX_START(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00230"></a>00230     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000040ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x800000ull) * 16;
<a name="l00231"></a>00231 }
<a name="l00232"></a>00232 <span class="preprocessor">#else</span>
<a name="l00233"></a><a class="code" href="cvmx-pescx-defs_8h.html#a50e7b62321b1b1ee70615649400309ad">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_P2P_BARX_START(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000040ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x800000ull) * 16)</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pescx-defs_8h.html#ae8260a17b6a22baa267fe20e01760f1e">CVMX_PESCX_TLP_CREDITS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00237"></a>00237 {
<a name="l00238"></a>00238     <span class="keywordflow">if</span> (!(
<a name="l00239"></a>00239           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00240"></a>00240           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00241"></a>00241         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PESCX_TLP_CREDITS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00242"></a>00242     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000038ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00243"></a>00243 }
<a name="l00244"></a>00244 <span class="preprocessor">#else</span>
<a name="l00245"></a><a class="code" href="cvmx-pescx-defs_8h.html#ae8260a17b6a22baa267fe20e01760f1e">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PESCX_TLP_CREDITS(offset) (CVMX_ADD_IO_SEG(0x00011800C8000038ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00248"></a>00248 <span class="comment">/**</span>
<a name="l00249"></a>00249 <span class="comment"> * cvmx_pesc#_bist_status</span>
<a name="l00250"></a>00250 <span class="comment"> *</span>
<a name="l00251"></a>00251 <span class="comment"> * PESC_BIST_STATUS = PESC Bist Status</span>
<a name="l00252"></a>00252 <span class="comment"> *</span>
<a name="l00253"></a>00253 <span class="comment"> * Contains the diffrent interrupt summary bits of the PESC.</span>
<a name="l00254"></a>00254 <span class="comment"> */</span>
<a name="l00255"></a><a class="code" href="unioncvmx__pescx__bist__status.html">00255</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__bist__status.html" title="cvmx_pesc::_bist_status">cvmx_pescx_bist_status</a> {
<a name="l00256"></a><a class="code" href="unioncvmx__pescx__bist__status.html#ae33eea51dc462d07cd56bf34f0422558">00256</a>     uint64_t <a class="code" href="unioncvmx__pescx__bist__status.html#ae33eea51dc462d07cd56bf34f0422558">u64</a>;
<a name="l00257"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html">00257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html">cvmx_pescx_bist_status_s</a> {
<a name="l00258"></a>00258 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a64483c8cf41347fa5c6f81a085e3e043">reserved_13_63</a>               : 51;
<a name="l00260"></a>00260     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a3858719bb3673074b948c4d71d043ffa">rqdata5</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory5. */</span>
<a name="l00261"></a>00261     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a0c07b68f15507f5c208792e9246614cb">ctlp_or</a>                      : 1;  <span class="comment">/**&lt; C-TLP Order Fifo. */</span>
<a name="l00262"></a>00262     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#aaf25d4631f9447a5bdce8033b94b7260">ntlp_or</a>                      : 1;  <span class="comment">/**&lt; N-TLP Order Fifo. */</span>
<a name="l00263"></a>00263     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#af6be33637f416c6e4c47b286e3a72806">ptlp_or</a>                      : 1;  <span class="comment">/**&lt; P-TLP Order Fifo. */</span>
<a name="l00264"></a>00264     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a2fb8be0f7705e54514d7d80f441d7e17">retry</a>                        : 1;  <span class="comment">/**&lt; Retry Buffer. */</span>
<a name="l00265"></a>00265     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a1cf15759c7980b35a88a44b50699ae6b">rqdata0</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory0. */</span>
<a name="l00266"></a>00266     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#aed2e72b1546ac7737e9c7a8cefe5477e">rqdata1</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory1. */</span>
<a name="l00267"></a>00267     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#abf0f847def500fb5428729bbf444657b">rqdata2</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory2. */</span>
<a name="l00268"></a>00268     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a9af10993595338de324e17416906e20c">rqdata3</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory3. */</span>
<a name="l00269"></a>00269     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#af3cb8efd85d3892c077bb99cf88bbea5">rqdata4</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory4. */</span>
<a name="l00270"></a>00270     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a35534b439b0179991a9ce077fdbb3919">rqhdr1</a>                       : 1;  <span class="comment">/**&lt; Rx Queue Header1. */</span>
<a name="l00271"></a>00271     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a1096466bde282af81b913d6b7c0a1fa8">rqhdr0</a>                       : 1;  <span class="comment">/**&lt; Rx Queue Header0. */</span>
<a name="l00272"></a>00272     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#adb792c8dbb7864d1fff2bbdb9f6852b5">sot</a>                          : 1;  <span class="comment">/**&lt; SOT Buffer. */</span>
<a name="l00273"></a>00273 <span class="preprocessor">#else</span>
<a name="l00274"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#adb792c8dbb7864d1fff2bbdb9f6852b5">00274</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#adb792c8dbb7864d1fff2bbdb9f6852b5">sot</a>                          : 1;
<a name="l00275"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a1096466bde282af81b913d6b7c0a1fa8">00275</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a1096466bde282af81b913d6b7c0a1fa8">rqhdr0</a>                       : 1;
<a name="l00276"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a35534b439b0179991a9ce077fdbb3919">00276</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a35534b439b0179991a9ce077fdbb3919">rqhdr1</a>                       : 1;
<a name="l00277"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#af3cb8efd85d3892c077bb99cf88bbea5">00277</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#af3cb8efd85d3892c077bb99cf88bbea5">rqdata4</a>                      : 1;
<a name="l00278"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a9af10993595338de324e17416906e20c">00278</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a9af10993595338de324e17416906e20c">rqdata3</a>                      : 1;
<a name="l00279"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#abf0f847def500fb5428729bbf444657b">00279</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#abf0f847def500fb5428729bbf444657b">rqdata2</a>                      : 1;
<a name="l00280"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#aed2e72b1546ac7737e9c7a8cefe5477e">00280</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#aed2e72b1546ac7737e9c7a8cefe5477e">rqdata1</a>                      : 1;
<a name="l00281"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a1cf15759c7980b35a88a44b50699ae6b">00281</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a1cf15759c7980b35a88a44b50699ae6b">rqdata0</a>                      : 1;
<a name="l00282"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a2fb8be0f7705e54514d7d80f441d7e17">00282</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a2fb8be0f7705e54514d7d80f441d7e17">retry</a>                        : 1;
<a name="l00283"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#af6be33637f416c6e4c47b286e3a72806">00283</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#af6be33637f416c6e4c47b286e3a72806">ptlp_or</a>                      : 1;
<a name="l00284"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#aaf25d4631f9447a5bdce8033b94b7260">00284</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#aaf25d4631f9447a5bdce8033b94b7260">ntlp_or</a>                      : 1;
<a name="l00285"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a0c07b68f15507f5c208792e9246614cb">00285</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a0c07b68f15507f5c208792e9246614cb">ctlp_or</a>                      : 1;
<a name="l00286"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a3858719bb3673074b948c4d71d043ffa">00286</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a3858719bb3673074b948c4d71d043ffa">rqdata5</a>                      : 1;
<a name="l00287"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a64483c8cf41347fa5c6f81a085e3e043">00287</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html#a64483c8cf41347fa5c6f81a085e3e043">reserved_13_63</a>               : 51;
<a name="l00288"></a>00288 <span class="preprocessor">#endif</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__bist__status.html#ae63344aa29a3c923e44ccd4743847586">s</a>;
<a name="l00290"></a><a class="code" href="unioncvmx__pescx__bist__status.html#a022b67826b114417f9549d7ab644f9be">00290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html">cvmx_pescx_bist_status_s</a>       <a class="code" href="unioncvmx__pescx__bist__status.html#a022b67826b114417f9549d7ab644f9be">cn52xx</a>;
<a name="l00291"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html">00291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html">cvmx_pescx_bist_status_cn52xxp1</a> {
<a name="l00292"></a>00292 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a39287ed48e0b41532f8bed5352db10ce">reserved_12_63</a>               : 52;
<a name="l00294"></a>00294     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a268a8c476105ed07d8ac3a4e9127c793">ctlp_or</a>                      : 1;  <span class="comment">/**&lt; C-TLP Order Fifo. */</span>
<a name="l00295"></a>00295     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a848a038c8e06e3324e9d835ab90de5fb">ntlp_or</a>                      : 1;  <span class="comment">/**&lt; N-TLP Order Fifo. */</span>
<a name="l00296"></a>00296     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a1605b75bd66ebd841775574c68dca7eb">ptlp_or</a>                      : 1;  <span class="comment">/**&lt; P-TLP Order Fifo. */</span>
<a name="l00297"></a>00297     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a6ae919a2eb47461bc222fd045ac020a2">retry</a>                        : 1;  <span class="comment">/**&lt; Retry Buffer. */</span>
<a name="l00298"></a>00298     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ae48b5291f82217cb17f494d76aa569b1">rqdata0</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory0. */</span>
<a name="l00299"></a>00299     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a7bbfc175f74109f826ea9fe8b8baa456">rqdata1</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory1. */</span>
<a name="l00300"></a>00300     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a3934fed24a210a1ce238682956dda1ec">rqdata2</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory2. */</span>
<a name="l00301"></a>00301     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#af9e6ba2bd7e75d2e58c628c50d4de636">rqdata3</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory3. */</span>
<a name="l00302"></a>00302     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a4c4094352f2f4ef0f3d9b159c9b7470e">rqdata4</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory4. */</span>
<a name="l00303"></a>00303     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ad155a4154b8f1d82729a2d7c9d525d63">rqhdr1</a>                       : 1;  <span class="comment">/**&lt; Rx Queue Header1. */</span>
<a name="l00304"></a>00304     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ab7beeb0e5e25549b4a3ec15bb58d1604">rqhdr0</a>                       : 1;  <span class="comment">/**&lt; Rx Queue Header0. */</span>
<a name="l00305"></a>00305     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ac2ac308ac31b7bcffb392e81a51b1aa9">sot</a>                          : 1;  <span class="comment">/**&lt; SOT Buffer. */</span>
<a name="l00306"></a>00306 <span class="preprocessor">#else</span>
<a name="l00307"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ac2ac308ac31b7bcffb392e81a51b1aa9">00307</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ac2ac308ac31b7bcffb392e81a51b1aa9">sot</a>                          : 1;
<a name="l00308"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ab7beeb0e5e25549b4a3ec15bb58d1604">00308</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ab7beeb0e5e25549b4a3ec15bb58d1604">rqhdr0</a>                       : 1;
<a name="l00309"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ad155a4154b8f1d82729a2d7c9d525d63">00309</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ad155a4154b8f1d82729a2d7c9d525d63">rqhdr1</a>                       : 1;
<a name="l00310"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a4c4094352f2f4ef0f3d9b159c9b7470e">00310</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a4c4094352f2f4ef0f3d9b159c9b7470e">rqdata4</a>                      : 1;
<a name="l00311"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#af9e6ba2bd7e75d2e58c628c50d4de636">00311</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#af9e6ba2bd7e75d2e58c628c50d4de636">rqdata3</a>                      : 1;
<a name="l00312"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a3934fed24a210a1ce238682956dda1ec">00312</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a3934fed24a210a1ce238682956dda1ec">rqdata2</a>                      : 1;
<a name="l00313"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a7bbfc175f74109f826ea9fe8b8baa456">00313</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a7bbfc175f74109f826ea9fe8b8baa456">rqdata1</a>                      : 1;
<a name="l00314"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ae48b5291f82217cb17f494d76aa569b1">00314</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#ae48b5291f82217cb17f494d76aa569b1">rqdata0</a>                      : 1;
<a name="l00315"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a6ae919a2eb47461bc222fd045ac020a2">00315</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a6ae919a2eb47461bc222fd045ac020a2">retry</a>                        : 1;
<a name="l00316"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a1605b75bd66ebd841775574c68dca7eb">00316</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a1605b75bd66ebd841775574c68dca7eb">ptlp_or</a>                      : 1;
<a name="l00317"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a848a038c8e06e3324e9d835ab90de5fb">00317</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a848a038c8e06e3324e9d835ab90de5fb">ntlp_or</a>                      : 1;
<a name="l00318"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a268a8c476105ed07d8ac3a4e9127c793">00318</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a268a8c476105ed07d8ac3a4e9127c793">ctlp_or</a>                      : 1;
<a name="l00319"></a><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a39287ed48e0b41532f8bed5352db10ce">00319</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html#a39287ed48e0b41532f8bed5352db10ce">reserved_12_63</a>               : 52;
<a name="l00320"></a>00320 <span class="preprocessor">#endif</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__bist__status.html#a4c5878b104c53bb6fda2c6b837f45ec0">cn52xxp1</a>;
<a name="l00322"></a><a class="code" href="unioncvmx__pescx__bist__status.html#a6b3f66db56d76ddf06c67a74a8645774">00322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__s.html">cvmx_pescx_bist_status_s</a>       <a class="code" href="unioncvmx__pescx__bist__status.html#a6b3f66db56d76ddf06c67a74a8645774">cn56xx</a>;
<a name="l00323"></a><a class="code" href="unioncvmx__pescx__bist__status.html#ac38918aab525b2577fb1ff4146aea511">00323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__bist__status_1_1cvmx__pescx__bist__status__cn52xxp1.html">cvmx_pescx_bist_status_cn52xxp1</a> <a class="code" href="unioncvmx__pescx__bist__status.html#ac38918aab525b2577fb1ff4146aea511">cn56xxp1</a>;
<a name="l00324"></a>00324 };
<a name="l00325"></a><a class="code" href="cvmx-pescx-defs_8h.html#a6e0ff891b09b21108afb727b8cfec278">00325</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__bist__status.html" title="cvmx_pesc::_bist_status">cvmx_pescx_bist_status</a> <a class="code" href="unioncvmx__pescx__bist__status.html" title="cvmx_pesc::_bist_status">cvmx_pescx_bist_status_t</a>;
<a name="l00326"></a>00326 <span class="comment"></span>
<a name="l00327"></a>00327 <span class="comment">/**</span>
<a name="l00328"></a>00328 <span class="comment"> * cvmx_pesc#_bist_status2</span>
<a name="l00329"></a>00329 <span class="comment"> *</span>
<a name="l00330"></a>00330 <span class="comment"> * PESC(0..1)_BIST_STATUS2 = PESC BIST Status Register</span>
<a name="l00331"></a>00331 <span class="comment"> *</span>
<a name="l00332"></a>00332 <span class="comment"> * Results from BIST runs of PESC&apos;s memories.</span>
<a name="l00333"></a>00333 <span class="comment"> */</span>
<a name="l00334"></a><a class="code" href="unioncvmx__pescx__bist__status2.html">00334</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__bist__status2.html" title="cvmx_pesc::_bist_status2">cvmx_pescx_bist_status2</a> {
<a name="l00335"></a><a class="code" href="unioncvmx__pescx__bist__status2.html#ae397745e34156a5ac0e6cdda9c5eae04">00335</a>     uint64_t <a class="code" href="unioncvmx__pescx__bist__status2.html#ae397745e34156a5ac0e6cdda9c5eae04">u64</a>;
<a name="l00336"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html">00336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html">cvmx_pescx_bist_status2_s</a> {
<a name="l00337"></a>00337 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a4e7f194b4dbc5435e4aef7bf95bb4736">reserved_14_63</a>               : 50;
<a name="l00339"></a>00339     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#acb493da55d81ca331546d3e539e55774">cto_p2e</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the cto_p2e_fifo */</span>
<a name="l00340"></a>00340     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a4c69e75f23abe0e5c4a1df777d49d37a">e2p_cpl</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the e2p_cpl_fifo */</span>
<a name="l00341"></a>00341     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ad70886660cdde4e0588b205b16d4d7d4">e2p_n</a>                        : 1;  <span class="comment">/**&lt; BIST Status for the e2p_n_fifo */</span>
<a name="l00342"></a>00342     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a382cb169440b6dea7380ff0585a4c1c9">e2p_p</a>                        : 1;  <span class="comment">/**&lt; BIST Status for the e2p_p_fifo */</span>
<a name="l00343"></a>00343     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ac3e775a2dfa8865812b41b71dc47f006">e2p_rsl</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the e2p_rsl__fifo */</span>
<a name="l00344"></a>00344     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a8ea0c2751a236220c5dcc1987d5336e2">dbg_p2e</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the dbg_p2e_fifo */</span>
<a name="l00345"></a>00345     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a94e9e8b929083c3c2bd95ba352d52c21">peai_p2e</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the peai__pesc_fifo */</span>
<a name="l00346"></a>00346     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#aba1a942f7eb5ac9edac77085fe1d16dd">rsl_p2e</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the rsl_p2e_fifo */</span>
<a name="l00347"></a>00347     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a3c1110ae7e34d7b1193c4b104745a044">pef_tpf1</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the pef_tlp_p_fifo1 */</span>
<a name="l00348"></a>00348     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#af8d21a4e8e168687532194b9dbceb5c5">pef_tpf0</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the pef_tlp_p_fifo0 */</span>
<a name="l00349"></a>00349     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a890a57f1b939b4099be6e74db3e78a9d">pef_tnf</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pef_tlp_n_fifo */</span>
<a name="l00350"></a>00350     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#afbd00c2aa67e2e3c45abd181c7dfdb1d">pef_tcf1</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the pef_tlp_cpl_fifo1 */</span>
<a name="l00351"></a>00351     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ac6a3100b8ab01736fb48e534ecd764bc">pef_tc0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pef_tlp_cpl_fifo0 */</span>
<a name="l00352"></a>00352     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ab24fc5ef70684bccd7e31dc8c49f3969">ppf</a>                          : 1;  <span class="comment">/**&lt; BIST Status for the ppf_fifo */</span>
<a name="l00353"></a>00353 <span class="preprocessor">#else</span>
<a name="l00354"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ab24fc5ef70684bccd7e31dc8c49f3969">00354</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ab24fc5ef70684bccd7e31dc8c49f3969">ppf</a>                          : 1;
<a name="l00355"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ac6a3100b8ab01736fb48e534ecd764bc">00355</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ac6a3100b8ab01736fb48e534ecd764bc">pef_tc0</a>                      : 1;
<a name="l00356"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#afbd00c2aa67e2e3c45abd181c7dfdb1d">00356</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#afbd00c2aa67e2e3c45abd181c7dfdb1d">pef_tcf1</a>                     : 1;
<a name="l00357"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a890a57f1b939b4099be6e74db3e78a9d">00357</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a890a57f1b939b4099be6e74db3e78a9d">pef_tnf</a>                      : 1;
<a name="l00358"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#af8d21a4e8e168687532194b9dbceb5c5">00358</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#af8d21a4e8e168687532194b9dbceb5c5">pef_tpf0</a>                     : 1;
<a name="l00359"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a3c1110ae7e34d7b1193c4b104745a044">00359</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a3c1110ae7e34d7b1193c4b104745a044">pef_tpf1</a>                     : 1;
<a name="l00360"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#aba1a942f7eb5ac9edac77085fe1d16dd">00360</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#aba1a942f7eb5ac9edac77085fe1d16dd">rsl_p2e</a>                      : 1;
<a name="l00361"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a94e9e8b929083c3c2bd95ba352d52c21">00361</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a94e9e8b929083c3c2bd95ba352d52c21">peai_p2e</a>                     : 1;
<a name="l00362"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a8ea0c2751a236220c5dcc1987d5336e2">00362</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a8ea0c2751a236220c5dcc1987d5336e2">dbg_p2e</a>                      : 1;
<a name="l00363"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ac3e775a2dfa8865812b41b71dc47f006">00363</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ac3e775a2dfa8865812b41b71dc47f006">e2p_rsl</a>                      : 1;
<a name="l00364"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a382cb169440b6dea7380ff0585a4c1c9">00364</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a382cb169440b6dea7380ff0585a4c1c9">e2p_p</a>                        : 1;
<a name="l00365"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ad70886660cdde4e0588b205b16d4d7d4">00365</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#ad70886660cdde4e0588b205b16d4d7d4">e2p_n</a>                        : 1;
<a name="l00366"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a4c69e75f23abe0e5c4a1df777d49d37a">00366</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a4c69e75f23abe0e5c4a1df777d49d37a">e2p_cpl</a>                      : 1;
<a name="l00367"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#acb493da55d81ca331546d3e539e55774">00367</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#acb493da55d81ca331546d3e539e55774">cto_p2e</a>                      : 1;
<a name="l00368"></a><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a4e7f194b4dbc5435e4aef7bf95bb4736">00368</a>     uint64_t <a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html#a4e7f194b4dbc5435e4aef7bf95bb4736">reserved_14_63</a>               : 50;
<a name="l00369"></a>00369 <span class="preprocessor">#endif</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__bist__status2.html#ab9ee9109e1434d4cbfe3e2f8bbb31bc1">s</a>;
<a name="l00371"></a><a class="code" href="unioncvmx__pescx__bist__status2.html#a53dc4dcfce16cdbf769f35230ec3c056">00371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html">cvmx_pescx_bist_status2_s</a>      <a class="code" href="unioncvmx__pescx__bist__status2.html#a53dc4dcfce16cdbf769f35230ec3c056">cn52xx</a>;
<a name="l00372"></a><a class="code" href="unioncvmx__pescx__bist__status2.html#a3dfbaf55780a71a6e5c2808350a70b44">00372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html">cvmx_pescx_bist_status2_s</a>      <a class="code" href="unioncvmx__pescx__bist__status2.html#a3dfbaf55780a71a6e5c2808350a70b44">cn52xxp1</a>;
<a name="l00373"></a><a class="code" href="unioncvmx__pescx__bist__status2.html#aa9acef9fe8b74a879f05ad3e64ef75e5">00373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html">cvmx_pescx_bist_status2_s</a>      <a class="code" href="unioncvmx__pescx__bist__status2.html#aa9acef9fe8b74a879f05ad3e64ef75e5">cn56xx</a>;
<a name="l00374"></a><a class="code" href="unioncvmx__pescx__bist__status2.html#a785768994606794c6a4838bc6824933f">00374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__bist__status2_1_1cvmx__pescx__bist__status2__s.html">cvmx_pescx_bist_status2_s</a>      <a class="code" href="unioncvmx__pescx__bist__status2.html#a785768994606794c6a4838bc6824933f">cn56xxp1</a>;
<a name="l00375"></a>00375 };
<a name="l00376"></a><a class="code" href="cvmx-pescx-defs_8h.html#af96de18a82129719cadab284ac6791c1">00376</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__bist__status2.html" title="cvmx_pesc::_bist_status2">cvmx_pescx_bist_status2</a> <a class="code" href="unioncvmx__pescx__bist__status2.html" title="cvmx_pesc::_bist_status2">cvmx_pescx_bist_status2_t</a>;
<a name="l00377"></a>00377 <span class="comment"></span>
<a name="l00378"></a>00378 <span class="comment">/**</span>
<a name="l00379"></a>00379 <span class="comment"> * cvmx_pesc#_cfg_rd</span>
<a name="l00380"></a>00380 <span class="comment"> *</span>
<a name="l00381"></a>00381 <span class="comment"> * PESC_CFG_RD = PESC Configuration Read</span>
<a name="l00382"></a>00382 <span class="comment"> *</span>
<a name="l00383"></a>00383 <span class="comment"> * Allows read access to the configuration in the PCIe Core.</span>
<a name="l00384"></a>00384 <span class="comment"> */</span>
<a name="l00385"></a><a class="code" href="unioncvmx__pescx__cfg__rd.html">00385</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__cfg__rd.html" title="cvmx_pesc::_cfg_rd">cvmx_pescx_cfg_rd</a> {
<a name="l00386"></a><a class="code" href="unioncvmx__pescx__cfg__rd.html#af1ba8ee12a41e71ceebe4697d068052b">00386</a>     uint64_t <a class="code" href="unioncvmx__pescx__cfg__rd.html#af1ba8ee12a41e71ceebe4697d068052b">u64</a>;
<a name="l00387"></a><a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html">00387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html">cvmx_pescx_cfg_rd_s</a> {
<a name="l00388"></a>00388 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html#a46a45eaecb2976fe40a065a967b2b8ff">data</a>                         : 32; <span class="comment">/**&lt; Data. */</span>
<a name="l00390"></a>00390     uint64_t <a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html#a1468827b57324d92b5fe7c1f2864087c">addr</a>                         : 32; <span class="comment">/**&lt; Address to read. A write to this register</span>
<a name="l00391"></a>00391 <span class="comment">                                                         starts a read operation. */</span>
<a name="l00392"></a>00392 <span class="preprocessor">#else</span>
<a name="l00393"></a><a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html#a1468827b57324d92b5fe7c1f2864087c">00393</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html#a1468827b57324d92b5fe7c1f2864087c">addr</a>                         : 32;
<a name="l00394"></a><a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html#a46a45eaecb2976fe40a065a967b2b8ff">00394</a>     uint64_t <a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html#a46a45eaecb2976fe40a065a967b2b8ff">data</a>                         : 32;
<a name="l00395"></a>00395 <span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__cfg__rd.html#a5653efcb75628d5dcbf47e35113a4619">s</a>;
<a name="l00397"></a><a class="code" href="unioncvmx__pescx__cfg__rd.html#a88d96c90fe016d229e8688a8f38ba0aa">00397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html">cvmx_pescx_cfg_rd_s</a>            <a class="code" href="unioncvmx__pescx__cfg__rd.html#a88d96c90fe016d229e8688a8f38ba0aa">cn52xx</a>;
<a name="l00398"></a><a class="code" href="unioncvmx__pescx__cfg__rd.html#ae56ce1f8c013fc864f58e8cc3b68967b">00398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html">cvmx_pescx_cfg_rd_s</a>            <a class="code" href="unioncvmx__pescx__cfg__rd.html#ae56ce1f8c013fc864f58e8cc3b68967b">cn52xxp1</a>;
<a name="l00399"></a><a class="code" href="unioncvmx__pescx__cfg__rd.html#aea2f9a5731c361746192424387399588">00399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html">cvmx_pescx_cfg_rd_s</a>            <a class="code" href="unioncvmx__pescx__cfg__rd.html#aea2f9a5731c361746192424387399588">cn56xx</a>;
<a name="l00400"></a><a class="code" href="unioncvmx__pescx__cfg__rd.html#a5df09b672dec9a822d2fc74ee8a81c0a">00400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cfg__rd_1_1cvmx__pescx__cfg__rd__s.html">cvmx_pescx_cfg_rd_s</a>            <a class="code" href="unioncvmx__pescx__cfg__rd.html#a5df09b672dec9a822d2fc74ee8a81c0a">cn56xxp1</a>;
<a name="l00401"></a>00401 };
<a name="l00402"></a><a class="code" href="cvmx-pescx-defs_8h.html#a0ed4e42745fb77e885f11082c9942efa">00402</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__cfg__rd.html" title="cvmx_pesc::_cfg_rd">cvmx_pescx_cfg_rd</a> <a class="code" href="unioncvmx__pescx__cfg__rd.html" title="cvmx_pesc::_cfg_rd">cvmx_pescx_cfg_rd_t</a>;
<a name="l00403"></a>00403 <span class="comment"></span>
<a name="l00404"></a>00404 <span class="comment">/**</span>
<a name="l00405"></a>00405 <span class="comment"> * cvmx_pesc#_cfg_wr</span>
<a name="l00406"></a>00406 <span class="comment"> *</span>
<a name="l00407"></a>00407 <span class="comment"> * PESC_CFG_WR = PESC Configuration Write</span>
<a name="l00408"></a>00408 <span class="comment"> *</span>
<a name="l00409"></a>00409 <span class="comment"> * Allows write access to the configuration in the PCIe Core.</span>
<a name="l00410"></a>00410 <span class="comment"> */</span>
<a name="l00411"></a><a class="code" href="unioncvmx__pescx__cfg__wr.html">00411</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__cfg__wr.html" title="cvmx_pesc::_cfg_wr">cvmx_pescx_cfg_wr</a> {
<a name="l00412"></a><a class="code" href="unioncvmx__pescx__cfg__wr.html#a8378618af0cba0708b444f34a2791a0a">00412</a>     uint64_t <a class="code" href="unioncvmx__pescx__cfg__wr.html#a8378618af0cba0708b444f34a2791a0a">u64</a>;
<a name="l00413"></a><a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html">00413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html">cvmx_pescx_cfg_wr_s</a> {
<a name="l00414"></a>00414 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html#a7f1bfb6bcf34ef3f2b9d642eebccf20b">data</a>                         : 32; <span class="comment">/**&lt; Data to write. A write to this register starts</span>
<a name="l00416"></a>00416 <span class="comment">                                                         a write operation. */</span>
<a name="l00417"></a>00417     uint64_t <a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html#a0d1add74f5fbd816fd95f1d2ecf464f3">addr</a>                         : 32; <span class="comment">/**&lt; Address to write. A write to this register starts</span>
<a name="l00418"></a>00418 <span class="comment">                                                         a write operation. */</span>
<a name="l00419"></a>00419 <span class="preprocessor">#else</span>
<a name="l00420"></a><a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html#a0d1add74f5fbd816fd95f1d2ecf464f3">00420</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html#a0d1add74f5fbd816fd95f1d2ecf464f3">addr</a>                         : 32;
<a name="l00421"></a><a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html#a7f1bfb6bcf34ef3f2b9d642eebccf20b">00421</a>     uint64_t <a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html#a7f1bfb6bcf34ef3f2b9d642eebccf20b">data</a>                         : 32;
<a name="l00422"></a>00422 <span class="preprocessor">#endif</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__cfg__wr.html#ae83158d019a602ca41fe5cde0503946b">s</a>;
<a name="l00424"></a><a class="code" href="unioncvmx__pescx__cfg__wr.html#a46e1731442d483ff78c31107d4fa053a">00424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html">cvmx_pescx_cfg_wr_s</a>            <a class="code" href="unioncvmx__pescx__cfg__wr.html#a46e1731442d483ff78c31107d4fa053a">cn52xx</a>;
<a name="l00425"></a><a class="code" href="unioncvmx__pescx__cfg__wr.html#a1fb504c2ed27a67b37f4ec029c00f394">00425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html">cvmx_pescx_cfg_wr_s</a>            <a class="code" href="unioncvmx__pescx__cfg__wr.html#a1fb504c2ed27a67b37f4ec029c00f394">cn52xxp1</a>;
<a name="l00426"></a><a class="code" href="unioncvmx__pescx__cfg__wr.html#a348260ab450195c706e873edf23d9408">00426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html">cvmx_pescx_cfg_wr_s</a>            <a class="code" href="unioncvmx__pescx__cfg__wr.html#a348260ab450195c706e873edf23d9408">cn56xx</a>;
<a name="l00427"></a><a class="code" href="unioncvmx__pescx__cfg__wr.html#a21c8bef7347986d1dfab049384b40e11">00427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cfg__wr_1_1cvmx__pescx__cfg__wr__s.html">cvmx_pescx_cfg_wr_s</a>            <a class="code" href="unioncvmx__pescx__cfg__wr.html#a21c8bef7347986d1dfab049384b40e11">cn56xxp1</a>;
<a name="l00428"></a>00428 };
<a name="l00429"></a><a class="code" href="cvmx-pescx-defs_8h.html#ada97c07b08a926e0ed0acad11ff4f359">00429</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__cfg__wr.html" title="cvmx_pesc::_cfg_wr">cvmx_pescx_cfg_wr</a> <a class="code" href="unioncvmx__pescx__cfg__wr.html" title="cvmx_pesc::_cfg_wr">cvmx_pescx_cfg_wr_t</a>;
<a name="l00430"></a>00430 <span class="comment"></span>
<a name="l00431"></a>00431 <span class="comment">/**</span>
<a name="l00432"></a>00432 <span class="comment"> * cvmx_pesc#_cpl_lut_valid</span>
<a name="l00433"></a>00433 <span class="comment"> *</span>
<a name="l00434"></a>00434 <span class="comment"> * PESC_CPL_LUT_VALID = PESC Cmpletion Lookup Table Valid</span>
<a name="l00435"></a>00435 <span class="comment"> *</span>
<a name="l00436"></a>00436 <span class="comment"> * Bit set for outstanding tag read.</span>
<a name="l00437"></a>00437 <span class="comment"> */</span>
<a name="l00438"></a><a class="code" href="unioncvmx__pescx__cpl__lut__valid.html">00438</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__cpl__lut__valid.html" title="cvmx_pesc::_cpl_lut_valid">cvmx_pescx_cpl_lut_valid</a> {
<a name="l00439"></a><a class="code" href="unioncvmx__pescx__cpl__lut__valid.html#aa93278776114ef2ea4452f471a4240f9">00439</a>     uint64_t <a class="code" href="unioncvmx__pescx__cpl__lut__valid.html#aa93278776114ef2ea4452f471a4240f9">u64</a>;
<a name="l00440"></a><a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html">00440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html">cvmx_pescx_cpl_lut_valid_s</a> {
<a name="l00441"></a>00441 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html#a06dd912b6a3f28fb196310f1ee2fcd2f">reserved_32_63</a>               : 32;
<a name="l00443"></a>00443     uint64_t <a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html#a85a38d847dd577e46db6799a77e68d37">tag</a>                          : 32; <span class="comment">/**&lt; Bit vector set cooresponds to an outstanding tag</span>
<a name="l00444"></a>00444 <span class="comment">                                                         expecting a completion. */</span>
<a name="l00445"></a>00445 <span class="preprocessor">#else</span>
<a name="l00446"></a><a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html#a85a38d847dd577e46db6799a77e68d37">00446</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html#a85a38d847dd577e46db6799a77e68d37">tag</a>                          : 32;
<a name="l00447"></a><a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html#a06dd912b6a3f28fb196310f1ee2fcd2f">00447</a>     uint64_t <a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html#a06dd912b6a3f28fb196310f1ee2fcd2f">reserved_32_63</a>               : 32;
<a name="l00448"></a>00448 <span class="preprocessor">#endif</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__cpl__lut__valid.html#a9f8a52953cb3007596115979f40bb667">s</a>;
<a name="l00450"></a><a class="code" href="unioncvmx__pescx__cpl__lut__valid.html#a53f46ff30705149c428345ba7639155a">00450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html">cvmx_pescx_cpl_lut_valid_s</a>     <a class="code" href="unioncvmx__pescx__cpl__lut__valid.html#a53f46ff30705149c428345ba7639155a">cn52xx</a>;
<a name="l00451"></a><a class="code" href="unioncvmx__pescx__cpl__lut__valid.html#a7653b8d37840d79e3c7c479ee58ee024">00451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html">cvmx_pescx_cpl_lut_valid_s</a>     <a class="code" href="unioncvmx__pescx__cpl__lut__valid.html#a7653b8d37840d79e3c7c479ee58ee024">cn52xxp1</a>;
<a name="l00452"></a><a class="code" href="unioncvmx__pescx__cpl__lut__valid.html#a24e870a40356a765f279e314349c9b1b">00452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html">cvmx_pescx_cpl_lut_valid_s</a>     <a class="code" href="unioncvmx__pescx__cpl__lut__valid.html#a24e870a40356a765f279e314349c9b1b">cn56xx</a>;
<a name="l00453"></a><a class="code" href="unioncvmx__pescx__cpl__lut__valid.html#a1a6b4b9f0e7244adc784ec59ff41256e">00453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__cpl__lut__valid_1_1cvmx__pescx__cpl__lut__valid__s.html">cvmx_pescx_cpl_lut_valid_s</a>     <a class="code" href="unioncvmx__pescx__cpl__lut__valid.html#a1a6b4b9f0e7244adc784ec59ff41256e">cn56xxp1</a>;
<a name="l00454"></a>00454 };
<a name="l00455"></a><a class="code" href="cvmx-pescx-defs_8h.html#a90dd482b476635c6c97ff3fd5cbef2f7">00455</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__cpl__lut__valid.html" title="cvmx_pesc::_cpl_lut_valid">cvmx_pescx_cpl_lut_valid</a> <a class="code" href="unioncvmx__pescx__cpl__lut__valid.html" title="cvmx_pesc::_cpl_lut_valid">cvmx_pescx_cpl_lut_valid_t</a>;
<a name="l00456"></a>00456 <span class="comment"></span>
<a name="l00457"></a>00457 <span class="comment">/**</span>
<a name="l00458"></a>00458 <span class="comment"> * cvmx_pesc#_ctl_status</span>
<a name="l00459"></a>00459 <span class="comment"> *</span>
<a name="l00460"></a>00460 <span class="comment"> * PESC_CTL_STATUS = PESC Control Status</span>
<a name="l00461"></a>00461 <span class="comment"> *</span>
<a name="l00462"></a>00462 <span class="comment"> * General control and status of the PESC.</span>
<a name="l00463"></a>00463 <span class="comment"> */</span>
<a name="l00464"></a><a class="code" href="unioncvmx__pescx__ctl__status.html">00464</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__ctl__status.html" title="cvmx_pesc::_ctl_status">cvmx_pescx_ctl_status</a> {
<a name="l00465"></a><a class="code" href="unioncvmx__pescx__ctl__status.html#a9090d91773b8791927e1236071672142">00465</a>     uint64_t <a class="code" href="unioncvmx__pescx__ctl__status.html#a9090d91773b8791927e1236071672142">u64</a>;
<a name="l00466"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html">00466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html">cvmx_pescx_ctl_status_s</a> {
<a name="l00467"></a>00467 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a1f2a48082a71da99d4db9f31cc7c81aa">reserved_28_63</a>               : 36;
<a name="l00469"></a>00469     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a11eb170b3280b408269a9416ba0e12d4">dnum</a>                         : 5;  <span class="comment">/**&lt; Primary bus device number. */</span>
<a name="l00470"></a>00470     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a881de43abfc2249c5a9aff916cf114e3">pbus</a>                         : 8;  <span class="comment">/**&lt; Primary bus number. */</span>
<a name="l00471"></a>00471     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a8c6e9ebaa7730fc250fccd8431ea37bd">qlm_cfg</a>                      : 2;  <span class="comment">/**&lt; The QLM configuration pad bits. */</span>
<a name="l00472"></a>00472     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a17e1f7cedf00464e8ba3e3d8a823ee0c">lane_swp</a>                     : 1;  <span class="comment">/**&lt; Lane Swap. For PEDC1, when 0 NO LANE SWAP when &apos;1&apos;</span>
<a name="l00473"></a>00473 <span class="comment">                                                         enables LANE SWAP. THis bit has no effect on PEDC0.</span>
<a name="l00474"></a>00474 <span class="comment">                                                         This bit should be set before enabling PEDC1. */</span>
<a name="l00475"></a>00475     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a2b60ce245713e79d1ae842af046db476">pm_xtoff</a>                     : 1;  <span class="comment">/**&lt; When WRITTEN with a &apos;1&apos; a single cycle pulse is</span>
<a name="l00476"></a>00476 <span class="comment">                                                         to the PCIe core pm_xmt_turnoff port. RC mode. */</span>
<a name="l00477"></a>00477     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#aea2e8792d8672b920804486ad4eb8711">pm_xpme</a>                      : 1;  <span class="comment">/**&lt; When WRITTEN with a &apos;1&apos; a single cycle pulse is</span>
<a name="l00478"></a>00478 <span class="comment">                                                         to the PCIe core pm_xmt_pme port. EP mode. */</span>
<a name="l00479"></a>00479     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a643fba54303ff1f5d5ea5c0a07f4d6e4">ob_p_cmd</a>                     : 1;  <span class="comment">/**&lt; When WRITTEN with a &apos;1&apos; a single cycle pulse is</span>
<a name="l00480"></a>00480 <span class="comment">                                                         to the PCIe core outband_pwrup_cmd port. EP mode. */</span>
<a name="l00481"></a>00481     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a8eaf3820947e1ad9dae9071c0256b6ed">reserved_7_8</a>                 : 2;
<a name="l00482"></a>00482     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a711f32626c77080bfc0918d249ed68f7">nf_ecrc</a>                      : 1;  <span class="comment">/**&lt; Do not forward peer-to-peer ECRC TLPs. */</span>
<a name="l00483"></a>00483     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a7646237d7e32bfba003d83fd1de5d1ca">dly_one</a>                      : 1;  <span class="comment">/**&lt; When set the output client state machines will</span>
<a name="l00484"></a>00484 <span class="comment">                                                         wait one cycle before starting a new TLP out. */</span>
<a name="l00485"></a>00485     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a91312af405787054bec399094f690ceb">lnk_enb</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the link is enabled when &apos;0&apos; the</span>
<a name="l00486"></a>00486 <span class="comment">                                                         link is disabled. This bit only is active when in</span>
<a name="l00487"></a>00487 <span class="comment">                                                         RC mode. */</span>
<a name="l00488"></a>00488     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a17ae8fd0515d58ba32f460cf324f1e67">ro_ctlp</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; C-TLPs that have the RO bit set will</span>
<a name="l00489"></a>00489 <span class="comment">                                                         not wait for P-TLPs that normaly would be sent</span>
<a name="l00490"></a>00490 <span class="comment">                                                         first. */</span>
<a name="l00491"></a>00491     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#acb5d7656c9c7ca5b22dfc24e937f37ae">reserved_2_2</a>                 : 1;
<a name="l00492"></a>00492     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#aaf863afa5d7e2a148067d7ec311310ff">inv_ecrc</a>                     : 1;  <span class="comment">/**&lt; When &apos;1&apos; causes the LSB of the ECRC to be inverted. */</span>
<a name="l00493"></a>00493     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a91a9606229bddc341ad85abb1e94971f">inv_lcrc</a>                     : 1;  <span class="comment">/**&lt; When &apos;1&apos; causes the LSB of the LCRC to be inverted. */</span>
<a name="l00494"></a>00494 <span class="preprocessor">#else</span>
<a name="l00495"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a91a9606229bddc341ad85abb1e94971f">00495</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a91a9606229bddc341ad85abb1e94971f">inv_lcrc</a>                     : 1;
<a name="l00496"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#aaf863afa5d7e2a148067d7ec311310ff">00496</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#aaf863afa5d7e2a148067d7ec311310ff">inv_ecrc</a>                     : 1;
<a name="l00497"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#acb5d7656c9c7ca5b22dfc24e937f37ae">00497</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#acb5d7656c9c7ca5b22dfc24e937f37ae">reserved_2_2</a>                 : 1;
<a name="l00498"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a17ae8fd0515d58ba32f460cf324f1e67">00498</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a17ae8fd0515d58ba32f460cf324f1e67">ro_ctlp</a>                      : 1;
<a name="l00499"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a91312af405787054bec399094f690ceb">00499</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a91312af405787054bec399094f690ceb">lnk_enb</a>                      : 1;
<a name="l00500"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a7646237d7e32bfba003d83fd1de5d1ca">00500</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a7646237d7e32bfba003d83fd1de5d1ca">dly_one</a>                      : 1;
<a name="l00501"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a711f32626c77080bfc0918d249ed68f7">00501</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a711f32626c77080bfc0918d249ed68f7">nf_ecrc</a>                      : 1;
<a name="l00502"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a8eaf3820947e1ad9dae9071c0256b6ed">00502</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a8eaf3820947e1ad9dae9071c0256b6ed">reserved_7_8</a>                 : 2;
<a name="l00503"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a643fba54303ff1f5d5ea5c0a07f4d6e4">00503</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a643fba54303ff1f5d5ea5c0a07f4d6e4">ob_p_cmd</a>                     : 1;
<a name="l00504"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#aea2e8792d8672b920804486ad4eb8711">00504</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#aea2e8792d8672b920804486ad4eb8711">pm_xpme</a>                      : 1;
<a name="l00505"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a2b60ce245713e79d1ae842af046db476">00505</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a2b60ce245713e79d1ae842af046db476">pm_xtoff</a>                     : 1;
<a name="l00506"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a17e1f7cedf00464e8ba3e3d8a823ee0c">00506</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a17e1f7cedf00464e8ba3e3d8a823ee0c">lane_swp</a>                     : 1;
<a name="l00507"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a8c6e9ebaa7730fc250fccd8431ea37bd">00507</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a8c6e9ebaa7730fc250fccd8431ea37bd">qlm_cfg</a>                      : 2;
<a name="l00508"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a881de43abfc2249c5a9aff916cf114e3">00508</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a881de43abfc2249c5a9aff916cf114e3">pbus</a>                         : 8;
<a name="l00509"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a11eb170b3280b408269a9416ba0e12d4">00509</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a11eb170b3280b408269a9416ba0e12d4">dnum</a>                         : 5;
<a name="l00510"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a1f2a48082a71da99d4db9f31cc7c81aa">00510</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html#a1f2a48082a71da99d4db9f31cc7c81aa">reserved_28_63</a>               : 36;
<a name="l00511"></a>00511 <span class="preprocessor">#endif</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__ctl__status.html#afffbf55d1c03b3a71c01ed86d7b2f47c">s</a>;
<a name="l00513"></a><a class="code" href="unioncvmx__pescx__ctl__status.html#a33f15eb167d508a152124b4dad3a1d6a">00513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html">cvmx_pescx_ctl_status_s</a>        <a class="code" href="unioncvmx__pescx__ctl__status.html#a33f15eb167d508a152124b4dad3a1d6a">cn52xx</a>;
<a name="l00514"></a><a class="code" href="unioncvmx__pescx__ctl__status.html#a07be1410e76df810bd81207ce0c4af8b">00514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__s.html">cvmx_pescx_ctl_status_s</a>        <a class="code" href="unioncvmx__pescx__ctl__status.html#a07be1410e76df810bd81207ce0c4af8b">cn52xxp1</a>;
<a name="l00515"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html">00515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html">cvmx_pescx_ctl_status_cn56xx</a> {
<a name="l00516"></a>00516 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a111f6e9bc61b7036c1b33f20ff7750fb">reserved_28_63</a>               : 36;
<a name="l00518"></a>00518     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ae7154e9b1df1f4e3452e733c1b71f387">dnum</a>                         : 5;  <span class="comment">/**&lt; Primary bus device number. */</span>
<a name="l00519"></a>00519     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a7079d393cbc49a5dbe4187382e92c96a">pbus</a>                         : 8;  <span class="comment">/**&lt; Primary bus number. */</span>
<a name="l00520"></a>00520     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#af96394ff84d3a78d345e0120db92d29c">qlm_cfg</a>                      : 2;  <span class="comment">/**&lt; The QLM configuration pad bits. */</span>
<a name="l00521"></a>00521     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#aaf343fa6a7279d39259785d411aa97ae">reserved_12_12</a>               : 1;
<a name="l00522"></a>00522     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ab84ddfb9e737b09308ef07d4d153ef3f">pm_xtoff</a>                     : 1;  <span class="comment">/**&lt; When WRITTEN with a &apos;1&apos; a single cycle pulse is</span>
<a name="l00523"></a>00523 <span class="comment">                                                         to the PCIe core pm_xmt_turnoff port. RC mode. */</span>
<a name="l00524"></a>00524     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a241f129b7151cacfacbbe2cae5d01ca2">pm_xpme</a>                      : 1;  <span class="comment">/**&lt; When WRITTEN with a &apos;1&apos; a single cycle pulse is</span>
<a name="l00525"></a>00525 <span class="comment">                                                         to the PCIe core pm_xmt_pme port. EP mode. */</span>
<a name="l00526"></a>00526     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#aa3a76688b98d72e03c85949033b72eae">ob_p_cmd</a>                     : 1;  <span class="comment">/**&lt; When WRITTEN with a &apos;1&apos; a single cycle pulse is</span>
<a name="l00527"></a>00527 <span class="comment">                                                         to the PCIe core outband_pwrup_cmd port. EP mode. */</span>
<a name="l00528"></a>00528     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a37a5fae2950eaacd82e92c793b8af7a3">reserved_7_8</a>                 : 2;
<a name="l00529"></a>00529     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a9a8fdc2bbbc8d05bf3151e62542bccf3">nf_ecrc</a>                      : 1;  <span class="comment">/**&lt; Do not forward peer-to-peer ECRC TLPs. */</span>
<a name="l00530"></a>00530     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ae659eeb5b29a2e49d336283f88a8570c">dly_one</a>                      : 1;  <span class="comment">/**&lt; When set the output client state machines will</span>
<a name="l00531"></a>00531 <span class="comment">                                                         wait one cycle before starting a new TLP out. */</span>
<a name="l00532"></a>00532     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a419938b548b48a7fd4eea81c706972fd">lnk_enb</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the link is enabled when &apos;0&apos; the</span>
<a name="l00533"></a>00533 <span class="comment">                                                         link is disabled. This bit only is active when in</span>
<a name="l00534"></a>00534 <span class="comment">                                                         RC mode. */</span>
<a name="l00535"></a>00535     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ab1ad59f20bf8562212afb9465a924343">ro_ctlp</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; C-TLPs that have the RO bit set will</span>
<a name="l00536"></a>00536 <span class="comment">                                                         not wait for P-TLPs that normaly would be sent</span>
<a name="l00537"></a>00537 <span class="comment">                                                         first. */</span>
<a name="l00538"></a>00538     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a7b3e296f37564169a5769a06030fb03e">reserved_2_2</a>                 : 1;
<a name="l00539"></a>00539     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a65e7c6e1ce6d54cf083e9a190f46bd66">inv_ecrc</a>                     : 1;  <span class="comment">/**&lt; When &apos;1&apos; causes the LSB of the ECRC to be inverted. */</span>
<a name="l00540"></a>00540     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a38a37019025d7fa19a9517132b72c8ea">inv_lcrc</a>                     : 1;  <span class="comment">/**&lt; When &apos;1&apos; causes the LSB of the LCRC to be inverted. */</span>
<a name="l00541"></a>00541 <span class="preprocessor">#else</span>
<a name="l00542"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a38a37019025d7fa19a9517132b72c8ea">00542</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a38a37019025d7fa19a9517132b72c8ea">inv_lcrc</a>                     : 1;
<a name="l00543"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a65e7c6e1ce6d54cf083e9a190f46bd66">00543</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a65e7c6e1ce6d54cf083e9a190f46bd66">inv_ecrc</a>                     : 1;
<a name="l00544"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a7b3e296f37564169a5769a06030fb03e">00544</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a7b3e296f37564169a5769a06030fb03e">reserved_2_2</a>                 : 1;
<a name="l00545"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ab1ad59f20bf8562212afb9465a924343">00545</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ab1ad59f20bf8562212afb9465a924343">ro_ctlp</a>                      : 1;
<a name="l00546"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a419938b548b48a7fd4eea81c706972fd">00546</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a419938b548b48a7fd4eea81c706972fd">lnk_enb</a>                      : 1;
<a name="l00547"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ae659eeb5b29a2e49d336283f88a8570c">00547</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ae659eeb5b29a2e49d336283f88a8570c">dly_one</a>                      : 1;
<a name="l00548"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a9a8fdc2bbbc8d05bf3151e62542bccf3">00548</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a9a8fdc2bbbc8d05bf3151e62542bccf3">nf_ecrc</a>                      : 1;
<a name="l00549"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a37a5fae2950eaacd82e92c793b8af7a3">00549</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a37a5fae2950eaacd82e92c793b8af7a3">reserved_7_8</a>                 : 2;
<a name="l00550"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#aa3a76688b98d72e03c85949033b72eae">00550</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#aa3a76688b98d72e03c85949033b72eae">ob_p_cmd</a>                     : 1;
<a name="l00551"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a241f129b7151cacfacbbe2cae5d01ca2">00551</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a241f129b7151cacfacbbe2cae5d01ca2">pm_xpme</a>                      : 1;
<a name="l00552"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ab84ddfb9e737b09308ef07d4d153ef3f">00552</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ab84ddfb9e737b09308ef07d4d153ef3f">pm_xtoff</a>                     : 1;
<a name="l00553"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#aaf343fa6a7279d39259785d411aa97ae">00553</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#aaf343fa6a7279d39259785d411aa97ae">reserved_12_12</a>               : 1;
<a name="l00554"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#af96394ff84d3a78d345e0120db92d29c">00554</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#af96394ff84d3a78d345e0120db92d29c">qlm_cfg</a>                      : 2;
<a name="l00555"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a7079d393cbc49a5dbe4187382e92c96a">00555</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a7079d393cbc49a5dbe4187382e92c96a">pbus</a>                         : 8;
<a name="l00556"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ae7154e9b1df1f4e3452e733c1b71f387">00556</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#ae7154e9b1df1f4e3452e733c1b71f387">dnum</a>                         : 5;
<a name="l00557"></a><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a111f6e9bc61b7036c1b33f20ff7750fb">00557</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html#a111f6e9bc61b7036c1b33f20ff7750fb">reserved_28_63</a>               : 36;
<a name="l00558"></a>00558 <span class="preprocessor">#endif</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__ctl__status.html#a99f879e901716922a6be57b11750c279">cn56xx</a>;
<a name="l00560"></a><a class="code" href="unioncvmx__pescx__ctl__status.html#abeb1a2950474a7a3ae2a57db6ea9d56f">00560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__ctl__status_1_1cvmx__pescx__ctl__status__cn56xx.html">cvmx_pescx_ctl_status_cn56xx</a>   <a class="code" href="unioncvmx__pescx__ctl__status.html#abeb1a2950474a7a3ae2a57db6ea9d56f">cn56xxp1</a>;
<a name="l00561"></a>00561 };
<a name="l00562"></a><a class="code" href="cvmx-pescx-defs_8h.html#aee1baff9565fcf4bc8bc4464ff9d17e0">00562</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__ctl__status.html" title="cvmx_pesc::_ctl_status">cvmx_pescx_ctl_status</a> <a class="code" href="unioncvmx__pescx__ctl__status.html" title="cvmx_pesc::_ctl_status">cvmx_pescx_ctl_status_t</a>;
<a name="l00563"></a>00563 <span class="comment"></span>
<a name="l00564"></a>00564 <span class="comment">/**</span>
<a name="l00565"></a>00565 <span class="comment"> * cvmx_pesc#_ctl_status2</span>
<a name="l00566"></a>00566 <span class="comment"> *</span>
<a name="l00567"></a>00567 <span class="comment"> * Below are in PESC</span>
<a name="l00568"></a>00568 <span class="comment"> *</span>
<a name="l00569"></a>00569 <span class="comment"> *                  PESC(0..1)_BIST_STATUS2 = PESC BIST Status Register</span>
<a name="l00570"></a>00570 <span class="comment"> *</span>
<a name="l00571"></a>00571 <span class="comment"> * Results from BIST runs of PESC&apos;s memories.</span>
<a name="l00572"></a>00572 <span class="comment"> */</span>
<a name="l00573"></a><a class="code" href="unioncvmx__pescx__ctl__status2.html">00573</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__ctl__status2.html" title="cvmx_pesc::_ctl_status2">cvmx_pescx_ctl_status2</a> {
<a name="l00574"></a><a class="code" href="unioncvmx__pescx__ctl__status2.html#ae14d7f3f1f08f0b8a594d494b9f39d27">00574</a>     uint64_t <a class="code" href="unioncvmx__pescx__ctl__status2.html#ae14d7f3f1f08f0b8a594d494b9f39d27">u64</a>;
<a name="l00575"></a><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html">00575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html">cvmx_pescx_ctl_status2_s</a> {
<a name="l00576"></a>00576 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html#a17bc584469d17094b8992c126d3b7d01">reserved_2_63</a>                : 62;
<a name="l00578"></a>00578     uint64_t <a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html#af4c51d443b2e1f4080368c9bca39efd4">pclk_run</a>                     : 1;  <span class="comment">/**&lt; When the pce_clk is running this bit will be &apos;1&apos;.</span>
<a name="l00579"></a>00579 <span class="comment">                                                         Writing a &apos;1&apos; to this location will cause the</span>
<a name="l00580"></a>00580 <span class="comment">                                                         bit to be cleared, but if the pce_clk is running</span>
<a name="l00581"></a>00581 <span class="comment">                                                         this bit will be re-set. */</span>
<a name="l00582"></a>00582     uint64_t <a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html#a43c8a7d401821cf46510f428cf202ecb">pcierst</a>                      : 1;  <span class="comment">/**&lt; Set to &apos;1&apos; when PCIe is in reset. */</span>
<a name="l00583"></a>00583 <span class="preprocessor">#else</span>
<a name="l00584"></a><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html#a43c8a7d401821cf46510f428cf202ecb">00584</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html#a43c8a7d401821cf46510f428cf202ecb">pcierst</a>                      : 1;
<a name="l00585"></a><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html#af4c51d443b2e1f4080368c9bca39efd4">00585</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html#af4c51d443b2e1f4080368c9bca39efd4">pclk_run</a>                     : 1;
<a name="l00586"></a><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html#a17bc584469d17094b8992c126d3b7d01">00586</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html#a17bc584469d17094b8992c126d3b7d01">reserved_2_63</a>                : 62;
<a name="l00587"></a>00587 <span class="preprocessor">#endif</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__ctl__status2.html#a359158f3ed36c6f680d6a00cc6a7a027">s</a>;
<a name="l00589"></a><a class="code" href="unioncvmx__pescx__ctl__status2.html#a4bd9e64a2356a7f7abadc2b19b30bcb7">00589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html">cvmx_pescx_ctl_status2_s</a>       <a class="code" href="unioncvmx__pescx__ctl__status2.html#a4bd9e64a2356a7f7abadc2b19b30bcb7">cn52xx</a>;
<a name="l00590"></a><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__cn52xxp1.html">00590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__cn52xxp1.html">cvmx_pescx_ctl_status2_cn52xxp1</a> {
<a name="l00591"></a>00591 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__cn52xxp1.html#ae90479b84487a1b7eaca15c954deb14c">reserved_1_63</a>                : 63;
<a name="l00593"></a>00593     uint64_t <a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__cn52xxp1.html#a3718b3b7514d111c61db48178e773ea7">pcierst</a>                      : 1;  <span class="comment">/**&lt; Set to &apos;1&apos; when PCIe is in reset. */</span>
<a name="l00594"></a>00594 <span class="preprocessor">#else</span>
<a name="l00595"></a><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__cn52xxp1.html#a3718b3b7514d111c61db48178e773ea7">00595</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__cn52xxp1.html#a3718b3b7514d111c61db48178e773ea7">pcierst</a>                      : 1;
<a name="l00596"></a><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__cn52xxp1.html#ae90479b84487a1b7eaca15c954deb14c">00596</a>     uint64_t <a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__cn52xxp1.html#ae90479b84487a1b7eaca15c954deb14c">reserved_1_63</a>                : 63;
<a name="l00597"></a>00597 <span class="preprocessor">#endif</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__ctl__status2.html#a44391e8f47321f3847c4ece4974c80e7">cn52xxp1</a>;
<a name="l00599"></a><a class="code" href="unioncvmx__pescx__ctl__status2.html#a1b9ac61db55eb9da5ee91e3a0dd89359">00599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__s.html">cvmx_pescx_ctl_status2_s</a>       <a class="code" href="unioncvmx__pescx__ctl__status2.html#a1b9ac61db55eb9da5ee91e3a0dd89359">cn56xx</a>;
<a name="l00600"></a><a class="code" href="unioncvmx__pescx__ctl__status2.html#a5477f73654f02713433e0891d7f9a79c">00600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__ctl__status2_1_1cvmx__pescx__ctl__status2__cn52xxp1.html">cvmx_pescx_ctl_status2_cn52xxp1</a> <a class="code" href="unioncvmx__pescx__ctl__status2.html#a5477f73654f02713433e0891d7f9a79c">cn56xxp1</a>;
<a name="l00601"></a>00601 };
<a name="l00602"></a><a class="code" href="cvmx-pescx-defs_8h.html#a45333790613be79d2642397b1bdbfdc4">00602</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__ctl__status2.html" title="cvmx_pesc::_ctl_status2">cvmx_pescx_ctl_status2</a> <a class="code" href="unioncvmx__pescx__ctl__status2.html" title="cvmx_pesc::_ctl_status2">cvmx_pescx_ctl_status2_t</a>;
<a name="l00603"></a>00603 <span class="comment"></span>
<a name="l00604"></a>00604 <span class="comment">/**</span>
<a name="l00605"></a>00605 <span class="comment"> * cvmx_pesc#_dbg_info</span>
<a name="l00606"></a>00606 <span class="comment"> *</span>
<a name="l00607"></a>00607 <span class="comment"> * PESC(0..1)_DBG_INFO = PESC Debug Information</span>
<a name="l00608"></a>00608 <span class="comment"> *</span>
<a name="l00609"></a>00609 <span class="comment"> * General debug info.</span>
<a name="l00610"></a>00610 <span class="comment"> */</span>
<a name="l00611"></a><a class="code" href="unioncvmx__pescx__dbg__info.html">00611</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__dbg__info.html" title="cvmx_pesc::_dbg_info">cvmx_pescx_dbg_info</a> {
<a name="l00612"></a><a class="code" href="unioncvmx__pescx__dbg__info.html#a33a014562bb05941287fe85019e71ed8">00612</a>     uint64_t <a class="code" href="unioncvmx__pescx__dbg__info.html#a33a014562bb05941287fe85019e71ed8">u64</a>;
<a name="l00613"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html">00613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html">cvmx_pescx_dbg_info_s</a> {
<a name="l00614"></a>00614 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a7e43a74f52d95b1c3fbfe11e6d65920a">reserved_31_63</a>               : 33;
<a name="l00616"></a>00616     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#adfb79d98df96d20b05b31f73d097a7bf">ecrc_e</a>                       : 1;  <span class="comment">/**&lt; Received a ECRC error.</span>
<a name="l00617"></a>00617 <span class="comment">                                                         radm_ecrc_err */</span>
<a name="l00618"></a>00618     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#ac60541dedb2868ce111d72646cf61f22">rawwpp</a>                       : 1;  <span class="comment">/**&lt; Received a write with poisoned payload</span>
<a name="l00619"></a>00619 <span class="comment">                                                         radm_rcvd_wreq_poisoned */</span>
<a name="l00620"></a>00620     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a06c54309d3f485b9ff87e05ffa3711dd">racpp</a>                        : 1;  <span class="comment">/**&lt; Received a completion with poisoned payload</span>
<a name="l00621"></a>00621 <span class="comment">                                                         radm_rcvd_cpl_poisoned */</span>
<a name="l00622"></a>00622     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a4b15c3c74d53a6d8c6f7092828210085">ramtlp</a>                       : 1;  <span class="comment">/**&lt; Received a malformed TLP</span>
<a name="l00623"></a>00623 <span class="comment">                                                         radm_mlf_tlp_err */</span>
<a name="l00624"></a>00624     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a9495666c365fd535152e1c16a17890aa">rarwdns</a>                      : 1;  <span class="comment">/**&lt; Recieved a request which device does not support</span>
<a name="l00625"></a>00625 <span class="comment">                                                         radm_rcvd_ur_req */</span>
<a name="l00626"></a>00626     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a5ff8317309e409e14d228a78c680701b">caar</a>                         : 1;  <span class="comment">/**&lt; Completer aborted a request</span>
<a name="l00627"></a>00627 <span class="comment">                                                         radm_rcvd_ca_req</span>
<a name="l00628"></a>00628 <span class="comment">                                                         This bit will never be set because Octeon does</span>
<a name="l00629"></a>00629 <span class="comment">                                                         not generate Completer Aborts. */</span>
<a name="l00630"></a>00630     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a1c6655f244e4099bb21b08e64fd785a9">racca</a>                        : 1;  <span class="comment">/**&lt; Received a completion with CA status</span>
<a name="l00631"></a>00631 <span class="comment">                                                         radm_rcvd_cpl_ca */</span>
<a name="l00632"></a>00632     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#abf69e1ba87db19cde39be98acfe1a312">racur</a>                        : 1;  <span class="comment">/**&lt; Received a completion with UR status</span>
<a name="l00633"></a>00633 <span class="comment">                                                         radm_rcvd_cpl_ur */</span>
<a name="l00634"></a>00634     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#abb47ced4b49fadf27b167c391133781e">rauc</a>                         : 1;  <span class="comment">/**&lt; Received an unexpected completion</span>
<a name="l00635"></a>00635 <span class="comment">                                                         radm_unexp_cpl_err */</span>
<a name="l00636"></a>00636     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a592232d2bb41e24ef6e268faced326ff">rqo</a>                          : 1;  <span class="comment">/**&lt; Receive queue overflow. Normally happens only when</span>
<a name="l00637"></a>00637 <span class="comment">                                                         flow control advertisements are ignored</span>
<a name="l00638"></a>00638 <span class="comment">                                                         radm_qoverflow */</span>
<a name="l00639"></a>00639     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a86c8d1b1e7802ab1278dc2edf3a45849">fcuv</a>                         : 1;  <span class="comment">/**&lt; Flow Control Update Violation (opt. checks)</span>
<a name="l00640"></a>00640 <span class="comment">                                                         int_xadm_fc_prot_err */</span>
<a name="l00641"></a>00641     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#aebb02c36453a7e83b1c82383247f7eb9">rpe</a>                          : 1;  <span class="comment">/**&lt; When the PHY reports 8B/10B decode error</span>
<a name="l00642"></a>00642 <span class="comment">                                                         (RxStatus = 3b100) or disparity error</span>
<a name="l00643"></a>00643 <span class="comment">                                                         (RxStatus = 3b111), the signal rmlh_rcvd_err will</span>
<a name="l00644"></a>00644 <span class="comment">                                                         be asserted.</span>
<a name="l00645"></a>00645 <span class="comment">                                                         rmlh_rcvd_err */</span>
<a name="l00646"></a>00646     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a49ecae72589584af42f065f52bc904b2">fcpvwt</a>                       : 1;  <span class="comment">/**&lt; Flow Control Protocol Violation (Watchdog Timer)</span>
<a name="l00647"></a>00647 <span class="comment">                                                         rtlh_fc_prot_err */</span>
<a name="l00648"></a>00648     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a56458a3bc41cec9a82e7a965f9960da2">dpeoosd</a>                      : 1;  <span class="comment">/**&lt; DLLP protocol error (out of sequence DLLP)</span>
<a name="l00649"></a>00649 <span class="comment">                                                         rdlh_prot_err */</span>
<a name="l00650"></a>00650     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#adf647a7008347ec1d1c008e696d4e574">rtwdle</a>                       : 1;  <span class="comment">/**&lt; Received TLP with DataLink Layer Error</span>
<a name="l00651"></a>00651 <span class="comment">                                                         rdlh_bad_tlp_err */</span>
<a name="l00652"></a>00652     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a1e58f9795f3f4a76a56a9d85bc1ccc97">rdwdle</a>                       : 1;  <span class="comment">/**&lt; Received DLLP with DataLink Layer Error</span>
<a name="l00653"></a>00653 <span class="comment">                                                         rdlh_bad_dllp_err */</span>
<a name="l00654"></a>00654     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#ab28a2b54d7fae37c4878e180a847bb1f">mre</a>                          : 1;  <span class="comment">/**&lt; Max Retries Exceeded</span>
<a name="l00655"></a>00655 <span class="comment">                                                         xdlh_replay_num_rlover_err */</span>
<a name="l00656"></a>00656     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a16aab3dd52bdcc7ca04c3e15053f621c">rte</a>                          : 1;  <span class="comment">/**&lt; Replay Timer Expired</span>
<a name="l00657"></a>00657 <span class="comment">                                                         xdlh_replay_timeout_err</span>
<a name="l00658"></a>00658 <span class="comment">                                                         This bit is set when the REPLAY_TIMER expires in</span>
<a name="l00659"></a>00659 <span class="comment">                                                         the PCIE core. The probability of this bit being</span>
<a name="l00660"></a>00660 <span class="comment">                                                         set will increase with the traffic load. */</span>
<a name="l00661"></a>00661     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a32f2a150b0165f196ad8ec25f3ac029d">acto</a>                         : 1;  <span class="comment">/**&lt; A Completion Timeout Occured</span>
<a name="l00662"></a>00662 <span class="comment">                                                         pedc_radm_cpl_timeout */</span>
<a name="l00663"></a>00663     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a9a85f10f615144b99ffec2a8fab4ffc4">rvdm</a>                         : 1;  <span class="comment">/**&lt; Received Vendor-Defined Message</span>
<a name="l00664"></a>00664 <span class="comment">                                                         pedc_radm_vendor_msg */</span>
<a name="l00665"></a>00665     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a03870f01751101fbc5f23d2330eeb544">rumep</a>                        : 1;  <span class="comment">/**&lt; Received Unlock Message (EP Mode Only)</span>
<a name="l00666"></a>00666 <span class="comment">                                                         pedc_radm_msg_unlock */</span>
<a name="l00667"></a>00667     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#aceca3b22b0ff9c8004ab139f39a1db77">rptamrc</a>                      : 1;  <span class="comment">/**&lt; Received PME Turnoff Acknowledge Message</span>
<a name="l00668"></a>00668 <span class="comment">                                                         (RC Mode only)</span>
<a name="l00669"></a>00669 <span class="comment">                                                         pedc_radm_pm_to_ack */</span>
<a name="l00670"></a>00670     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a0331241df3f2c72f41d00d2bb8aa46a9">rpmerc</a>                       : 1;  <span class="comment">/**&lt; Received PME Message (RC Mode only)</span>
<a name="l00671"></a>00671 <span class="comment">                                                         pedc_radm_pm_pme */</span>
<a name="l00672"></a>00672     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a377388832d71a0230e3a25e9ce469e2f">rfemrc</a>                       : 1;  <span class="comment">/**&lt; Received Fatal Error Message (RC Mode only)</span>
<a name="l00673"></a>00673 <span class="comment">                                                         pedc_radm_fatal_err</span>
<a name="l00674"></a>00674 <span class="comment">                                                         Bit set when a message with ERR_FATAL is set. */</span>
<a name="l00675"></a>00675     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a97b25bc7e4f2a5c3bee6ce3862e99dc7">rnfemrc</a>                      : 1;  <span class="comment">/**&lt; Received Non-Fatal Error Message (RC Mode only)</span>
<a name="l00676"></a>00676 <span class="comment">                                                         pedc_radm_nonfatal_err */</span>
<a name="l00677"></a>00677     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#af0e3ec9ea1b5437fed39af49730fd691">rcemrc</a>                       : 1;  <span class="comment">/**&lt; Received Correctable Error Message (RC Mode only)</span>
<a name="l00678"></a>00678 <span class="comment">                                                         pedc_radm_correctable_err */</span>
<a name="l00679"></a>00679     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a8991efabc64e5440035dbfb02c355fb6">rpoison</a>                      : 1;  <span class="comment">/**&lt; Received Poisoned TLP</span>
<a name="l00680"></a>00680 <span class="comment">                                                         pedc__radm_trgt1_poisoned &amp; pedc__radm_trgt1_hv */</span>
<a name="l00681"></a>00681     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a2c9fde1fabb9c20d945bfbb668948b52">recrce</a>                       : 1;  <span class="comment">/**&lt; Received ECRC Error</span>
<a name="l00682"></a>00682 <span class="comment">                                                         pedc_radm_trgt1_ecrc_err &amp; pedc__radm_trgt1_eot */</span>
<a name="l00683"></a>00683     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#ab88b967ad6e8458406b3f663f10dcfd4">rtlplle</a>                      : 1;  <span class="comment">/**&lt; Received TLP has link layer error</span>
<a name="l00684"></a>00684 <span class="comment">                                                         pedc_radm_trgt1_dllp_abort &amp; pedc__radm_trgt1_eot */</span>
<a name="l00685"></a>00685     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a5f0c0ff3f17080c9e3d74c0160237ed5">rtlpmal</a>                      : 1;  <span class="comment">/**&lt; Received TLP is malformed or a message.</span>
<a name="l00686"></a>00686 <span class="comment">                                                         pedc_radm_trgt1_tlp_abort &amp; pedc__radm_trgt1_eot</span>
<a name="l00687"></a>00687 <span class="comment">                                                         If the core receives a MSG (or Vendor Message)</span>
<a name="l00688"></a>00688 <span class="comment">                                                         this bit will be set. */</span>
<a name="l00689"></a>00689     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a76be59bef2b49ac94c86ef489f55be42">spoison</a>                      : 1;  <span class="comment">/**&lt; Poisoned TLP sent</span>
<a name="l00690"></a>00690 <span class="comment">                                                         peai__client0_tlp_ep &amp; peai__client0_tlp_hv */</span>
<a name="l00691"></a>00691 <span class="preprocessor">#else</span>
<a name="l00692"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a76be59bef2b49ac94c86ef489f55be42">00692</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a76be59bef2b49ac94c86ef489f55be42">spoison</a>                      : 1;
<a name="l00693"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a5f0c0ff3f17080c9e3d74c0160237ed5">00693</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a5f0c0ff3f17080c9e3d74c0160237ed5">rtlpmal</a>                      : 1;
<a name="l00694"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#ab88b967ad6e8458406b3f663f10dcfd4">00694</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#ab88b967ad6e8458406b3f663f10dcfd4">rtlplle</a>                      : 1;
<a name="l00695"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a2c9fde1fabb9c20d945bfbb668948b52">00695</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a2c9fde1fabb9c20d945bfbb668948b52">recrce</a>                       : 1;
<a name="l00696"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a8991efabc64e5440035dbfb02c355fb6">00696</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a8991efabc64e5440035dbfb02c355fb6">rpoison</a>                      : 1;
<a name="l00697"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#af0e3ec9ea1b5437fed39af49730fd691">00697</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#af0e3ec9ea1b5437fed39af49730fd691">rcemrc</a>                       : 1;
<a name="l00698"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a97b25bc7e4f2a5c3bee6ce3862e99dc7">00698</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a97b25bc7e4f2a5c3bee6ce3862e99dc7">rnfemrc</a>                      : 1;
<a name="l00699"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a377388832d71a0230e3a25e9ce469e2f">00699</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a377388832d71a0230e3a25e9ce469e2f">rfemrc</a>                       : 1;
<a name="l00700"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a0331241df3f2c72f41d00d2bb8aa46a9">00700</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a0331241df3f2c72f41d00d2bb8aa46a9">rpmerc</a>                       : 1;
<a name="l00701"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#aceca3b22b0ff9c8004ab139f39a1db77">00701</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#aceca3b22b0ff9c8004ab139f39a1db77">rptamrc</a>                      : 1;
<a name="l00702"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a03870f01751101fbc5f23d2330eeb544">00702</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a03870f01751101fbc5f23d2330eeb544">rumep</a>                        : 1;
<a name="l00703"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a9a85f10f615144b99ffec2a8fab4ffc4">00703</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a9a85f10f615144b99ffec2a8fab4ffc4">rvdm</a>                         : 1;
<a name="l00704"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a32f2a150b0165f196ad8ec25f3ac029d">00704</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a32f2a150b0165f196ad8ec25f3ac029d">acto</a>                         : 1;
<a name="l00705"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a16aab3dd52bdcc7ca04c3e15053f621c">00705</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a16aab3dd52bdcc7ca04c3e15053f621c">rte</a>                          : 1;
<a name="l00706"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#ab28a2b54d7fae37c4878e180a847bb1f">00706</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#ab28a2b54d7fae37c4878e180a847bb1f">mre</a>                          : 1;
<a name="l00707"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a1e58f9795f3f4a76a56a9d85bc1ccc97">00707</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a1e58f9795f3f4a76a56a9d85bc1ccc97">rdwdle</a>                       : 1;
<a name="l00708"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#adf647a7008347ec1d1c008e696d4e574">00708</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#adf647a7008347ec1d1c008e696d4e574">rtwdle</a>                       : 1;
<a name="l00709"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a56458a3bc41cec9a82e7a965f9960da2">00709</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a56458a3bc41cec9a82e7a965f9960da2">dpeoosd</a>                      : 1;
<a name="l00710"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a49ecae72589584af42f065f52bc904b2">00710</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a49ecae72589584af42f065f52bc904b2">fcpvwt</a>                       : 1;
<a name="l00711"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#aebb02c36453a7e83b1c82383247f7eb9">00711</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#aebb02c36453a7e83b1c82383247f7eb9">rpe</a>                          : 1;
<a name="l00712"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a86c8d1b1e7802ab1278dc2edf3a45849">00712</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a86c8d1b1e7802ab1278dc2edf3a45849">fcuv</a>                         : 1;
<a name="l00713"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a592232d2bb41e24ef6e268faced326ff">00713</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a592232d2bb41e24ef6e268faced326ff">rqo</a>                          : 1;
<a name="l00714"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#abb47ced4b49fadf27b167c391133781e">00714</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#abb47ced4b49fadf27b167c391133781e">rauc</a>                         : 1;
<a name="l00715"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#abf69e1ba87db19cde39be98acfe1a312">00715</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#abf69e1ba87db19cde39be98acfe1a312">racur</a>                        : 1;
<a name="l00716"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a1c6655f244e4099bb21b08e64fd785a9">00716</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a1c6655f244e4099bb21b08e64fd785a9">racca</a>                        : 1;
<a name="l00717"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a5ff8317309e409e14d228a78c680701b">00717</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a5ff8317309e409e14d228a78c680701b">caar</a>                         : 1;
<a name="l00718"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a9495666c365fd535152e1c16a17890aa">00718</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a9495666c365fd535152e1c16a17890aa">rarwdns</a>                      : 1;
<a name="l00719"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a4b15c3c74d53a6d8c6f7092828210085">00719</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a4b15c3c74d53a6d8c6f7092828210085">ramtlp</a>                       : 1;
<a name="l00720"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a06c54309d3f485b9ff87e05ffa3711dd">00720</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a06c54309d3f485b9ff87e05ffa3711dd">racpp</a>                        : 1;
<a name="l00721"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#ac60541dedb2868ce111d72646cf61f22">00721</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#ac60541dedb2868ce111d72646cf61f22">rawwpp</a>                       : 1;
<a name="l00722"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#adfb79d98df96d20b05b31f73d097a7bf">00722</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#adfb79d98df96d20b05b31f73d097a7bf">ecrc_e</a>                       : 1;
<a name="l00723"></a><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a7e43a74f52d95b1c3fbfe11e6d65920a">00723</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html#a7e43a74f52d95b1c3fbfe11e6d65920a">reserved_31_63</a>               : 33;
<a name="l00724"></a>00724 <span class="preprocessor">#endif</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__dbg__info.html#a11eb409bb168aebba33f5fbd94435dbd">s</a>;
<a name="l00726"></a><a class="code" href="unioncvmx__pescx__dbg__info.html#a32ea5d0932ffa1950b30af93a3bd5071">00726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html">cvmx_pescx_dbg_info_s</a>          <a class="code" href="unioncvmx__pescx__dbg__info.html#a32ea5d0932ffa1950b30af93a3bd5071">cn52xx</a>;
<a name="l00727"></a><a class="code" href="unioncvmx__pescx__dbg__info.html#a40a6514769da6d6ca047990db17f91e7">00727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html">cvmx_pescx_dbg_info_s</a>          <a class="code" href="unioncvmx__pescx__dbg__info.html#a40a6514769da6d6ca047990db17f91e7">cn52xxp1</a>;
<a name="l00728"></a><a class="code" href="unioncvmx__pescx__dbg__info.html#a35c9799500fd0c37e77c7d09a353f0ec">00728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html">cvmx_pescx_dbg_info_s</a>          <a class="code" href="unioncvmx__pescx__dbg__info.html#a35c9799500fd0c37e77c7d09a353f0ec">cn56xx</a>;
<a name="l00729"></a><a class="code" href="unioncvmx__pescx__dbg__info.html#a537b0415594dca1630c7035c09184d55">00729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__dbg__info_1_1cvmx__pescx__dbg__info__s.html">cvmx_pescx_dbg_info_s</a>          <a class="code" href="unioncvmx__pescx__dbg__info.html#a537b0415594dca1630c7035c09184d55">cn56xxp1</a>;
<a name="l00730"></a>00730 };
<a name="l00731"></a><a class="code" href="cvmx-pescx-defs_8h.html#af557bbe87ae16b7706d22d82826e846c">00731</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__dbg__info.html" title="cvmx_pesc::_dbg_info">cvmx_pescx_dbg_info</a> <a class="code" href="unioncvmx__pescx__dbg__info.html" title="cvmx_pesc::_dbg_info">cvmx_pescx_dbg_info_t</a>;
<a name="l00732"></a>00732 <span class="comment"></span>
<a name="l00733"></a>00733 <span class="comment">/**</span>
<a name="l00734"></a>00734 <span class="comment"> * cvmx_pesc#_dbg_info_en</span>
<a name="l00735"></a>00735 <span class="comment"> *</span>
<a name="l00736"></a>00736 <span class="comment"> * PESC(0..1)_DBG_INFO_EN = PESC Debug Information Enable</span>
<a name="l00737"></a>00737 <span class="comment"> *</span>
<a name="l00738"></a>00738 <span class="comment"> * Allows PESC_DBG_INFO to generate interrupts when cooresponding enable bit is set.</span>
<a name="l00739"></a>00739 <span class="comment"> */</span>
<a name="l00740"></a><a class="code" href="unioncvmx__pescx__dbg__info__en.html">00740</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__dbg__info__en.html" title="cvmx_pesc::_dbg_info_en">cvmx_pescx_dbg_info_en</a> {
<a name="l00741"></a><a class="code" href="unioncvmx__pescx__dbg__info__en.html#a32f5ecfc3a6abb3f37b4e1067b04698e">00741</a>     uint64_t <a class="code" href="unioncvmx__pescx__dbg__info__en.html#a32f5ecfc3a6abb3f37b4e1067b04698e">u64</a>;
<a name="l00742"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html">00742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html">cvmx_pescx_dbg_info_en_s</a> {
<a name="l00743"></a>00743 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ace3604016557b9d44857ef90bda34114">reserved_31_63</a>               : 33;
<a name="l00745"></a>00745     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a52420297b47059d832953908c9fd1233">ecrc_e</a>                       : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[30] to generate an interrupt. */</span>
<a name="l00746"></a>00746     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a2d422935bc83cfe61aac179ddb5dcfca">rawwpp</a>                       : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[29] to generate an interrupt. */</span>
<a name="l00747"></a>00747     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#af62c2fdcca426a1b062e2fc49e99154c">racpp</a>                        : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[28] to generate an interrupt. */</span>
<a name="l00748"></a>00748     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a3c6548f7156e44d63c969eac853b08e1">ramtlp</a>                       : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[27] to generate an interrupt. */</span>
<a name="l00749"></a>00749     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aed577b06b1dfa3a5a3b9bf73713c3da2">rarwdns</a>                      : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[26] to generate an interrupt. */</span>
<a name="l00750"></a>00750     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6770fee0e148184aaa67db2f59d30fbd">caar</a>                         : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[25] to generate an interrupt. */</span>
<a name="l00751"></a>00751     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ad043911a1dacfba889e91b722fed8915">racca</a>                        : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[24] to generate an interrupt. */</span>
<a name="l00752"></a>00752     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aec9a92e44f4d631a4e55eaf7ab8a4bfd">racur</a>                        : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[23] to generate an interrupt. */</span>
<a name="l00753"></a>00753     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a977121f626944eb1215f23ae8b39be10">rauc</a>                         : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[22] to generate an interrupt. */</span>
<a name="l00754"></a>00754     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ad71862b765d5cf3fae216e59e81a9c51">rqo</a>                          : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[21] to generate an interrupt. */</span>
<a name="l00755"></a>00755     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a2f40de6dd82b4df1bd09efffb8ab9dce">fcuv</a>                         : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[20] to generate an interrupt. */</span>
<a name="l00756"></a>00756     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ada3e3cdf6240660f20cdd8c4f008aea1">rpe</a>                          : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[19] to generate an interrupt. */</span>
<a name="l00757"></a>00757     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ad73c73328a367b799dd92a887c76439f">fcpvwt</a>                       : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[18] to generate an interrupt. */</span>
<a name="l00758"></a>00758     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a4ed4ac583d3fa1568d2800144b6ed843">dpeoosd</a>                      : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[17] to generate an interrupt. */</span>
<a name="l00759"></a>00759     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aaa650e592d7133954ec43ab979fd749b">rtwdle</a>                       : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[16] to generate an interrupt. */</span>
<a name="l00760"></a>00760     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a7edd0eee0d5d03edd8a1a73f5ea17aef">rdwdle</a>                       : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[15] to generate an interrupt. */</span>
<a name="l00761"></a>00761     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a7d7dfa69e0ddc2ea973d89f49f5890a3">mre</a>                          : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[14] to generate an interrupt. */</span>
<a name="l00762"></a>00762     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a8b912bd0cf4a65c51eb717b3ce600baf">rte</a>                          : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[13] to generate an interrupt. */</span>
<a name="l00763"></a>00763     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a0fafefc45c3b66e3339ab096fccad1f3">acto</a>                         : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[12] to generate an interrupt. */</span>
<a name="l00764"></a>00764     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aac8cb98b8febbbb3ea457e02211875fd">rvdm</a>                         : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[11] to generate an interrupt. */</span>
<a name="l00765"></a>00765     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a16364216e28553296b0a6b5c49893af1">rumep</a>                        : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[10] to generate an interrupt. */</span>
<a name="l00766"></a>00766     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a84d7d9a3d356971b9d65dec16f344535">rptamrc</a>                      : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[9] to generate an interrupt. */</span>
<a name="l00767"></a>00767     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6d97c2ed689f9a0965b863e2c58a40a1">rpmerc</a>                       : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[8] to generate an interrupt. */</span>
<a name="l00768"></a>00768     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a549c527e1e29446d7c4b20fddedca412">rfemrc</a>                       : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[7] to generate an interrupt. */</span>
<a name="l00769"></a>00769     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a1238464697f906b5d182f678adb7bd07">rnfemrc</a>                      : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[6] to generate an interrupt. */</span>
<a name="l00770"></a>00770     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a336cc1b0f385e5a121195f1596d5747d">rcemrc</a>                       : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[5] to generate an interrupt. */</span>
<a name="l00771"></a>00771     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6912c034807cd4d2337720e9b197d542">rpoison</a>                      : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[4] to generate an interrupt. */</span>
<a name="l00772"></a>00772     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6c317e87348b097d5ce4adc3ab7df5e5">recrce</a>                       : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[3] to generate an interrupt. */</span>
<a name="l00773"></a>00773     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ada72113f075198dad7793b297e1d8cbf">rtlplle</a>                      : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[2] to generate an interrupt. */</span>
<a name="l00774"></a>00774     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a914553e6e105a56e0a0e4efefe616f35">rtlpmal</a>                      : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[1] to generate an interrupt. */</span>
<a name="l00775"></a>00775     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a8d077833939ae91e25fb9f41796911b3">spoison</a>                      : 1;  <span class="comment">/**&lt; Allows PESC_DBG_INFO[0] to generate an interrupt. */</span>
<a name="l00776"></a>00776 <span class="preprocessor">#else</span>
<a name="l00777"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a8d077833939ae91e25fb9f41796911b3">00777</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a8d077833939ae91e25fb9f41796911b3">spoison</a>                      : 1;
<a name="l00778"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a914553e6e105a56e0a0e4efefe616f35">00778</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a914553e6e105a56e0a0e4efefe616f35">rtlpmal</a>                      : 1;
<a name="l00779"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ada72113f075198dad7793b297e1d8cbf">00779</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ada72113f075198dad7793b297e1d8cbf">rtlplle</a>                      : 1;
<a name="l00780"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6c317e87348b097d5ce4adc3ab7df5e5">00780</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6c317e87348b097d5ce4adc3ab7df5e5">recrce</a>                       : 1;
<a name="l00781"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6912c034807cd4d2337720e9b197d542">00781</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6912c034807cd4d2337720e9b197d542">rpoison</a>                      : 1;
<a name="l00782"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a336cc1b0f385e5a121195f1596d5747d">00782</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a336cc1b0f385e5a121195f1596d5747d">rcemrc</a>                       : 1;
<a name="l00783"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a1238464697f906b5d182f678adb7bd07">00783</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a1238464697f906b5d182f678adb7bd07">rnfemrc</a>                      : 1;
<a name="l00784"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a549c527e1e29446d7c4b20fddedca412">00784</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a549c527e1e29446d7c4b20fddedca412">rfemrc</a>                       : 1;
<a name="l00785"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6d97c2ed689f9a0965b863e2c58a40a1">00785</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6d97c2ed689f9a0965b863e2c58a40a1">rpmerc</a>                       : 1;
<a name="l00786"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a84d7d9a3d356971b9d65dec16f344535">00786</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a84d7d9a3d356971b9d65dec16f344535">rptamrc</a>                      : 1;
<a name="l00787"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a16364216e28553296b0a6b5c49893af1">00787</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a16364216e28553296b0a6b5c49893af1">rumep</a>                        : 1;
<a name="l00788"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aac8cb98b8febbbb3ea457e02211875fd">00788</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aac8cb98b8febbbb3ea457e02211875fd">rvdm</a>                         : 1;
<a name="l00789"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a0fafefc45c3b66e3339ab096fccad1f3">00789</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a0fafefc45c3b66e3339ab096fccad1f3">acto</a>                         : 1;
<a name="l00790"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a8b912bd0cf4a65c51eb717b3ce600baf">00790</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a8b912bd0cf4a65c51eb717b3ce600baf">rte</a>                          : 1;
<a name="l00791"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a7d7dfa69e0ddc2ea973d89f49f5890a3">00791</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a7d7dfa69e0ddc2ea973d89f49f5890a3">mre</a>                          : 1;
<a name="l00792"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a7edd0eee0d5d03edd8a1a73f5ea17aef">00792</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a7edd0eee0d5d03edd8a1a73f5ea17aef">rdwdle</a>                       : 1;
<a name="l00793"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aaa650e592d7133954ec43ab979fd749b">00793</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aaa650e592d7133954ec43ab979fd749b">rtwdle</a>                       : 1;
<a name="l00794"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a4ed4ac583d3fa1568d2800144b6ed843">00794</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a4ed4ac583d3fa1568d2800144b6ed843">dpeoosd</a>                      : 1;
<a name="l00795"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ad73c73328a367b799dd92a887c76439f">00795</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ad73c73328a367b799dd92a887c76439f">fcpvwt</a>                       : 1;
<a name="l00796"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ada3e3cdf6240660f20cdd8c4f008aea1">00796</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ada3e3cdf6240660f20cdd8c4f008aea1">rpe</a>                          : 1;
<a name="l00797"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a2f40de6dd82b4df1bd09efffb8ab9dce">00797</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a2f40de6dd82b4df1bd09efffb8ab9dce">fcuv</a>                         : 1;
<a name="l00798"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ad71862b765d5cf3fae216e59e81a9c51">00798</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ad71862b765d5cf3fae216e59e81a9c51">rqo</a>                          : 1;
<a name="l00799"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a977121f626944eb1215f23ae8b39be10">00799</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a977121f626944eb1215f23ae8b39be10">rauc</a>                         : 1;
<a name="l00800"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aec9a92e44f4d631a4e55eaf7ab8a4bfd">00800</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aec9a92e44f4d631a4e55eaf7ab8a4bfd">racur</a>                        : 1;
<a name="l00801"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ad043911a1dacfba889e91b722fed8915">00801</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ad043911a1dacfba889e91b722fed8915">racca</a>                        : 1;
<a name="l00802"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6770fee0e148184aaa67db2f59d30fbd">00802</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a6770fee0e148184aaa67db2f59d30fbd">caar</a>                         : 1;
<a name="l00803"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aed577b06b1dfa3a5a3b9bf73713c3da2">00803</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#aed577b06b1dfa3a5a3b9bf73713c3da2">rarwdns</a>                      : 1;
<a name="l00804"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a3c6548f7156e44d63c969eac853b08e1">00804</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a3c6548f7156e44d63c969eac853b08e1">ramtlp</a>                       : 1;
<a name="l00805"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#af62c2fdcca426a1b062e2fc49e99154c">00805</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#af62c2fdcca426a1b062e2fc49e99154c">racpp</a>                        : 1;
<a name="l00806"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a2d422935bc83cfe61aac179ddb5dcfca">00806</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a2d422935bc83cfe61aac179ddb5dcfca">rawwpp</a>                       : 1;
<a name="l00807"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a52420297b47059d832953908c9fd1233">00807</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#a52420297b47059d832953908c9fd1233">ecrc_e</a>                       : 1;
<a name="l00808"></a><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ace3604016557b9d44857ef90bda34114">00808</a>     uint64_t <a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html#ace3604016557b9d44857ef90bda34114">reserved_31_63</a>               : 33;
<a name="l00809"></a>00809 <span class="preprocessor">#endif</span>
<a name="l00810"></a>00810 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__dbg__info__en.html#ac829fe91e1850f74cf79056456d513d6">s</a>;
<a name="l00811"></a><a class="code" href="unioncvmx__pescx__dbg__info__en.html#a8260f6177321380bbc4f0bd4e3ad755c">00811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html">cvmx_pescx_dbg_info_en_s</a>       <a class="code" href="unioncvmx__pescx__dbg__info__en.html#a8260f6177321380bbc4f0bd4e3ad755c">cn52xx</a>;
<a name="l00812"></a><a class="code" href="unioncvmx__pescx__dbg__info__en.html#a8321e006a9e541c75a91bdd3b3b656bd">00812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html">cvmx_pescx_dbg_info_en_s</a>       <a class="code" href="unioncvmx__pescx__dbg__info__en.html#a8321e006a9e541c75a91bdd3b3b656bd">cn52xxp1</a>;
<a name="l00813"></a><a class="code" href="unioncvmx__pescx__dbg__info__en.html#a5fb65503e053c46b5d4efd20df05a72a">00813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html">cvmx_pescx_dbg_info_en_s</a>       <a class="code" href="unioncvmx__pescx__dbg__info__en.html#a5fb65503e053c46b5d4efd20df05a72a">cn56xx</a>;
<a name="l00814"></a><a class="code" href="unioncvmx__pescx__dbg__info__en.html#a98762dbfc0fa71f9d3f206ddfa6326ed">00814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__dbg__info__en_1_1cvmx__pescx__dbg__info__en__s.html">cvmx_pescx_dbg_info_en_s</a>       <a class="code" href="unioncvmx__pescx__dbg__info__en.html#a98762dbfc0fa71f9d3f206ddfa6326ed">cn56xxp1</a>;
<a name="l00815"></a>00815 };
<a name="l00816"></a><a class="code" href="cvmx-pescx-defs_8h.html#abca2b9764d2e3764951dab959a9b7d0c">00816</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__dbg__info__en.html" title="cvmx_pesc::_dbg_info_en">cvmx_pescx_dbg_info_en</a> <a class="code" href="unioncvmx__pescx__dbg__info__en.html" title="cvmx_pesc::_dbg_info_en">cvmx_pescx_dbg_info_en_t</a>;
<a name="l00817"></a>00817 <span class="comment"></span>
<a name="l00818"></a>00818 <span class="comment">/**</span>
<a name="l00819"></a>00819 <span class="comment"> * cvmx_pesc#_diag_status</span>
<a name="l00820"></a>00820 <span class="comment"> *</span>
<a name="l00821"></a>00821 <span class="comment"> * PESC_DIAG_STATUS = PESC Diagnostic Status</span>
<a name="l00822"></a>00822 <span class="comment"> *</span>
<a name="l00823"></a>00823 <span class="comment"> * Selection control for the cores diagnostic bus.</span>
<a name="l00824"></a>00824 <span class="comment"> */</span>
<a name="l00825"></a><a class="code" href="unioncvmx__pescx__diag__status.html">00825</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__diag__status.html" title="cvmx_pesc::_diag_status">cvmx_pescx_diag_status</a> {
<a name="l00826"></a><a class="code" href="unioncvmx__pescx__diag__status.html#af8e9ea52518dbac56abeea68f12c604e">00826</a>     uint64_t <a class="code" href="unioncvmx__pescx__diag__status.html#af8e9ea52518dbac56abeea68f12c604e">u64</a>;
<a name="l00827"></a><a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html">00827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html">cvmx_pescx_diag_status_s</a> {
<a name="l00828"></a>00828 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00829"></a>00829 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#ab351f094c770df8e902e8875111788a0">reserved_4_63</a>                : 60;
<a name="l00830"></a>00830     uint64_t <a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#a488a57b086ebfc128e50ffa81244f597">pm_dst</a>                       : 1;  <span class="comment">/**&lt; Current power management DSTATE. */</span>
<a name="l00831"></a>00831     uint64_t <a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#abae33a45abae0f58d066cd59d49f9f3d">pm_stat</a>                      : 1;  <span class="comment">/**&lt; Power Management Status. */</span>
<a name="l00832"></a>00832     uint64_t <a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#aee4bb19e346d0cbc84f0afdfc564bbb7">pm_en</a>                        : 1;  <span class="comment">/**&lt; Power Management Event Enable. */</span>
<a name="l00833"></a>00833     uint64_t <a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#a81fa8ac421f762d894d150aede5c7d3b">aux_en</a>                       : 1;  <span class="comment">/**&lt; Auxilary Power Enable. */</span>
<a name="l00834"></a>00834 <span class="preprocessor">#else</span>
<a name="l00835"></a><a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#a81fa8ac421f762d894d150aede5c7d3b">00835</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#a81fa8ac421f762d894d150aede5c7d3b">aux_en</a>                       : 1;
<a name="l00836"></a><a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#aee4bb19e346d0cbc84f0afdfc564bbb7">00836</a>     uint64_t <a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#aee4bb19e346d0cbc84f0afdfc564bbb7">pm_en</a>                        : 1;
<a name="l00837"></a><a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#abae33a45abae0f58d066cd59d49f9f3d">00837</a>     uint64_t <a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#abae33a45abae0f58d066cd59d49f9f3d">pm_stat</a>                      : 1;
<a name="l00838"></a><a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#a488a57b086ebfc128e50ffa81244f597">00838</a>     uint64_t <a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#a488a57b086ebfc128e50ffa81244f597">pm_dst</a>                       : 1;
<a name="l00839"></a><a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#ab351f094c770df8e902e8875111788a0">00839</a>     uint64_t <a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html#ab351f094c770df8e902e8875111788a0">reserved_4_63</a>                : 60;
<a name="l00840"></a>00840 <span class="preprocessor">#endif</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__diag__status.html#ad20e6b6482a6bd5463a19e0423c580cd">s</a>;
<a name="l00842"></a><a class="code" href="unioncvmx__pescx__diag__status.html#a36a22621f46620a55d86ae116270673f">00842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html">cvmx_pescx_diag_status_s</a>       <a class="code" href="unioncvmx__pescx__diag__status.html#a36a22621f46620a55d86ae116270673f">cn52xx</a>;
<a name="l00843"></a><a class="code" href="unioncvmx__pescx__diag__status.html#a3bcd94134513b2cb9d9f2259a6de4141">00843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html">cvmx_pescx_diag_status_s</a>       <a class="code" href="unioncvmx__pescx__diag__status.html#a3bcd94134513b2cb9d9f2259a6de4141">cn52xxp1</a>;
<a name="l00844"></a><a class="code" href="unioncvmx__pescx__diag__status.html#a0188b1b957eb71f1bd0f7c876d3dea5d">00844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html">cvmx_pescx_diag_status_s</a>       <a class="code" href="unioncvmx__pescx__diag__status.html#a0188b1b957eb71f1bd0f7c876d3dea5d">cn56xx</a>;
<a name="l00845"></a><a class="code" href="unioncvmx__pescx__diag__status.html#a8c99ace2a9dbb80c681cc63406012183">00845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__diag__status_1_1cvmx__pescx__diag__status__s.html">cvmx_pescx_diag_status_s</a>       <a class="code" href="unioncvmx__pescx__diag__status.html#a8c99ace2a9dbb80c681cc63406012183">cn56xxp1</a>;
<a name="l00846"></a>00846 };
<a name="l00847"></a><a class="code" href="cvmx-pescx-defs_8h.html#a1657c0f9a20bd2389a883fc2fb232c88">00847</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__diag__status.html" title="cvmx_pesc::_diag_status">cvmx_pescx_diag_status</a> <a class="code" href="unioncvmx__pescx__diag__status.html" title="cvmx_pesc::_diag_status">cvmx_pescx_diag_status_t</a>;
<a name="l00848"></a>00848 <span class="comment"></span>
<a name="l00849"></a>00849 <span class="comment">/**</span>
<a name="l00850"></a>00850 <span class="comment"> * cvmx_pesc#_p2n_bar0_start</span>
<a name="l00851"></a>00851 <span class="comment"> *</span>
<a name="l00852"></a>00852 <span class="comment"> * PESC_P2N_BAR0_START = PESC PCIe to Npei BAR0 Start</span>
<a name="l00853"></a>00853 <span class="comment"> *</span>
<a name="l00854"></a>00854 <span class="comment"> * The starting address for addresses to forwarded to the NPEI in RC Mode.</span>
<a name="l00855"></a>00855 <span class="comment"> */</span>
<a name="l00856"></a><a class="code" href="unioncvmx__pescx__p2n__bar0__start.html">00856</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__p2n__bar0__start.html" title="cvmx_pesc::_p2n_bar0_start">cvmx_pescx_p2n_bar0_start</a> {
<a name="l00857"></a><a class="code" href="unioncvmx__pescx__p2n__bar0__start.html#a425b63d6d1cc973116459e9e563209b6">00857</a>     uint64_t <a class="code" href="unioncvmx__pescx__p2n__bar0__start.html#a425b63d6d1cc973116459e9e563209b6">u64</a>;
<a name="l00858"></a><a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html">00858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html">cvmx_pescx_p2n_bar0_start_s</a> {
<a name="l00859"></a>00859 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html#a19097fb51ec5ac008b4dbca3e41ea04e">addr</a>                         : 50; <span class="comment">/**&lt; The starting address of the 16KB address space that</span>
<a name="l00861"></a>00861 <span class="comment">                                                         is the BAR0 address space. */</span>
<a name="l00862"></a>00862     uint64_t <a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html#a89736a6e123a89f724a344c1ecd84b73">reserved_0_13</a>                : 14;
<a name="l00863"></a>00863 <span class="preprocessor">#else</span>
<a name="l00864"></a><a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html#a89736a6e123a89f724a344c1ecd84b73">00864</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html#a89736a6e123a89f724a344c1ecd84b73">reserved_0_13</a>                : 14;
<a name="l00865"></a><a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html#a19097fb51ec5ac008b4dbca3e41ea04e">00865</a>     uint64_t <a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html#a19097fb51ec5ac008b4dbca3e41ea04e">addr</a>                         : 50;
<a name="l00866"></a>00866 <span class="preprocessor">#endif</span>
<a name="l00867"></a>00867 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__p2n__bar0__start.html#a493108b5f4afe603230adb1c05f75da3">s</a>;
<a name="l00868"></a><a class="code" href="unioncvmx__pescx__p2n__bar0__start.html#a0104ee4304b8ab86c5a79a501712dbb8">00868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html">cvmx_pescx_p2n_bar0_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar0__start.html#a0104ee4304b8ab86c5a79a501712dbb8">cn52xx</a>;
<a name="l00869"></a><a class="code" href="unioncvmx__pescx__p2n__bar0__start.html#a2fc481c87a9e89e58f5143a41b888254">00869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html">cvmx_pescx_p2n_bar0_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar0__start.html#a2fc481c87a9e89e58f5143a41b888254">cn52xxp1</a>;
<a name="l00870"></a><a class="code" href="unioncvmx__pescx__p2n__bar0__start.html#a6980888e8982b267d2c6d9f024529d63">00870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html">cvmx_pescx_p2n_bar0_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar0__start.html#a6980888e8982b267d2c6d9f024529d63">cn56xx</a>;
<a name="l00871"></a><a class="code" href="unioncvmx__pescx__p2n__bar0__start.html#ab370619f113dba94b075c48354c38177">00871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar0__start_1_1cvmx__pescx__p2n__bar0__start__s.html">cvmx_pescx_p2n_bar0_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar0__start.html#ab370619f113dba94b075c48354c38177">cn56xxp1</a>;
<a name="l00872"></a>00872 };
<a name="l00873"></a><a class="code" href="cvmx-pescx-defs_8h.html#ae98df3d1e47478f276c3ff8d61f89118">00873</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__p2n__bar0__start.html" title="cvmx_pesc::_p2n_bar0_start">cvmx_pescx_p2n_bar0_start</a> <a class="code" href="unioncvmx__pescx__p2n__bar0__start.html" title="cvmx_pesc::_p2n_bar0_start">cvmx_pescx_p2n_bar0_start_t</a>;
<a name="l00874"></a>00874 <span class="comment"></span>
<a name="l00875"></a>00875 <span class="comment">/**</span>
<a name="l00876"></a>00876 <span class="comment"> * cvmx_pesc#_p2n_bar1_start</span>
<a name="l00877"></a>00877 <span class="comment"> *</span>
<a name="l00878"></a>00878 <span class="comment"> * PESC_P2N_BAR1_START = PESC PCIe to Npei BAR1 Start</span>
<a name="l00879"></a>00879 <span class="comment"> *</span>
<a name="l00880"></a>00880 <span class="comment"> * The starting address for addresses to forwarded to the NPEI in RC Mode.</span>
<a name="l00881"></a>00881 <span class="comment"> */</span>
<a name="l00882"></a><a class="code" href="unioncvmx__pescx__p2n__bar1__start.html">00882</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__p2n__bar1__start.html" title="cvmx_pesc::_p2n_bar1_start">cvmx_pescx_p2n_bar1_start</a> {
<a name="l00883"></a><a class="code" href="unioncvmx__pescx__p2n__bar1__start.html#a6fb61968f4d7dc5ac3a078989646bf30">00883</a>     uint64_t <a class="code" href="unioncvmx__pescx__p2n__bar1__start.html#a6fb61968f4d7dc5ac3a078989646bf30">u64</a>;
<a name="l00884"></a><a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html">00884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html">cvmx_pescx_p2n_bar1_start_s</a> {
<a name="l00885"></a>00885 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html#a4e61b2117b5936079ef33bf6fdd7cc05">addr</a>                         : 38; <span class="comment">/**&lt; The starting address of the 64KB address space</span>
<a name="l00887"></a>00887 <span class="comment">                                                         that is the BAR1 address space. */</span>
<a name="l00888"></a>00888     uint64_t <a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html#a7dfd9eaaa9228130a14aee5633728ef4">reserved_0_25</a>                : 26;
<a name="l00889"></a>00889 <span class="preprocessor">#else</span>
<a name="l00890"></a><a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html#a7dfd9eaaa9228130a14aee5633728ef4">00890</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html#a7dfd9eaaa9228130a14aee5633728ef4">reserved_0_25</a>                : 26;
<a name="l00891"></a><a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html#a4e61b2117b5936079ef33bf6fdd7cc05">00891</a>     uint64_t <a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html#a4e61b2117b5936079ef33bf6fdd7cc05">addr</a>                         : 38;
<a name="l00892"></a>00892 <span class="preprocessor">#endif</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__p2n__bar1__start.html#a7e0047843fc7ed31e840da2dafa2f3d7">s</a>;
<a name="l00894"></a><a class="code" href="unioncvmx__pescx__p2n__bar1__start.html#a79c1b28e15db8f721507b46762943c00">00894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html">cvmx_pescx_p2n_bar1_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar1__start.html#a79c1b28e15db8f721507b46762943c00">cn52xx</a>;
<a name="l00895"></a><a class="code" href="unioncvmx__pescx__p2n__bar1__start.html#a6ea3a98af118a1f86c9f90d74af77a55">00895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html">cvmx_pescx_p2n_bar1_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar1__start.html#a6ea3a98af118a1f86c9f90d74af77a55">cn52xxp1</a>;
<a name="l00896"></a><a class="code" href="unioncvmx__pescx__p2n__bar1__start.html#a6250d1123c50108d55033f24ecb3896c">00896</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html">cvmx_pescx_p2n_bar1_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar1__start.html#a6250d1123c50108d55033f24ecb3896c">cn56xx</a>;
<a name="l00897"></a><a class="code" href="unioncvmx__pescx__p2n__bar1__start.html#a4304ccf1b3308714209c1c44ac9ddf5e">00897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar1__start_1_1cvmx__pescx__p2n__bar1__start__s.html">cvmx_pescx_p2n_bar1_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar1__start.html#a4304ccf1b3308714209c1c44ac9ddf5e">cn56xxp1</a>;
<a name="l00898"></a>00898 };
<a name="l00899"></a><a class="code" href="cvmx-pescx-defs_8h.html#a3584bab14883c78e37e083cdc37beda9">00899</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__p2n__bar1__start.html" title="cvmx_pesc::_p2n_bar1_start">cvmx_pescx_p2n_bar1_start</a> <a class="code" href="unioncvmx__pescx__p2n__bar1__start.html" title="cvmx_pesc::_p2n_bar1_start">cvmx_pescx_p2n_bar1_start_t</a>;
<a name="l00900"></a>00900 <span class="comment"></span>
<a name="l00901"></a>00901 <span class="comment">/**</span>
<a name="l00902"></a>00902 <span class="comment"> * cvmx_pesc#_p2n_bar2_start</span>
<a name="l00903"></a>00903 <span class="comment"> *</span>
<a name="l00904"></a>00904 <span class="comment"> * PESC_P2N_BAR2_START = PESC PCIe to Npei BAR2 Start</span>
<a name="l00905"></a>00905 <span class="comment"> *</span>
<a name="l00906"></a>00906 <span class="comment"> * The starting address for addresses to forwarded to the NPEI in RC Mode.</span>
<a name="l00907"></a>00907 <span class="comment"> */</span>
<a name="l00908"></a><a class="code" href="unioncvmx__pescx__p2n__bar2__start.html">00908</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__p2n__bar2__start.html" title="cvmx_pesc::_p2n_bar2_start">cvmx_pescx_p2n_bar2_start</a> {
<a name="l00909"></a><a class="code" href="unioncvmx__pescx__p2n__bar2__start.html#a45fd7f6b59d348883adfcaba54c962ef">00909</a>     uint64_t <a class="code" href="unioncvmx__pescx__p2n__bar2__start.html#a45fd7f6b59d348883adfcaba54c962ef">u64</a>;
<a name="l00910"></a><a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html">00910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html">cvmx_pescx_p2n_bar2_start_s</a> {
<a name="l00911"></a>00911 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html#a1b93285e4a11f3e2249d760c6d840775">addr</a>                         : 25; <span class="comment">/**&lt; The starting address of the 2^39 address space</span>
<a name="l00913"></a>00913 <span class="comment">                                                         that is the BAR2 address space. */</span>
<a name="l00914"></a>00914     uint64_t <a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html#a5009acaf01acfada7373881d303f598d">reserved_0_38</a>                : 39;
<a name="l00915"></a>00915 <span class="preprocessor">#else</span>
<a name="l00916"></a><a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html#a5009acaf01acfada7373881d303f598d">00916</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html#a5009acaf01acfada7373881d303f598d">reserved_0_38</a>                : 39;
<a name="l00917"></a><a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html#a1b93285e4a11f3e2249d760c6d840775">00917</a>     uint64_t <a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html#a1b93285e4a11f3e2249d760c6d840775">addr</a>                         : 25;
<a name="l00918"></a>00918 <span class="preprocessor">#endif</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__p2n__bar2__start.html#a4172f73bd5a1ea4d0b8d8c70d88c5dfe">s</a>;
<a name="l00920"></a><a class="code" href="unioncvmx__pescx__p2n__bar2__start.html#ad8ba69e10b5ee3ef81ec4b35b758ac52">00920</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html">cvmx_pescx_p2n_bar2_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar2__start.html#ad8ba69e10b5ee3ef81ec4b35b758ac52">cn52xx</a>;
<a name="l00921"></a><a class="code" href="unioncvmx__pescx__p2n__bar2__start.html#a1f7f56f99705a9289d370fcf64b9c95c">00921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html">cvmx_pescx_p2n_bar2_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar2__start.html#a1f7f56f99705a9289d370fcf64b9c95c">cn52xxp1</a>;
<a name="l00922"></a><a class="code" href="unioncvmx__pescx__p2n__bar2__start.html#a13d0847c04f218db00481e1e372b6aa8">00922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html">cvmx_pescx_p2n_bar2_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar2__start.html#a13d0847c04f218db00481e1e372b6aa8">cn56xx</a>;
<a name="l00923"></a><a class="code" href="unioncvmx__pescx__p2n__bar2__start.html#aab6eb14fd044df9cbd2af5ab1f8bb493">00923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2n__bar2__start_1_1cvmx__pescx__p2n__bar2__start__s.html">cvmx_pescx_p2n_bar2_start_s</a>    <a class="code" href="unioncvmx__pescx__p2n__bar2__start.html#aab6eb14fd044df9cbd2af5ab1f8bb493">cn56xxp1</a>;
<a name="l00924"></a>00924 };
<a name="l00925"></a><a class="code" href="cvmx-pescx-defs_8h.html#a0ced48f6153772b261dd35ff47b5e43e">00925</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__p2n__bar2__start.html" title="cvmx_pesc::_p2n_bar2_start">cvmx_pescx_p2n_bar2_start</a> <a class="code" href="unioncvmx__pescx__p2n__bar2__start.html" title="cvmx_pesc::_p2n_bar2_start">cvmx_pescx_p2n_bar2_start_t</a>;
<a name="l00926"></a>00926 <span class="comment"></span>
<a name="l00927"></a>00927 <span class="comment">/**</span>
<a name="l00928"></a>00928 <span class="comment"> * cvmx_pesc#_p2p_bar#_end</span>
<a name="l00929"></a>00929 <span class="comment"> *</span>
<a name="l00930"></a>00930 <span class="comment"> * PESC_P2P_BAR#_END = PESC Peer-To-Peer BAR0 End</span>
<a name="l00931"></a>00931 <span class="comment"> *</span>
<a name="l00932"></a>00932 <span class="comment"> * The ending address for addresses to forwarded to the PCIe peer port.</span>
<a name="l00933"></a>00933 <span class="comment"> */</span>
<a name="l00934"></a><a class="code" href="unioncvmx__pescx__p2p__barx__end.html">00934</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__p2p__barx__end.html" title="cvmx_pesc::_p2p_bar::_end">cvmx_pescx_p2p_barx_end</a> {
<a name="l00935"></a><a class="code" href="unioncvmx__pescx__p2p__barx__end.html#a00a86b571511e2cafcd0f38869e4a022">00935</a>     uint64_t <a class="code" href="unioncvmx__pescx__p2p__barx__end.html#a00a86b571511e2cafcd0f38869e4a022">u64</a>;
<a name="l00936"></a><a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html">00936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html">cvmx_pescx_p2p_barx_end_s</a> {
<a name="l00937"></a>00937 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00938"></a>00938 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html#a2579df743a5b10c576f4c8d9432dd26f">addr</a>                         : 52; <span class="comment">/**&lt; The ending address of the address window created</span>
<a name="l00939"></a>00939 <span class="comment">                                                         this field and the PESC_P2P_BAR0_START[63:12]</span>
<a name="l00940"></a>00940 <span class="comment">                                                         field. The full 64-bits of address are created by:</span>
<a name="l00941"></a>00941 <span class="comment">                                                         [ADDR[63:12], 12&apos;b0]. */</span>
<a name="l00942"></a>00942     uint64_t <a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html#ab1e3d09799927dfd9f5b7dc3a67fc5c8">reserved_0_11</a>                : 12;
<a name="l00943"></a>00943 <span class="preprocessor">#else</span>
<a name="l00944"></a><a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html#ab1e3d09799927dfd9f5b7dc3a67fc5c8">00944</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html#ab1e3d09799927dfd9f5b7dc3a67fc5c8">reserved_0_11</a>                : 12;
<a name="l00945"></a><a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html#a2579df743a5b10c576f4c8d9432dd26f">00945</a>     uint64_t <a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html#a2579df743a5b10c576f4c8d9432dd26f">addr</a>                         : 52;
<a name="l00946"></a>00946 <span class="preprocessor">#endif</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__p2p__barx__end.html#a5b2b2c75219a606a84c0007922bc9220">s</a>;
<a name="l00948"></a><a class="code" href="unioncvmx__pescx__p2p__barx__end.html#a71ee677b50f18d91931363e9204e54b3">00948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html">cvmx_pescx_p2p_barx_end_s</a>      <a class="code" href="unioncvmx__pescx__p2p__barx__end.html#a71ee677b50f18d91931363e9204e54b3">cn52xx</a>;
<a name="l00949"></a><a class="code" href="unioncvmx__pescx__p2p__barx__end.html#a55ab2eebf7681a8147a8332c63022b2d">00949</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html">cvmx_pescx_p2p_barx_end_s</a>      <a class="code" href="unioncvmx__pescx__p2p__barx__end.html#a55ab2eebf7681a8147a8332c63022b2d">cn52xxp1</a>;
<a name="l00950"></a><a class="code" href="unioncvmx__pescx__p2p__barx__end.html#a318a208df4e06da357f3f918f4a1d4b7">00950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html">cvmx_pescx_p2p_barx_end_s</a>      <a class="code" href="unioncvmx__pescx__p2p__barx__end.html#a318a208df4e06da357f3f918f4a1d4b7">cn56xx</a>;
<a name="l00951"></a><a class="code" href="unioncvmx__pescx__p2p__barx__end.html#aad48773080545af3b0b673cafcd6c5f1">00951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2p__barx__end_1_1cvmx__pescx__p2p__barx__end__s.html">cvmx_pescx_p2p_barx_end_s</a>      <a class="code" href="unioncvmx__pescx__p2p__barx__end.html#aad48773080545af3b0b673cafcd6c5f1">cn56xxp1</a>;
<a name="l00952"></a>00952 };
<a name="l00953"></a><a class="code" href="cvmx-pescx-defs_8h.html#a638c294e1face3fd2b96657c3b2bff68">00953</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__p2p__barx__end.html" title="cvmx_pesc::_p2p_bar::_end">cvmx_pescx_p2p_barx_end</a> <a class="code" href="unioncvmx__pescx__p2p__barx__end.html" title="cvmx_pesc::_p2p_bar::_end">cvmx_pescx_p2p_barx_end_t</a>;
<a name="l00954"></a>00954 <span class="comment"></span>
<a name="l00955"></a>00955 <span class="comment">/**</span>
<a name="l00956"></a>00956 <span class="comment"> * cvmx_pesc#_p2p_bar#_start</span>
<a name="l00957"></a>00957 <span class="comment"> *</span>
<a name="l00958"></a>00958 <span class="comment"> * PESC_P2P_BAR#_START = PESC Peer-To-Peer BAR0 Start</span>
<a name="l00959"></a>00959 <span class="comment"> *</span>
<a name="l00960"></a>00960 <span class="comment"> * The starting address and enable for addresses to forwarded to the PCIe peer port.</span>
<a name="l00961"></a>00961 <span class="comment"> */</span>
<a name="l00962"></a><a class="code" href="unioncvmx__pescx__p2p__barx__start.html">00962</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__p2p__barx__start.html" title="cvmx_pesc::_p2p_bar::_start">cvmx_pescx_p2p_barx_start</a> {
<a name="l00963"></a><a class="code" href="unioncvmx__pescx__p2p__barx__start.html#ac5fd873e135d8ff723740b1888e11004">00963</a>     uint64_t <a class="code" href="unioncvmx__pescx__p2p__barx__start.html#ac5fd873e135d8ff723740b1888e11004">u64</a>;
<a name="l00964"></a><a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html">00964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html">cvmx_pescx_p2p_barx_start_s</a> {
<a name="l00965"></a>00965 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00966"></a>00966 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html#a67e191288b07d3b7cc27d5a97a36c223">addr</a>                         : 52; <span class="comment">/**&lt; The starting address of the address window created</span>
<a name="l00967"></a>00967 <span class="comment">                                                         this field and the PESC_P2P_BAR0_END[63:12] field.</span>
<a name="l00968"></a>00968 <span class="comment">                                                         The full 64-bits of address are created by:</span>
<a name="l00969"></a>00969 <span class="comment">                                                         [ADDR[63:12], 12&apos;b0]. */</span>
<a name="l00970"></a>00970     uint64_t <a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html#aabaca61c55c0f10115867d7eb934ee25">reserved_0_11</a>                : 12;
<a name="l00971"></a>00971 <span class="preprocessor">#else</span>
<a name="l00972"></a><a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html#aabaca61c55c0f10115867d7eb934ee25">00972</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html#aabaca61c55c0f10115867d7eb934ee25">reserved_0_11</a>                : 12;
<a name="l00973"></a><a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html#a67e191288b07d3b7cc27d5a97a36c223">00973</a>     uint64_t <a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html#a67e191288b07d3b7cc27d5a97a36c223">addr</a>                         : 52;
<a name="l00974"></a>00974 <span class="preprocessor">#endif</span>
<a name="l00975"></a>00975 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__p2p__barx__start.html#aa05759e9e50c3faca15d711fb8323f3e">s</a>;
<a name="l00976"></a><a class="code" href="unioncvmx__pescx__p2p__barx__start.html#a312dda7d0bb23d38f3b25413fe7779f0">00976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html">cvmx_pescx_p2p_barx_start_s</a>    <a class="code" href="unioncvmx__pescx__p2p__barx__start.html#a312dda7d0bb23d38f3b25413fe7779f0">cn52xx</a>;
<a name="l00977"></a><a class="code" href="unioncvmx__pescx__p2p__barx__start.html#a6a7fb09d0eeda38db85e946c3a05d081">00977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html">cvmx_pescx_p2p_barx_start_s</a>    <a class="code" href="unioncvmx__pescx__p2p__barx__start.html#a6a7fb09d0eeda38db85e946c3a05d081">cn52xxp1</a>;
<a name="l00978"></a><a class="code" href="unioncvmx__pescx__p2p__barx__start.html#a4d0588952b09396fbfba2f34a68ae26c">00978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html">cvmx_pescx_p2p_barx_start_s</a>    <a class="code" href="unioncvmx__pescx__p2p__barx__start.html#a4d0588952b09396fbfba2f34a68ae26c">cn56xx</a>;
<a name="l00979"></a><a class="code" href="unioncvmx__pescx__p2p__barx__start.html#ae6f00fb2f0af11a9b7e74a013fa57cee">00979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__p2p__barx__start_1_1cvmx__pescx__p2p__barx__start__s.html">cvmx_pescx_p2p_barx_start_s</a>    <a class="code" href="unioncvmx__pescx__p2p__barx__start.html#ae6f00fb2f0af11a9b7e74a013fa57cee">cn56xxp1</a>;
<a name="l00980"></a>00980 };
<a name="l00981"></a><a class="code" href="cvmx-pescx-defs_8h.html#a62e58e8faea514c81de30e199bd8db87">00981</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__p2p__barx__start.html" title="cvmx_pesc::_p2p_bar::_start">cvmx_pescx_p2p_barx_start</a> <a class="code" href="unioncvmx__pescx__p2p__barx__start.html" title="cvmx_pesc::_p2p_bar::_start">cvmx_pescx_p2p_barx_start_t</a>;
<a name="l00982"></a>00982 <span class="comment"></span>
<a name="l00983"></a>00983 <span class="comment">/**</span>
<a name="l00984"></a>00984 <span class="comment"> * cvmx_pesc#_tlp_credits</span>
<a name="l00985"></a>00985 <span class="comment"> *</span>
<a name="l00986"></a>00986 <span class="comment"> * PESC_TLP_CREDITS = PESC TLP Credits</span>
<a name="l00987"></a>00987 <span class="comment"> *</span>
<a name="l00988"></a>00988 <span class="comment"> * Specifies the number of credits the PESC for use in moving TLPs. When this register is written the credit values are</span>
<a name="l00989"></a>00989 <span class="comment"> * reset to the register value. A write to this register should take place BEFORE traffic flow starts.</span>
<a name="l00990"></a>00990 <span class="comment"> */</span>
<a name="l00991"></a><a class="code" href="unioncvmx__pescx__tlp__credits.html">00991</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__tlp__credits.html" title="cvmx_pesc::_tlp_credits">cvmx_pescx_tlp_credits</a> {
<a name="l00992"></a><a class="code" href="unioncvmx__pescx__tlp__credits.html#a83a9691601465165fcadae633889ec89">00992</a>     uint64_t <a class="code" href="unioncvmx__pescx__tlp__credits.html#a83a9691601465165fcadae633889ec89">u64</a>;
<a name="l00993"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__s.html">00993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__s.html">cvmx_pescx_tlp_credits_s</a> {
<a name="l00994"></a>00994 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__s.html#a9936c9d0ba7151af24a7123e6b16404e">reserved_0_63</a>                : 64;
<a name="l00996"></a>00996 <span class="preprocessor">#else</span>
<a name="l00997"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__s.html#a9936c9d0ba7151af24a7123e6b16404e">00997</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__s.html#a9936c9d0ba7151af24a7123e6b16404e">reserved_0_63</a>                : 64;
<a name="l00998"></a>00998 <span class="preprocessor">#endif</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__tlp__credits.html#a7ab434c4469fe01dca3e6ef5a86002c9">s</a>;
<a name="l01000"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html">01000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html">cvmx_pescx_tlp_credits_cn52xx</a> {
<a name="l01001"></a>01001 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a37b0df3dc62ae63f2a7876279412cbe6">reserved_56_63</a>               : 8;
<a name="l01003"></a>01003     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a17d69f5d9c1b562261c71cef85cd157f">peai_ppf</a>                     : 8;  <span class="comment">/**&lt; TLP credits for Completion TLPs in the Peer.</span>
<a name="l01004"></a>01004 <span class="comment">                                                         Legal values are 0x24 to 0x80. */</span>
<a name="l01005"></a>01005     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a3fe9871851734a862e67d1bba7bfadf0">pesc_cpl</a>                     : 8;  <span class="comment">/**&lt; TLP credits for Completion TLPs in the Peer.</span>
<a name="l01006"></a>01006 <span class="comment">                                                         Legal values are 0x24 to 0x80. */</span>
<a name="l01007"></a>01007     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#aab097b0d55e8468f59718eabc98a1afb">pesc_np</a>                      : 8;  <span class="comment">/**&lt; TLP credits for Non-Posted TLPs in the Peer.</span>
<a name="l01008"></a>01008 <span class="comment">                                                         Legal values are 0x4 to 0x10. */</span>
<a name="l01009"></a>01009     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#adef5c2f67db61ce8d3fed5ed4e366842">pesc_p</a>                       : 8;  <span class="comment">/**&lt; TLP credits for Posted TLPs in the Peer.</span>
<a name="l01010"></a>01010 <span class="comment">                                                         Legal values are 0x24 to 0x80. */</span>
<a name="l01011"></a>01011     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#add89ef7107694dc78afb278cbe4617ac">npei_cpl</a>                     : 8;  <span class="comment">/**&lt; TLP credits for Completion TLPs in the NPEI.</span>
<a name="l01012"></a>01012 <span class="comment">                                                         Legal values are 0x24 to 0x80. */</span>
<a name="l01013"></a>01013     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a7c26d3edde4dddcfe724e8cccda16dc3">npei_np</a>                      : 8;  <span class="comment">/**&lt; TLP credits for Non-Posted TLPs in the NPEI.</span>
<a name="l01014"></a>01014 <span class="comment">                                                         Legal values are 0x4 to 0x10. */</span>
<a name="l01015"></a>01015     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a5217908aba7a718b773d0e723db797a8">npei_p</a>                       : 8;  <span class="comment">/**&lt; TLP credits for Posted TLPs in the NPEI.</span>
<a name="l01016"></a>01016 <span class="comment">                                                         Legal values are 0x24 to 0x80. */</span>
<a name="l01017"></a>01017 <span class="preprocessor">#else</span>
<a name="l01018"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a5217908aba7a718b773d0e723db797a8">01018</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a5217908aba7a718b773d0e723db797a8">npei_p</a>                       : 8;
<a name="l01019"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a7c26d3edde4dddcfe724e8cccda16dc3">01019</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a7c26d3edde4dddcfe724e8cccda16dc3">npei_np</a>                      : 8;
<a name="l01020"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#add89ef7107694dc78afb278cbe4617ac">01020</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#add89ef7107694dc78afb278cbe4617ac">npei_cpl</a>                     : 8;
<a name="l01021"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#adef5c2f67db61ce8d3fed5ed4e366842">01021</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#adef5c2f67db61ce8d3fed5ed4e366842">pesc_p</a>                       : 8;
<a name="l01022"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#aab097b0d55e8468f59718eabc98a1afb">01022</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#aab097b0d55e8468f59718eabc98a1afb">pesc_np</a>                      : 8;
<a name="l01023"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a3fe9871851734a862e67d1bba7bfadf0">01023</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a3fe9871851734a862e67d1bba7bfadf0">pesc_cpl</a>                     : 8;
<a name="l01024"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a17d69f5d9c1b562261c71cef85cd157f">01024</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a17d69f5d9c1b562261c71cef85cd157f">peai_ppf</a>                     : 8;
<a name="l01025"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a37b0df3dc62ae63f2a7876279412cbe6">01025</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html#a37b0df3dc62ae63f2a7876279412cbe6">reserved_56_63</a>               : 8;
<a name="l01026"></a>01026 <span class="preprocessor">#endif</span>
<a name="l01027"></a>01027 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__tlp__credits.html#a3e97d5a6e8a359587da13151e8d72ad6">cn52xx</a>;
<a name="l01028"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html">01028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html">cvmx_pescx_tlp_credits_cn52xxp1</a> {
<a name="l01029"></a>01029 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a3014aef2c3e8a5781cc70aa38168d4c6">reserved_38_63</a>               : 26;
<a name="l01031"></a>01031     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#aadc1d5eb9cea475abc5c4a6cfa408c66">peai_ppf</a>                     : 8;  <span class="comment">/**&lt; TLP credits in core clk pre-buffer that holds TLPs</span>
<a name="l01032"></a>01032 <span class="comment">                                                         being sent from PCIe Core to NPEI or PEER. */</span>
<a name="l01033"></a>01033     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a7a47f80ba2841df575eefbff5cd9f585">pesc_cpl</a>                     : 5;  <span class="comment">/**&lt; TLP credits for Completion TLPs in the Peer. */</span>
<a name="l01034"></a>01034     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#af425d50d5a3debf921ee738873a1e81c">pesc_np</a>                      : 5;  <span class="comment">/**&lt; TLP credits for Non-Posted TLPs in the Peer. */</span>
<a name="l01035"></a>01035     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a7c41dbf4bf10d3236b882954e267ab86">pesc_p</a>                       : 5;  <span class="comment">/**&lt; TLP credits for Posted TLPs in the Peer. */</span>
<a name="l01036"></a>01036     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a158d201232fafc56f6a9fbcf67c4c3a5">npei_cpl</a>                     : 5;  <span class="comment">/**&lt; TLP credits for Completion TLPs in the NPEI. */</span>
<a name="l01037"></a>01037     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#abdf30643f6a98803773d4ba0a4cb82e3">npei_np</a>                      : 5;  <span class="comment">/**&lt; TLP credits for Non-Posted TLPs in the NPEI. */</span>
<a name="l01038"></a>01038     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#ad603aabf8628e270b531c300b4c9c069">npei_p</a>                       : 5;  <span class="comment">/**&lt; TLP credits for Posted TLPs in the NPEI. */</span>
<a name="l01039"></a>01039 <span class="preprocessor">#else</span>
<a name="l01040"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#ad603aabf8628e270b531c300b4c9c069">01040</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#ad603aabf8628e270b531c300b4c9c069">npei_p</a>                       : 5;
<a name="l01041"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#abdf30643f6a98803773d4ba0a4cb82e3">01041</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#abdf30643f6a98803773d4ba0a4cb82e3">npei_np</a>                      : 5;
<a name="l01042"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a158d201232fafc56f6a9fbcf67c4c3a5">01042</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a158d201232fafc56f6a9fbcf67c4c3a5">npei_cpl</a>                     : 5;
<a name="l01043"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a7c41dbf4bf10d3236b882954e267ab86">01043</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a7c41dbf4bf10d3236b882954e267ab86">pesc_p</a>                       : 5;
<a name="l01044"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#af425d50d5a3debf921ee738873a1e81c">01044</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#af425d50d5a3debf921ee738873a1e81c">pesc_np</a>                      : 5;
<a name="l01045"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a7a47f80ba2841df575eefbff5cd9f585">01045</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a7a47f80ba2841df575eefbff5cd9f585">pesc_cpl</a>                     : 5;
<a name="l01046"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#aadc1d5eb9cea475abc5c4a6cfa408c66">01046</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#aadc1d5eb9cea475abc5c4a6cfa408c66">peai_ppf</a>                     : 8;
<a name="l01047"></a><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a3014aef2c3e8a5781cc70aa38168d4c6">01047</a>     uint64_t <a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html#a3014aef2c3e8a5781cc70aa38168d4c6">reserved_38_63</a>               : 26;
<a name="l01048"></a>01048 <span class="preprocessor">#endif</span>
<a name="l01049"></a>01049 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pescx__tlp__credits.html#ac1fd2b8bdda131d9133bf034af2f2395">cn52xxp1</a>;
<a name="l01050"></a><a class="code" href="unioncvmx__pescx__tlp__credits.html#a6c7cdd253766e465322b704c858b66fd">01050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xx.html">cvmx_pescx_tlp_credits_cn52xx</a>  <a class="code" href="unioncvmx__pescx__tlp__credits.html#a6c7cdd253766e465322b704c858b66fd">cn56xx</a>;
<a name="l01051"></a><a class="code" href="unioncvmx__pescx__tlp__credits.html#a68d0fc585d0499d042db4820a0bf96d6">01051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pescx__tlp__credits_1_1cvmx__pescx__tlp__credits__cn52xxp1.html">cvmx_pescx_tlp_credits_cn52xxp1</a> <a class="code" href="unioncvmx__pescx__tlp__credits.html#a68d0fc585d0499d042db4820a0bf96d6">cn56xxp1</a>;
<a name="l01052"></a>01052 };
<a name="l01053"></a><a class="code" href="cvmx-pescx-defs_8h.html#af449fe4d49e89455c9dce3b25a66e450">01053</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pescx__tlp__credits.html" title="cvmx_pesc::_tlp_credits">cvmx_pescx_tlp_credits</a> <a class="code" href="unioncvmx__pescx__tlp__credits.html" title="cvmx_pesc::_tlp_credits">cvmx_pescx_tlp_credits_t</a>;
<a name="l01054"></a>01054 
<a name="l01055"></a>01055 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
