0.7
2020.1
May 27 2020
20:09:33
F:/Xilinx/Projects/final_exercise/final_exercise.sim/sim_1/synth/timing/xsim/system_a_test_time_synth.v,1644316973,verilog,,,,counter;glbl;system_a,,,,,,,,
F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sim_1/new/system_a_test.vhd,1644316828,vhdl,,,,system_a_test,,,,,,,,
