$date
	Sat Jan 09 17:26:49 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ripple_counter_testbench $end
$scope module dut $end
$var wire 1 ! reset $end
$var wire 4 " out [3:0] $end
$var wire 4 # inv_out [3:0] $end
$var wire 1 $ clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
b1111 #
b0 "
0!
$end
#500
0$
#1000
1!
1$
#1500
0$
#2000
b0 #
b1111 "
1$
#2500
0$
#3000
b1 #
b1110 "
1$
#3500
0$
#4000
b10 #
b1101 "
1$
#4500
0$
#5000
b11 #
b1100 "
1$
#5500
0$
#6000
b100 #
b1011 "
1$
#6500
0$
#7000
b101 #
b1010 "
1$
#7500
0$
#8000
b110 #
b1001 "
1$
#8500
0$
#9000
b111 #
b1000 "
1$
#9500
0$
#10000
b1000 #
b111 "
1$
#10500
0$
#11000
b1001 #
b110 "
1$
#11500
0$
#12000
b1010 #
b101 "
1$
#12500
0$
#13000
b1011 #
b100 "
1$
#13500
0$
#14000
b1100 #
b11 "
1$
#14500
0$
#15000
b1101 #
b10 "
1$
#15500
0$
#16000
b1110 #
b1 "
1$
#16500
0$
#17000
b1111 #
b0 "
1$
#17500
0$
#18000
b0 #
b1111 "
1$
#18500
0$
#19000
b1 #
b1110 "
1$
#19500
0$
#20000
b10 #
b1101 "
1$
#20500
0$
#21000
b11 #
b1100 "
1$
#21500
0$
#22000
b100 #
b1011 "
1$
#22500
0$
#23000
b101 #
b1010 "
1$
#23500
0$
#24000
b110 #
b1001 "
1$
#24500
0$
#25000
b111 #
b1000 "
1$
#25500
0$
#26000
b1000 #
b111 "
1$
#26500
0$
#27000
b1001 #
b110 "
1$
#27500
0$
#28000
b1010 #
b101 "
1$
