/*
    This file was generated automatically by Alchitry Labs 2.0.29-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module modulo (
        input wire [31:0] a,
        input wire [31:0] b,
        output reg [31:0] out
    );
    logic [31:0] quotient;
    always @* begin
        if (b == 1'h0) begin
            quotient = 1'h0;
            out = 1'h0;
        end else begin
            quotient = a / b;
            out = a - (quotient * b);
        end
    end
    
    
endmodule