{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1469527057014 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AudioPlayer EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"AudioPlayer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1469527057018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469527057081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469527057081 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[0\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 49 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1469527057128 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[1\] 1 3 0 0 " "Implementing clock multiplication of 1, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1469527057128 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[2\] 3 8 0 0 " "Implementing clock multiplication of 3, clock division of 8, and phase shift of 0 degrees (0 ps) for PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 51 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1469527057128 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1469527057128 ""}  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 49 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1469527057128 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1469527057128 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[1\] 3 8 0 0 " "Implementing clock multiplication of 3, clock division of 8, and phase shift of 0 degrees (0 ps) for PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1469527057128 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[2\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1469527057128 ""}  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1469527057128 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1469527057189 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1469527057192 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1469527057255 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1469527057255 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1469527057255 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1469527057255 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 302 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1469527057256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 304 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1469527057256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 306 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1469527057256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 308 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1469527057256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 310 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1469527057256 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1469527057256 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_141 IOPAD_X5_Y24_N7 " "Can't place multiple pins assigned to pin location Pin_141 (IOPAD_X5_Y24_N7)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "led1 Pin_141 IOPAD_X5_Y24_N7 " "Pin led1 is assigned to pin location Pin_141 (IOPAD_X5_Y24_N7)" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { led1 } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -144 1568 1744 -128 "led1" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1469527057281 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "RESET Pin_141 IOPAD_X5_Y24_N7 " "Pin RESET is assigned to pin location Pin_141 (IOPAD_X5_Y24_N7)" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { 24 104 272 40 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1469527057281 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1469527057281 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469527057282 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1469527057362 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1469527057420 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 26 17:57:37 2016 " "Processing ended: Tue Jul 26 17:57:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1469527057420 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1469527057420 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1469527057420 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1469527057420 ""}
