
*** Running vivado
    with args -log OLEDrgb_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source OLEDrgb_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source OLEDrgb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:AXI_DPTI:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/AXI_DPTI_1.0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/AXI_DPTI_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:axi_dynclk:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/axi_dynclk_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/axi_dynclk_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:user:axi_i2s_adi:1.2'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/axi_i2s_adi_1.2' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/axi_i2s_adi_1.2
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:axi_ps2:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/axi_ps2_1.0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/axi_ps2_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:clock_forwarder:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/clock_forwarder_1.0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/clock_forwarder_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:1.9'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/dvi2rgb' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/dvi2rgb
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:hls_contrast_stretch:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/hls_contrast_stretch_1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/hls_contrast_stretch_1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:hls_gamma_correction:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/hls_gamma_correction_1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/hls_gamma_correction_1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:hls_saturation_enhance:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/hls_saturation_enhance_1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/hls_saturation_enhance_1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:MotorFeedback:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/MotorFeedback_1.0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/MotorFeedback_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodACL2:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodACL2_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodACL2_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodACL:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodACL_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodACL_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAD1:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodAD1_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodAD1_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAD2:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodAD2_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodAD2_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAD5:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodAD5_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodAD5_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodALS:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodALS_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodALS_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAMP2:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodAMP2_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodAMP2_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodBLE:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodBLE_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodBLE_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodBT2:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodBT2_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodBT2_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodCAN:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodCAN_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodCAN_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodCLS:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodCLS_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodCLS_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodCMPS2:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodCMPS2_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodCMPS2_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodCOLOR:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodCOLOR_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodCOLOR_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodDA1:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodDA1_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodDA1_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodDHB1:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodDHB1_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodDHB1_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodDPG1:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodDPG1_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodDPG1_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodENC:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodENC_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodENC_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:user:PmodESP32:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodESP32_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodESP32_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodGPIO:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodGPIO_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodGPIO_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodGPS:1.1'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodGPS_v1_1' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodGPS_v1_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodGYRO:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodGYRO_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodGYRO_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodHYGRO:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodHYGRO_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodHYGRO_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodJSTK2:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodJSTK2_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodJSTK2_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodJSTK:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodJSTK_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodJSTK_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodKYPD:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodKYPD_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodKYPD_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodMAXSONAR:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodMAXSONAR_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodMAXSONAR_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodMTDS:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodMTDS_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodMTDS_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodNAV:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodNAV_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodNAV_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodOLED:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodOLED_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodOLED_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodR2R:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodR2R_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodR2R_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodRTCC:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodRTCC_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodRTCC_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodSD:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodSD_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodSD_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodSF3:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodSF3_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodSF3_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodTC1:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodTC1_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodTC1_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodTMP3:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodTMP3_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodTMP3_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodWIFI:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/PmodWIFI_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/PmodWIFI_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:pmod_bridge:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/Pmod_Bridge_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/Pmod_Bridge_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PWM:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/PWM_1.0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/PWM_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PWM:2.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/PWM_2.0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/PWM_2.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PWM_Analyzer:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/PWM_Analyzer_1.0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/PWM_Analyzer_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dpvid:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/rgb2dpvid_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/rgb2dpvid_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/rgb2dvi' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/rgb2dvi
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/rgb2vga_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/rgb2vga_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:Sync:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Sync_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Sync_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:usb2device:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/usb2device_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/usb2device_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodOLEDrgb:1.0'. The one found in IP location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/ip/Pmods/pmodOLEDrgb_v1_0' will take precedence over the same IP in location c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:pmod:1.0'. The one found in location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/if/pmod_v1_0/pmod.xml' will take precedence over the same Interface in location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/if/pmod_v1_0/pmod.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/vivado-library-hotfix-PmodOLED_RGB/if/tmds_v1_0/tmds.xml'
Command: link_design -top OLEDrgb_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/OLEDrgb_PmodJSTK2_0_0.dcp' for cell 'OLEDrgb_i/PmodJSTK2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/OLEDrgb_PmodJSTK2_1_0.dcp' for cell 'OLEDrgb_i/PmodJSTK2_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/OLEDrgb_PmodOLEDrgb_0_0.dcp' for cell 'OLEDrgb_i/PmodOLEDrgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_gpio_0_0/OLEDrgb_axi_gpio_0_0.dcp' for cell 'OLEDrgb_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_quad_spi_0_0/OLEDrgb_axi_quad_spi_0_0.dcp' for cell 'OLEDrgb_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_uartlite_0_0/OLEDrgb_axi_uartlite_0_0.dcp' for cell 'OLEDrgb_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_clk_wiz_1_0/OLEDrgb_clk_wiz_1_0.dcp' for cell 'OLEDrgb_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_mdm_1_0/OLEDrgb_mdm_1_0.dcp' for cell 'OLEDrgb_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_microblaze_0_0/OLEDrgb_microblaze_0_0.dcp' for cell 'OLEDrgb_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_rst_clk_wiz_1_100M_0/OLEDrgb_rst_clk_wiz_1_100M_0.dcp' for cell 'OLEDrgb_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_xbar_0/OLEDrgb_xbar_0.dcp' for cell 'OLEDrgb_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_dlmb_bram_if_cntlr_0/OLEDrgb_dlmb_bram_if_cntlr_0.dcp' for cell 'OLEDrgb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_dlmb_v10_0/OLEDrgb_dlmb_v10_0.dcp' for cell 'OLEDrgb_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_ilmb_bram_if_cntlr_0/OLEDrgb_ilmb_bram_if_cntlr_0.dcp' for cell 'OLEDrgb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_ilmb_v10_0/OLEDrgb_ilmb_v10_0.dcp' for cell 'OLEDrgb_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_lmb_bram_0/OLEDrgb_lmb_bram_0.dcp' for cell 'OLEDrgb_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_microblaze_0_0/OLEDrgb_microblaze_0_0.xdc] for cell 'OLEDrgb_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_microblaze_0_0/OLEDrgb_microblaze_0_0.xdc] for cell 'OLEDrgb_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_mdm_1_0/OLEDrgb_mdm_1_0.xdc] for cell 'OLEDrgb_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_mdm_1_0/OLEDrgb_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1380.574 ; gain = 566.047
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_mdm_1_0/OLEDrgb_mdm_1_0.xdc] for cell 'OLEDrgb_i/mdm_1/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_clk_wiz_1_0/OLEDrgb_clk_wiz_1_0_board.xdc] for cell 'OLEDrgb_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_clk_wiz_1_0/OLEDrgb_clk_wiz_1_0_board.xdc] for cell 'OLEDrgb_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_clk_wiz_1_0/OLEDrgb_clk_wiz_1_0.xdc] for cell 'OLEDrgb_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_clk_wiz_1_0/OLEDrgb_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_clk_wiz_1_0/OLEDrgb_clk_wiz_1_0.xdc] for cell 'OLEDrgb_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_rst_clk_wiz_1_100M_0/OLEDrgb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'OLEDrgb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_rst_clk_wiz_1_100M_0/OLEDrgb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'OLEDrgb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_rst_clk_wiz_1_100M_0/OLEDrgb_rst_clk_wiz_1_100M_0.xdc] for cell 'OLEDrgb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_rst_clk_wiz_1_100M_0/OLEDrgb_rst_clk_wiz_1_100M_0.xdc] for cell 'OLEDrgb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_uartlite_0_0/OLEDrgb_axi_uartlite_0_0_board.xdc] for cell 'OLEDrgb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_uartlite_0_0/OLEDrgb_axi_uartlite_0_0_board.xdc] for cell 'OLEDrgb_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_uartlite_0_0/OLEDrgb_axi_uartlite_0_0.xdc] for cell 'OLEDrgb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_uartlite_0_0/OLEDrgb_axi_uartlite_0_0.xdc] for cell 'OLEDrgb_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_gpio_0_0/OLEDrgb_axi_gpio_0_0_board.xdc] for cell 'OLEDrgb_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_gpio_0_0/OLEDrgb_axi_gpio_0_0_board.xdc] for cell 'OLEDrgb_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_gpio_0_0/OLEDrgb_axi_gpio_0_0.xdc] for cell 'OLEDrgb_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_gpio_0_0/OLEDrgb_axi_gpio_0_0.xdc] for cell 'OLEDrgb_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_dlmb_v10_0/OLEDrgb_dlmb_v10_0.xdc] for cell 'OLEDrgb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_dlmb_v10_0/OLEDrgb_dlmb_v10_0.xdc] for cell 'OLEDrgb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_ilmb_v10_0/OLEDrgb_ilmb_v10_0.xdc] for cell 'OLEDrgb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_ilmb_v10_0/OLEDrgb_ilmb_v10_0.xdc] for cell 'OLEDrgb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_pmod_bridge_0_0/PmodJSTK2_pmod_bridge_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_pmod_bridge_0_0/PmodJSTK2_pmod_bridge_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_pmod_bridge_0_0/PmodJSTK2_pmod_bridge_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_pmod_bridge_0_0/PmodJSTK2_pmod_bridge_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/OLEDrgb_PmodJSTK2_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/OLEDrgb_PmodJSTK2_0_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/OLEDrgb_PmodJSTK2_0_0_board.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/OLEDrgb_PmodJSTK2_0_0_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/OLEDrgb_PmodJSTK2_0_0_board.xdc:6]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/OLEDrgb_PmodJSTK2_0_0_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/OLEDrgb_PmodJSTK2_0_0_board.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/OLEDrgb_PmodJSTK2_0_0_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/OLEDrgb_PmodJSTK2_0_0_board.xdc:10]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/OLEDrgb_PmodJSTK2_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_gpio_0_0/PmodJSTK2_axi_gpio_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_pmod_bridge_0_0/PmodJSTK2_pmod_bridge_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_pmod_bridge_0_0/PmodJSTK2_pmod_bridge_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_pmod_bridge_0_0/PmodJSTK2_pmod_bridge_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_pmod_bridge_0_0/PmodJSTK2_pmod_bridge_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/OLEDrgb_PmodJSTK2_1_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/OLEDrgb_PmodJSTK2_1_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/OLEDrgb_PmodJSTK2_1_0_board.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/OLEDrgb_PmodJSTK2_1_0_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/OLEDrgb_PmodJSTK2_1_0_board.xdc:6]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/OLEDrgb_PmodJSTK2_1_0_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/OLEDrgb_PmodJSTK2_1_0_board.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/OLEDrgb_PmodJSTK2_1_0_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/OLEDrgb_PmodJSTK2_1_0_board.xdc:10]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/OLEDrgb_PmodJSTK2_1_0_board.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_quad_spi_0_0/OLEDrgb_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_quad_spi_0_0/OLEDrgb_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_quad_spi_0_0/OLEDrgb_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_quad_spi_0_0/OLEDrgb_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_board.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/PmodOLEDrgb_pmod_bridge_0_0_board.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/PmodOLEDrgb_pmod_bridge_0_0_board.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1_board.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1_board.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/OLEDrgb_PmodOLEDrgb_0_0_board.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/OLEDrgb_PmodOLEDrgb_0_0_board.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_0_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodJSTK2_1_0/src/PmodJSTK2_axi_quad_spi_0_0/PmodJSTK2_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_quad_spi_0_0/OLEDrgb_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_axi_quad_spi_0_0/OLEDrgb_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_clocks.xdc] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'OLEDrgb_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.srcs/sources_1/bd/OLEDrgb/ip/OLEDrgb_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 125 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 13 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 32 instances

62 Infos, 34 Warnings, 72 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1386.281 ; gain = 960.918
zip_exception: Failed to open zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingzip_exception: zip archive C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper.hwdef is already open for writingCommand: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1386.281 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f4d73e07

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1386.281 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10d9a7db0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 1386.281 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 123d3a230

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.709 . Memory (MB): peak = 1386.281 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 67 cells and removed 220 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 179164657

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1386.281 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1372 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 179164657

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1386.281 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1779a4eed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.281 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1779a4eed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.281 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1386.281 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1779a4eed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.281 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.419 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 1 Total Ports: 66
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 16dd88636

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1651.367 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16dd88636

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1651.367 ; gain = 265.086

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: c0de90b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 1651.367 ; gain = 0.000
Ending Final Cleanup Task | Checksum: c0de90b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.788 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 34 Warnings, 72 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1651.367 ; gain = 265.086
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file OLEDrgb_wrapper_drc_opted.rpt -pb OLEDrgb_wrapper_drc_opted.pb -rpx OLEDrgb_wrapper_drc_opted.rpx
Command: report_drc -file OLEDrgb_wrapper_drc_opted.rpt -pb OLEDrgb_wrapper_drc_opted.pb -rpx OLEDrgb_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1651.367 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: be5449ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a4b31e59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13c8cfad3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13c8cfad3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.367 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13c8cfad3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f2487f52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1651.367 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 82439aae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.367 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12c6055cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12c6055cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17cd619b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21fbc770d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20cea0273

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12115f9cb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 161458963

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 161458963

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.367 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 161458963

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 215b28cfb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 215b28cfb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.566. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2201358bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.367 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2201358bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2201358bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2201358bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 27562b50c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.367 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27562b50c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.367 ; gain = 0.000
Ending Placer Task | Checksum: 18bec2bef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 34 Warnings, 72 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file OLEDrgb_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file OLEDrgb_wrapper_utilization_placed.rpt -pb OLEDrgb_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file OLEDrgb_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1651.367 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d06a9d8c ConstDB: 0 ShapeSum: bb818e63 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d5cc512e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.367 ; gain = 0.000
Post Restoration Checksum: NetGraph: 920fc3a6 NumContArr: 43bc8d88 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d5cc512e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d5cc512e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d5cc512e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.367 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 109412256

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.695  | TNS=0.000  | WHS=-0.242 | THS=-158.041|

Phase 2 Router Initialization | Checksum: 12bb86860

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 106e8947b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 663
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.633  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e44596ec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.633  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b7a40ff6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1651.367 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1b7a40ff6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b7a40ff6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7a40ff6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1651.367 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1b7a40ff6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 152a3fce0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.633  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1105cc499

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1651.367 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1105cc499

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.18951 %
  Global Horizontal Routing Utilization  = 2.45757 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 118cc62f8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 118cc62f8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12cb44d8b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1651.367 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.633  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12cb44d8b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1651.367 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 34 Warnings, 72 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.426 . Memory (MB): peak = 1651.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file OLEDrgb_wrapper_drc_routed.rpt -pb OLEDrgb_wrapper_drc_routed.pb -rpx OLEDrgb_wrapper_drc_routed.rpx
Command: report_drc -file OLEDrgb_wrapper_drc_routed.rpt -pb OLEDrgb_wrapper_drc_routed.pb -rpx OLEDrgb_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file OLEDrgb_wrapper_methodology_drc_routed.rpt -pb OLEDrgb_wrapper_methodology_drc_routed.pb -rpx OLEDrgb_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file OLEDrgb_wrapper_methodology_drc_routed.rpt -pb OLEDrgb_wrapper_methodology_drc_routed.pb -rpx OLEDrgb_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Leo/Desktop/Engineering/capstone/capstone-master/capstone-master/capstone/OLED_RGB/capstone.runs/impl_1/OLEDrgb_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file OLEDrgb_wrapper_power_routed.rpt -pb OLEDrgb_wrapper_power_summary_routed.pb -rpx OLEDrgb_wrapper_power_routed.rpx
Command: report_power -file OLEDrgb_wrapper_power_routed.rpt -pb OLEDrgb_wrapper_power_summary_routed.pb -rpx OLEDrgb_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 35 Warnings, 72 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file OLEDrgb_wrapper_route_status.rpt -pb OLEDrgb_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file OLEDrgb_wrapper_timing_summary_routed.rpt -pb OLEDrgb_wrapper_timing_summary_routed.pb -rpx OLEDrgb_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file OLEDrgb_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file OLEDrgb_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file OLEDrgb_wrapper_bus_skew_routed.rpt -pb OLEDrgb_wrapper_bus_skew_routed.pb -rpx OLEDrgb_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst> is part of IP: <OLEDrgb_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the OLEDrgb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the OLEDrgb_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the OLEDrgb_i/PmodJSTK2_1/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the OLEDrgb_i/PmodJSTK2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force OLEDrgb_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer ja_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer ja_pin4_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer qspi_flash_ss_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./OLEDrgb_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
167 Infos, 39 Warnings, 72 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2071.922 ; gain = 420.555
INFO: [Common 17-206] Exiting Vivado at Thu Jun  6 19:26:27 2024...
