# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_7.srcs/sources_1/imports/added/add4bit.v" \
"../../../../project_7.srcs/sources_1/imports/added/adder.v" \
"../../../../project_7.srcs/sources_1/imports/added/full_adder.v" \
"../../../../project_7.srcs/sim_1/imports/new/tb_8bit_adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
