{
  "creator": "Yosys 0.50 (git sha1 b5170e139, g++ 12.2.1 -fPIC -O3)",
  "modules": {
    "const_unit": {
      "attributes": {
        "CELL": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "myProject/Tile/PE/const_unit.v:2.1-12.10"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000011",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "const_out": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9 ]
        },
        "ConfigBits": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ConfigBits": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "const_value",
            "INIT": "00000000000000000000000000000001"
          }
        },
        "const_out": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "DATA": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        }
      }
    }
  }
}
