

================================================================
== Vitis HLS Report for 'ClefiaKeySet128'
================================================================
* Date:           Tue Dec  6 19:10:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      563|      563|  5.630 us|  5.630 us|  563|  563|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                       |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                       |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36    |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44    |ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1    |      353|      353|  3.530 us|  3.530 us|  353|  353|       no|
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56  |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64  |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70    |ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1    |      153|      153|  1.530 us|  1.530 us|  153|  153|       no|
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79  |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%fin = alloca i64 1" [clefia.c:190]   --->   Operation 11 'alloca' 'fin' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%fout = alloca i64 1" [clefia.c:190]   --->   Operation 12 'alloca' 'fout' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%lk = alloca i64 1" [clefia.c:298]   --->   Operation 13 'alloca' 'lk' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1, i8 %fin, i8 %skey"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1, i8 %fin, i8 %skey"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1, i8 %fin, i8 %fout, i8 %clefia_s0, i8 %clefia_s1, i8 %con128"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116, i8 %rk, i8 %skey"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1, i8 %fin, i8 %fout, i8 %clefia_s0, i8 %clefia_s1, i8 %con128"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116, i8 %rk, i8 %skey"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115, i8 %fout, i8 %lk"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115, i8 %fout, i8 %lk"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117, i8 %rk, i8 %skey"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117, i8 %rk, i8 %skey"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln318 = ret" [clefia.c:318]   --->   Operation 26 'ret' 'ret_ln318' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ skey]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ con128]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fin       (alloca) [ 00111000000]
fout      (alloca) [ 00111110000]
lk        (alloca) [ 00111111100]
call_ln0  (call  ) [ 00000000000]
call_ln0  (call  ) [ 00000000000]
call_ln0  (call  ) [ 00000000000]
call_ln0  (call  ) [ 00000000000]
call_ln0  (call  ) [ 00000000000]
call_ln0  (call  ) [ 00000000000]
ret_ln318 (ret   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="skey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skey"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="clefia_s0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="clefia_s1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="con128">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="con128"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="fin_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="fout_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fout/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="lk_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lk/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="47" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="48" dir="0" index="3" bw="8" slack="0"/>
<pin id="49" dir="0" index="4" bw="8" slack="0"/>
<pin id="50" dir="0" index="5" bw="8" slack="0"/>
<pin id="51" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="0" index="3" bw="8" slack="0"/>
<pin id="75" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="0"/>
<pin id="82" dir="0" index="2" bw="8" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="24" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="44" pin=5"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="79" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rk | {3 4 7 8 9 10 }
 - Input state : 
	Port: ClefiaKeySet128 : skey | {1 2 3 4 9 10 }
	Port: ClefiaKeySet128 : clefia_s0 | {3 4 }
	Port: ClefiaKeySet128 : clefia_s1 | {3 4 }
	Port: ClefiaKeySet128 : con128 | {3 4 7 8 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |  grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36  |  1.588  |    74   |    31   |
|          |  grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44  | 48.7644 |   601   |   1509  |
|   call   | grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56 |  1.588  |    73   |    31   |
|          | grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64 |  1.588  |    73   |    31   |
|          |  grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70  | 20.1966 |   641   |   1261  |
|          | grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79 |  1.588  |    13   |    50   |
|----------|-------------------------------------------------------|---------|---------|---------|
|   Total  |                                                       |  75.313 |   1475  |   2913  |
|----------|-------------------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| fin|    0   |   16   |    2   |    0   |
|fout|    0   |   16   |    2   |    0   |
| lk |    0   |   16   |    2   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   48   |    6   |    0   |
+----+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   75   |  1475  |  2913  |    -   |
|   Memory  |    0   |    -   |   48   |    6   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   75   |  1523  |  2919  |    0   |
+-----------+--------+--------+--------+--------+--------+
