
*** Running vivado
    with args -log Stopwatch2021summerNexysA7.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Stopwatch2021summerNexysA7.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Stopwatch2021summerNexysA7.tcl -notrace
Command: synth_design -top Stopwatch2021summerNexysA7 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12960 
WARNING: [Synth 8-2507] parameter declaration becomes local in Refreshing7SegNexysA7 with formal parameter declaration list [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Refreshing7SegNexysA7.v:12]
WARNING: [Synth 8-2507] parameter declaration becomes local in Refreshing7SegNexysA7 with formal parameter declaration list [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Refreshing7SegNexysA7.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 286.621 ; gain = 79.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Stopwatch2021summerNexysA7' [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:9]
	Parameter ParallelLoad bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'Pulse10millisecond' [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Pulse10millisecond.v:9]
	Parameter PulsePeriod bound to: 1000000 - type: integer 
	Parameter NumberOfBits bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Pulse10millisecond' (1#1) [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Pulse10millisecond.v:9]
INFO: [Synth 8-638] synthesizing module 'StopwatchController2020fall' [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/StopwatchController2020fall.v:11]
	Parameter ClearState bound to: 0 - type: integer 
	Parameter RunState bound to: 1 - type: integer 
	Parameter StopState bound to: 2 - type: integer 
	Parameter UnusedState bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Debouncer2020fall' [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Debouncer2020fall.v:9]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter DelayState bound to: 1 - type: integer 
	Parameter TransitState bound to: 2 - type: integer 
	Parameter OutputState bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DelayLoop' [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DelayLoop.v:8]
	Parameter DelayTime bound to: 3 - type: integer 
	Parameter NumberOfBits bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DelayLoop' (2#1) [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DelayLoop.v:8]
INFO: [Synth 8-256] done synthesizing module 'Debouncer2020fall' (3#1) [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Debouncer2020fall.v:9]
INFO: [Synth 8-638] synthesizing module 'PositiveClockedOneShot' [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PositiveClockedOneShot' (4#1) [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/PositiveClockedOneShot.v:7]
INFO: [Synth 8-256] done synthesizing module 'StopwatchController2020fall' (5#1) [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/StopwatchController2020fall.v:11]
INFO: [Synth 8-638] synthesizing module 'UniversalCounter' [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/UniversalCounter.v:6]
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter EndCount bound to: 9 - type: integer 
	Parameter BeginCount bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UniversalCounter' (6#1) [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/UniversalCounter.v:6]
INFO: [Synth 8-638] synthesizing module 'BCDto7Segment' [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/BCDto7Segment.v:6]
INFO: [Synth 8-256] done synthesizing module 'BCDto7Segment' (7#1) [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/BCDto7Segment.v:6]
INFO: [Synth 8-638] synthesizing module 'SevenSegDriverNexysA7' [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/SevenSegDriverNexysA7.v:7]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DisplayMuxNexysA7' [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DisplayMuxNexysA7.v:7]
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-567] referenced signal 'Digit0' should be on the sensitivity list [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DisplayMuxNexysA7.v:23]
WARNING: [Synth 8-567] referenced signal 'Digit1' should be on the sensitivity list [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DisplayMuxNexysA7.v:23]
WARNING: [Synth 8-567] referenced signal 'Digit2' should be on the sensitivity list [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DisplayMuxNexysA7.v:23]
WARNING: [Synth 8-567] referenced signal 'Digit3' should be on the sensitivity list [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DisplayMuxNexysA7.v:23]
WARNING: [Synth 8-567] referenced signal 'Digit4' should be on the sensitivity list [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DisplayMuxNexysA7.v:23]
WARNING: [Synth 8-567] referenced signal 'Digit5' should be on the sensitivity list [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DisplayMuxNexysA7.v:23]
WARNING: [Synth 8-567] referenced signal 'Digit6' should be on the sensitivity list [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DisplayMuxNexysA7.v:23]
WARNING: [Synth 8-567] referenced signal 'Digit7' should be on the sensitivity list [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DisplayMuxNexysA7.v:23]
INFO: [Synth 8-256] done synthesizing module 'DisplayMuxNexysA7' (8#1) [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/DisplayMuxNexysA7.v:7]
INFO: [Synth 8-638] synthesizing module 'Refreshing7SegNexysA7' [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Refreshing7SegNexysA7.v:6]
	Parameter Bits bound to: 8 - type: integer 
	Parameter Divider bound to: 10000 - type: integer 
	Parameter NumberOfBits bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Refreshing7SegNexysA7' (9#1) [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Refreshing7SegNexysA7.v:6]
INFO: [Synth 8-256] done synthesizing module 'SevenSegDriverNexysA7' (10#1) [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/SevenSegDriverNexysA7.v:7]
INFO: [Synth 8-256] done synthesizing module 'Stopwatch2021summerNexysA7' (11#1) [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:9]
WARNING: [Synth 8-3331] design Stopwatch2021summerNexysA7 has unconnected port Transistors[7]
WARNING: [Synth 8-3331] design Stopwatch2021summerNexysA7 has unconnected port Transistors[6]
WARNING: [Synth 8-3331] design Stopwatch2021summerNexysA7 has unconnected port Transistors[5]
WARNING: [Synth 8-3331] design Stopwatch2021summerNexysA7 has unconnected port Transistors[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 304.516 ; gain = 97.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D7[7] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D7[6] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D7[5] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D7[4] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D7[3] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D7[2] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D7[1] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D7[0] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D6[7] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D6[6] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D6[5] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D6[4] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D6[3] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D6[2] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D6[1] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D6[0] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D5[7] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D5[6] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D5[5] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D5[4] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D5[3] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D5[2] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D5[1] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D5[0] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D4[7] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D4[6] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D4[5] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D4[4] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D4[3] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D4[2] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D4[1] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
WARNING: [Synth 8-3295] tying undriven pin DriverUnit:D4[0] to constant 0 [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/sources_1/imports/stopwatch_sources/Stopwatch2020FallNexysA7.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 304.516 ; gain = 97.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/constrs_1/imports/stopwatch2021summerlNexyA7/stopwatch2021summerNexyA7.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/constrs_1/imports/stopwatch2021summerlNexyA7/stopwatch2021summerNexyA7.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/constrs_1/imports/stopwatch2021summerlNexyA7/stopwatch2021summerNexyA7.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DebouncedOuput'. [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/constrs_1/imports/stopwatch2021summerlNexyA7/stopwatch2021summerNexyA7.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/constrs_1/imports/stopwatch2021summerlNexyA7/stopwatch2021summerNexyA7.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'InputPulse'. [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/constrs_1/imports/stopwatch2021summerlNexyA7/stopwatch2021summerNexyA7.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/constrs_1/imports/stopwatch2021summerlNexyA7/stopwatch2021summerNexyA7.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DebouncedOuput'. [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/constrs_1/imports/stopwatch2021summerlNexyA7/stopwatch2021summerNexyA7.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/constrs_1/imports/stopwatch2021summerlNexyA7/stopwatch2021summerNexyA7.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/constrs_1/imports/stopwatch2021summerlNexyA7/stopwatch2021summerNexyA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/SHCodesign2021/stopwatch2021summerlNexyA7/stopwatch2021summerlNexyA7.srcs/constrs_1/imports/stopwatch2021summerlNexyA7/stopwatch2021summerNexyA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Stopwatch2021summerNexysA7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Stopwatch2021summerNexysA7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 611.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Pulse20ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Timeout" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ClearTimer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OneShot" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TerminalCount" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TerminalCount" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pulse10millisecond 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DelayLoop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Debouncer2020fall 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module PositiveClockedOneShot 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module StopwatchController2020fall 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module UniversalCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module BCDto7Segment 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
Module DisplayMuxNexysA7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module Refreshing7SegNexysA7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Generate10msPulse/Pulse20ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Controller/ControlInput/Timer/Timeout" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "DriverUnit/Update/Q" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Stopwatch2021summerNexysA7 has unconnected port Transistors[7]
WARNING: [Synth 8-3331] design Stopwatch2021summerNexysA7 has unconnected port Transistors[6]
WARNING: [Synth 8-3331] design Stopwatch2021summerNexysA7 has unconnected port Transistors[5]
WARNING: [Synth 8-3331] design Stopwatch2021summerNexysA7 has unconnected port Transistors[4]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 611.320 ; gain = 404.090

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 611.320 ; gain = 404.090

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit4_reg[7]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit4_reg[6]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit4_reg[5]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit4_reg[4]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit4_reg[3]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit4_reg[2]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit4_reg[1]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit4_reg[0]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit5_reg[7]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit5_reg[6]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit5_reg[5]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit5_reg[4]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit5_reg[3]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit5_reg[2]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit5_reg[1]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit5_reg[0]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit6_reg[7]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit6_reg[6]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit6_reg[5]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit6_reg[4]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit6_reg[3]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit6_reg[2]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit6_reg[1]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit6_reg[0]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit7_reg[7]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit7_reg[6]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit7_reg[5]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit7_reg[4]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit7_reg[3]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit7_reg[2]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit7_reg[1]) is unused and will be removed from module Stopwatch2021summerNexysA7.
WARNING: [Synth 8-3332] Sequential element (DriverUnit/DisplayInput/Digit7_reg[0]) is unused and will be removed from module Stopwatch2021summerNexysA7.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 611.320 ; gain = 404.090

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |    67|
|4     |LUT2   |    23|
|5     |LUT3   |    11|
|6     |LUT4   |    80|
|7     |LUT5   |    10|
|8     |LUT6   |    46|
|9     |FDCE   |    23|
|10    |FDPE   |     2|
|11    |FDRE   |   101|
|12    |IBUF   |     3|
|13    |OBUF   |    12|
|14    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |   400|
|2     |  Controller        |StopwatchController2020fall |   109|
|3     |    ButtonDevice    |PositiveClockedOneShot      |     2|
|4     |    ControlInput    |Debouncer2020fall           |   101|
|5     |      Timer         |DelayLoop                   |    97|
|6     |  Digit0Counter     |UniversalCounter            |    19|
|7     |  Digit1Counter     |UniversalCounter_0          |    17|
|8     |  Digit2Counter     |UniversalCounter_1          |    17|
|9     |  Digit3Counter     |UniversalCounter_2          |    16|
|10    |  DriverUnit        |SevenSegDriverNexysA7       |   131|
|11    |    DisplayInput    |DisplayMuxNexysA7           |    48|
|12    |    Update          |Refreshing7SegNexysA7       |    83|
|13    |  Generate10msPulse |Pulse10millisecond          |    71|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 611.320 ; gain = 404.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 611.320 ; gain = 97.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 611.320 ; gain = 404.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 86 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 611.320 ; gain = 404.090
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 611.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 09 18:05:47 2021...
