#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 29 18:28:59 2020
# Process ID: 6232
# Current directory: D:/saillingsi/camera/Camera_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9764 D:\saillingsi\camera\Camera_Demo\Camera_Demo.xpr
# Log file: D:/saillingsi/camera/Camera_Demo/vivado.log
# Journal file: D:/saillingsi/camera/Camera_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/saillingsi/camera/Camera_Demo/Camera_Demo.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/saillingsi/camera/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/saillingsi/example/Examples/FPGA-IP/Frequency-Divider-IP/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/saillingsi/example/Examples/FPGA-IP/LED-IP/RGB-LED-Task-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 806.785 ; gain = 179.652
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 18:29:26 2020...
