<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › davinci › vpss.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>vpss.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2009 Texas Instruments.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * common vpss system module platform driver for all video drivers.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/compiler.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;media/davinci/vpss.h&gt;</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;VPSS Driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Texas Instruments&quot;</span><span class="p">);</span>

<span class="cm">/* DM644x defines */</span>
<span class="cp">#define DM644X_SBL_PCR_VPSS		(4)</span>

<span class="cp">#define DM355_VPSSBL_INTSEL		0x10</span>
<span class="cp">#define DM355_VPSSBL_EVTSEL		0x14</span>
<span class="cm">/* vpss BL register offsets */</span>
<span class="cp">#define DM355_VPSSBL_CCDCMUX		0x1c</span>
<span class="cm">/* vpss CLK register offsets */</span>
<span class="cp">#define DM355_VPSSCLK_CLKCTRL		0x04</span>
<span class="cm">/* masks and shifts */</span>
<span class="cp">#define VPSS_HSSISEL_SHIFT		4</span>
<span class="cm">/*</span>
<span class="cm"> * VDINT0 - vpss_int0, VDINT1 - vpss_int1, H3A - vpss_int4,</span>
<span class="cm"> * IPIPE_INT1_SDR - vpss_int5</span>
<span class="cm"> */</span>
<span class="cp">#define DM355_VPSSBL_INTSEL_DEFAULT	0xff83ff10</span>
<span class="cm">/* VENCINT - vpss_int8 */</span>
<span class="cp">#define DM355_VPSSBL_EVTSEL_DEFAULT	0x4</span>

<span class="cp">#define DM365_ISP5_PCCR 		0x04</span>
<span class="cp">#define DM365_ISP5_INTSEL1		0x10</span>
<span class="cp">#define DM365_ISP5_INTSEL2		0x14</span>
<span class="cp">#define DM365_ISP5_INTSEL3		0x18</span>
<span class="cp">#define DM365_ISP5_CCDCMUX 		0x20</span>
<span class="cp">#define DM365_ISP5_PG_FRAME_SIZE 	0x28</span>
<span class="cp">#define DM365_VPBE_CLK_CTRL 		0x00</span>
<span class="cm">/*</span>
<span class="cm"> * vpss interrupts. VDINT0 - vpss_int0, VDINT1 - vpss_int1,</span>
<span class="cm"> * AF - vpss_int3</span>
<span class="cm"> */</span>
<span class="cp">#define DM365_ISP5_INTSEL1_DEFAULT	0x0b1f0100</span>
<span class="cm">/* AEW - vpss_int6, RSZ_INT_DMA - vpss_int5 */</span>
<span class="cp">#define DM365_ISP5_INTSEL2_DEFAULT	0x1f0a0f1f</span>
<span class="cm">/* VENC - vpss_int8 */</span>
<span class="cp">#define DM365_ISP5_INTSEL3_DEFAULT	0x00000015</span>

<span class="cm">/* masks and shifts for DM365*/</span>
<span class="cp">#define DM365_CCDC_PG_VD_POL_SHIFT 	0</span>
<span class="cp">#define DM365_CCDC_PG_HD_POL_SHIFT 	1</span>

<span class="cp">#define CCD_SRC_SEL_MASK		(BIT_MASK(5) | BIT_MASK(4))</span>
<span class="cp">#define CCD_SRC_SEL_SHIFT		4</span>

<span class="cm">/* Different SoC platforms supported by this driver */</span>
<span class="k">enum</span> <span class="n">vpss_platform_type</span> <span class="p">{</span>
	<span class="n">DM644X</span><span class="p">,</span>
	<span class="n">DM355</span><span class="p">,</span>
	<span class="n">DM365</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * vpss operations. Depends on platform. Not all functions are available</span>
<span class="cm"> * on all platforms. The api, first check if a functio is available before</span>
<span class="cm"> * invoking it. In the probe, the function ptrs are initialized based on</span>
<span class="cm"> * vpss name. vpss name can be &quot;dm355_vpss&quot;, &quot;dm644x_vpss&quot; etc.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">vpss_hw_ops</span> <span class="p">{</span>
	<span class="cm">/* enable clock */</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">enable_clock</span><span class="p">)(</span><span class="k">enum</span> <span class="n">vpss_clock_sel</span> <span class="n">clock_sel</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">);</span>
	<span class="cm">/* select input to ccdc */</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">select_ccdc_source</span><span class="p">)(</span><span class="k">enum</span> <span class="n">vpss_ccdc_source_sel</span> <span class="n">src_sel</span><span class="p">);</span>
	<span class="cm">/* clear wbl overflow bit */</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">clear_wbl_overflow</span><span class="p">)(</span><span class="k">enum</span> <span class="n">vpss_wbl_sel</span> <span class="n">wbl_sel</span><span class="p">);</span>
<span class="p">};</span>

<span class="cm">/* vpss configuration */</span>
<span class="k">struct</span> <span class="n">vpss_oper_config</span> <span class="p">{</span>
	<span class="n">__iomem</span> <span class="kt">void</span> <span class="o">*</span><span class="n">vpss_regs_base0</span><span class="p">;</span>
	<span class="n">__iomem</span> <span class="kt">void</span> <span class="o">*</span><span class="n">vpss_regs_base1</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">vpss_platform_type</span> <span class="n">platform</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">vpss_lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vpss_hw_ops</span> <span class="n">hw_ops</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">vpss_oper_config</span> <span class="n">oper_cfg</span><span class="p">;</span>

<span class="cm">/* register access routines */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">bl_regr</span><span class="p">(</span><span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">bl_regw</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">vpss_regr</span><span class="p">(</span><span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base1</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">vpss_regw</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base1</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* For DM365 only */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">isp5_read</span><span class="p">(</span><span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* For DM365 only */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">isp5_write</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dm365_select_ccdc_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">vpss_ccdc_source_sel</span> <span class="n">src_sel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span> <span class="o">=</span> <span class="n">isp5_read</span><span class="p">(</span><span class="n">DM365_ISP5_CCDCMUX</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CCD_SRC_SEL_MASK</span><span class="p">;</span>

	<span class="cm">/* if we are using pattern generator, enable it */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">src_sel</span> <span class="o">==</span> <span class="n">VPSS_PGLPBK</span> <span class="o">||</span> <span class="n">src_sel</span> <span class="o">==</span> <span class="n">VPSS_CCDCPG</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="mh">0x08</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">src_sel</span> <span class="o">&lt;&lt;</span> <span class="n">CCD_SRC_SEL_SHIFT</span><span class="p">);</span>
	<span class="n">isp5_write</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">DM365_ISP5_CCDCMUX</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dm355_select_ccdc_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">vpss_ccdc_source_sel</span> <span class="n">src_sel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bl_regw</span><span class="p">(</span><span class="n">src_sel</span> <span class="o">&lt;&lt;</span> <span class="n">VPSS_HSSISEL_SHIFT</span><span class="p">,</span> <span class="n">DM355_VPSSBL_CCDCMUX</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">vpss_select_ccdc_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">vpss_ccdc_source_sel</span> <span class="n">src_sel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">hw_ops</span><span class="p">.</span><span class="n">select_ccdc_source</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">oper_cfg</span><span class="p">.</span><span class="n">hw_ops</span><span class="p">.</span><span class="n">select_ccdc_source</span><span class="p">(</span><span class="n">src_sel</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vpss_select_ccdc_source</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dm644x_clear_wbl_overflow</span><span class="p">(</span><span class="k">enum</span> <span class="n">vpss_wbl_sel</span> <span class="n">wbl_sel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wbl_sel</span> <span class="o">&lt;</span> <span class="n">VPSS_PCR_AEW_WBL_0</span> <span class="o">||</span>
	    <span class="n">wbl_sel</span> <span class="o">&gt;</span> <span class="n">VPSS_PCR_CCDC_WBL_O</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* writing a 0 clear the overflow */</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">wbl_sel</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">bl_regr</span><span class="p">(</span><span class="n">DM644X_SBL_PCR_VPSS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">bl_regw</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">DM644X_SBL_PCR_VPSS</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">vpss_clear_wbl_overflow</span><span class="p">(</span><span class="k">enum</span> <span class="n">vpss_wbl_sel</span> <span class="n">wbl_sel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">hw_ops</span><span class="p">.</span><span class="n">clear_wbl_overflow</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">oper_cfg</span><span class="p">.</span><span class="n">hw_ops</span><span class="p">.</span><span class="n">clear_wbl_overflow</span><span class="p">(</span><span class="n">wbl_sel</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vpss_clear_wbl_overflow</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> *  dm355_enable_clock - Enable VPSS Clock</span>
<span class="cm"> *  @clock_sel: CLock to be enabled/disabled</span>
<span class="cm"> *  @en: enable/disable flag</span>
<span class="cm"> *</span>
<span class="cm"> *  This is called to enable or disable a vpss clock</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">dm355_enable_clock</span><span class="p">(</span><span class="k">enum</span> <span class="n">vpss_clock_sel</span> <span class="n">clock_sel</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">utemp</span><span class="p">,</span> <span class="n">mask</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span> <span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">clock_sel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">VPSS_VPBE_CLOCK</span>:
		<span class="cm">/* nothing since lsb */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_VENC_CLOCK_SEL</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_CFALD_CLOCK</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_H3A_CLOCK</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_IPIPE_CLOCK</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_CCDC_CLOCK</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;dm355_enable_clock:&quot;</span>
				<span class="s">&quot; Invalid selector: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clock_sel</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">utemp</span> <span class="o">=</span> <span class="n">vpss_regr</span><span class="p">(</span><span class="n">DM355_VPSSCLK_CLKCTRL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">en</span><span class="p">)</span>
		<span class="n">utemp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">utemp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>

	<span class="n">vpss_regw</span><span class="p">(</span><span class="n">utemp</span><span class="p">,</span> <span class="n">DM355_VPSSCLK_CLKCTRL</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dm365_enable_clock</span><span class="p">(</span><span class="k">enum</span> <span class="n">vpss_clock_sel</span> <span class="n">clock_sel</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">utemp</span><span class="p">,</span> <span class="n">mask</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span> <span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">DM365_ISP5_PCCR</span><span class="p">;</span>
	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">read</span><span class="p">)(</span><span class="n">u32</span> <span class="n">offset</span><span class="p">)</span> <span class="o">=</span> <span class="n">isp5_read</span><span class="p">;</span>
	<span class="kt">void</span><span class="p">(</span><span class="o">*</span><span class="n">write</span><span class="p">)(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">)</span> <span class="o">=</span> <span class="n">isp5_write</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">clock_sel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">VPSS_BL_CLOCK</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_CCDC_CLOCK</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_H3A_CLOCK</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_RSZ_CLOCK</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_IPIPE_CLOCK</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_IPIPEIF_CLOCK</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_PCLK_INTERNAL</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_PSYNC_CLOCK_SEL</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_VPBE_CLOCK</span>:
		<span class="n">read</span> <span class="o">=</span> <span class="n">vpss_regr</span><span class="p">;</span>
		<span class="n">write</span> <span class="o">=</span> <span class="n">vpss_regw</span><span class="p">;</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">DM365_VPBE_CLK_CTRL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_VENC_CLOCK_SEL</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">read</span> <span class="o">=</span> <span class="n">vpss_regr</span><span class="p">;</span>
		<span class="n">write</span> <span class="o">=</span> <span class="n">vpss_regw</span><span class="p">;</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">DM365_VPBE_CLK_CTRL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_LDC_CLOCK</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">read</span> <span class="o">=</span> <span class="n">vpss_regr</span><span class="p">;</span>
		<span class="n">write</span> <span class="o">=</span> <span class="n">vpss_regw</span><span class="p">;</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">DM365_VPBE_CLK_CTRL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_FDIF_CLOCK</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">read</span> <span class="o">=</span> <span class="n">vpss_regr</span><span class="p">;</span>
		<span class="n">write</span> <span class="o">=</span> <span class="n">vpss_regw</span><span class="p">;</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">DM365_VPBE_CLK_CTRL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_OSD_CLOCK_SEL</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">read</span> <span class="o">=</span> <span class="n">vpss_regr</span><span class="p">;</span>
		<span class="n">write</span> <span class="o">=</span> <span class="n">vpss_regw</span><span class="p">;</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">DM365_VPBE_CLK_CTRL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VPSS_LDC_CLOCK_SEL</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">read</span> <span class="o">=</span> <span class="n">vpss_regr</span><span class="p">;</span>
		<span class="n">write</span> <span class="o">=</span> <span class="n">vpss_regw</span><span class="p">;</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">DM365_VPBE_CLK_CTRL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;dm365_enable_clock: Invalid selector: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">clock_sel</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">utemp</span> <span class="o">=</span> <span class="n">read</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">en</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">utemp</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">utemp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>

	<span class="n">write</span><span class="p">(</span><span class="n">utemp</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">vpss_enable_clock</span><span class="p">(</span><span class="k">enum</span> <span class="n">vpss_clock_sel</span> <span class="n">clock_sel</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">hw_ops</span><span class="p">.</span><span class="n">enable_clock</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">oper_cfg</span><span class="p">.</span><span class="n">hw_ops</span><span class="p">.</span><span class="n">enable_clock</span><span class="p">(</span><span class="n">clock_sel</span><span class="p">,</span> <span class="n">en</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vpss_enable_clock</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">dm365_vpss_set_sync_pol</span><span class="p">(</span><span class="k">struct</span> <span class="n">vpss_sync_pol</span> <span class="n">sync</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">isp5_read</span><span class="p">(</span><span class="n">DM365_ISP5_CCDCMUX</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">sync</span><span class="p">.</span><span class="n">ccdpg_hdpol</span> <span class="o">&lt;&lt;</span> <span class="n">DM365_CCDC_PG_HD_POL_SHIFT</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">sync</span><span class="p">.</span><span class="n">ccdpg_vdpol</span> <span class="o">&lt;&lt;</span> <span class="n">DM365_CCDC_PG_VD_POL_SHIFT</span><span class="p">);</span>

	<span class="n">isp5_write</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">DM365_ISP5_CCDCMUX</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dm365_vpss_set_sync_pol</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">dm365_vpss_set_pg_frame_size</span><span class="p">(</span><span class="k">struct</span> <span class="n">vpss_pg_frame_size</span> <span class="n">frame_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">current_reg</span> <span class="o">=</span> <span class="p">((</span><span class="n">frame_size</span><span class="p">.</span><span class="n">hlpfr</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>

	<span class="n">current_reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">frame_size</span><span class="p">.</span><span class="n">pplen</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">isp5_write</span><span class="p">(</span><span class="n">current_reg</span><span class="p">,</span> <span class="n">DM365_ISP5_PG_FRAME_SIZE</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dm365_vpss_set_pg_frame_size</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">vpss_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="o">*</span><span class="n">r1</span><span class="p">,</span> <span class="o">*</span><span class="n">r2</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">platform_name</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no platform data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">platform_name</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">platform_name</span><span class="p">,</span> <span class="s">&quot;dm355_vpss&quot;</span><span class="p">))</span>
		<span class="n">oper_cfg</span><span class="p">.</span><span class="n">platform</span> <span class="o">=</span> <span class="n">DM355</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">platform_name</span><span class="p">,</span> <span class="s">&quot;dm365_vpss&quot;</span><span class="p">))</span>
		<span class="n">oper_cfg</span><span class="p">.</span><span class="n">platform</span> <span class="o">=</span> <span class="n">DM365</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">platform_name</span><span class="p">,</span> <span class="s">&quot;dm644x_vpss&quot;</span><span class="p">))</span>
		<span class="n">oper_cfg</span><span class="p">.</span><span class="n">platform</span> <span class="o">=</span> <span class="n">DM644X</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vpss driver not supported on&quot;</span>
			<span class="s">&quot; this platform</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s vpss probed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">platform_name</span><span class="p">);</span>
	<span class="n">r1</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="n">r1</span> <span class="o">=</span> <span class="n">request_mem_region</span><span class="p">(</span><span class="n">r1</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r1</span><span class="p">),</span> <span class="n">r1</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base0</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">r1</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r1</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">platform</span> <span class="o">==</span> <span class="n">DM355</span> <span class="o">||</span> <span class="n">oper_cfg</span><span class="p">.</span><span class="n">platform</span> <span class="o">==</span> <span class="n">DM365</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r2</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">fail2</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">r2</span> <span class="o">=</span> <span class="n">request_mem_region</span><span class="p">(</span><span class="n">r2</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r2</span><span class="p">),</span> <span class="n">r2</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">fail2</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base1</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">r2</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
						   <span class="n">resource_size</span><span class="p">(</span><span class="n">r2</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">fail3</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">platform</span> <span class="o">==</span> <span class="n">DM355</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">oper_cfg</span><span class="p">.</span><span class="n">hw_ops</span><span class="p">.</span><span class="n">enable_clock</span> <span class="o">=</span> <span class="n">dm355_enable_clock</span><span class="p">;</span>
		<span class="n">oper_cfg</span><span class="p">.</span><span class="n">hw_ops</span><span class="p">.</span><span class="n">select_ccdc_source</span> <span class="o">=</span> <span class="n">dm355_select_ccdc_source</span><span class="p">;</span>
		<span class="cm">/* Setup vpss interrupts */</span>
		<span class="n">bl_regw</span><span class="p">(</span><span class="n">DM355_VPSSBL_INTSEL_DEFAULT</span><span class="p">,</span> <span class="n">DM355_VPSSBL_INTSEL</span><span class="p">);</span>
		<span class="n">bl_regw</span><span class="p">(</span><span class="n">DM355_VPSSBL_EVTSEL_DEFAULT</span><span class="p">,</span> <span class="n">DM355_VPSSBL_EVTSEL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">platform</span> <span class="o">==</span> <span class="n">DM365</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">oper_cfg</span><span class="p">.</span><span class="n">hw_ops</span><span class="p">.</span><span class="n">enable_clock</span> <span class="o">=</span> <span class="n">dm365_enable_clock</span><span class="p">;</span>
		<span class="n">oper_cfg</span><span class="p">.</span><span class="n">hw_ops</span><span class="p">.</span><span class="n">select_ccdc_source</span> <span class="o">=</span> <span class="n">dm365_select_ccdc_source</span><span class="p">;</span>
		<span class="cm">/* Setup vpss interrupts */</span>
		<span class="n">isp5_write</span><span class="p">(</span><span class="n">DM365_ISP5_INTSEL1_DEFAULT</span><span class="p">,</span> <span class="n">DM365_ISP5_INTSEL1</span><span class="p">);</span>
		<span class="n">isp5_write</span><span class="p">(</span><span class="n">DM365_ISP5_INTSEL2_DEFAULT</span><span class="p">,</span> <span class="n">DM365_ISP5_INTSEL2</span><span class="p">);</span>
		<span class="n">isp5_write</span><span class="p">(</span><span class="n">DM365_ISP5_INTSEL3_DEFAULT</span><span class="p">,</span> <span class="n">DM365_ISP5_INTSEL3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">oper_cfg</span><span class="p">.</span><span class="n">hw_ops</span><span class="p">.</span><span class="n">clear_wbl_overflow</span> <span class="o">=</span> <span class="n">dm644x_clear_wbl_overflow</span><span class="p">;</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_lock</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s vpss probe success</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">platform_name</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail3:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">r2</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r2</span><span class="p">));</span>
<span class="nl">fail2:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base0</span><span class="p">);</span>
<span class="nl">fail1:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">r1</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r1</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">vpss_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="o">*</span><span class="n">res</span><span class="p">;</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base0</span><span class="p">);</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">platform</span> <span class="o">==</span> <span class="n">DM355</span> <span class="o">||</span> <span class="n">oper_cfg</span><span class="p">.</span><span class="n">platform</span> <span class="o">==</span> <span class="n">DM365</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">oper_cfg</span><span class="p">.</span><span class="n">vpss_regs_base1</span><span class="p">);</span>
		<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">vpss_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;vpss&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">vpss_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">vpss_probe</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vpss_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpss_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">vpss_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpss_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">vpss_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">vpss_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
