#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cd92d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cd9460 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1ce3970 .functor NOT 1, L_0x1d0dd60, C4<0>, C4<0>, C4<0>;
L_0x1d0daf0 .functor XOR 1, L_0x1d0d990, L_0x1d0da50, C4<0>, C4<0>;
L_0x1d0dc50 .functor XOR 1, L_0x1d0daf0, L_0x1d0dbb0, C4<0>, C4<0>;
v0x1d0a3f0_0 .net *"_ivl_10", 0 0, L_0x1d0dbb0;  1 drivers
v0x1d0a4f0_0 .net *"_ivl_12", 0 0, L_0x1d0dc50;  1 drivers
v0x1d0a5d0_0 .net *"_ivl_2", 0 0, L_0x1d0d0d0;  1 drivers
v0x1d0a690_0 .net *"_ivl_4", 0 0, L_0x1d0d990;  1 drivers
v0x1d0a770_0 .net *"_ivl_6", 0 0, L_0x1d0da50;  1 drivers
v0x1d0a8a0_0 .net *"_ivl_8", 0 0, L_0x1d0daf0;  1 drivers
v0x1d0a980_0 .net "a", 0 0, v0x1d07ee0_0;  1 drivers
v0x1d0aa20_0 .net "b", 0 0, v0x1d07f80_0;  1 drivers
v0x1d0aac0_0 .net "c", 0 0, v0x1d08020_0;  1 drivers
v0x1d0ab60_0 .var "clk", 0 0;
v0x1d0ac00_0 .net "d", 0 0, v0x1d08190_0;  1 drivers
v0x1d0aca0_0 .net "out_dut", 0 0, L_0x1d0d760;  1 drivers
v0x1d0ad40_0 .net "out_ref", 0 0, L_0x1d0bd10;  1 drivers
v0x1d0ade0_0 .var/2u "stats1", 159 0;
v0x1d0ae80_0 .var/2u "strobe", 0 0;
v0x1d0af20_0 .net "tb_match", 0 0, L_0x1d0dd60;  1 drivers
v0x1d0afe0_0 .net "tb_mismatch", 0 0, L_0x1ce3970;  1 drivers
v0x1d0b1b0_0 .net "wavedrom_enable", 0 0, v0x1d08280_0;  1 drivers
v0x1d0b250_0 .net "wavedrom_title", 511 0, v0x1d08320_0;  1 drivers
L_0x1d0d0d0 .concat [ 1 0 0 0], L_0x1d0bd10;
L_0x1d0d990 .concat [ 1 0 0 0], L_0x1d0bd10;
L_0x1d0da50 .concat [ 1 0 0 0], L_0x1d0d760;
L_0x1d0dbb0 .concat [ 1 0 0 0], L_0x1d0bd10;
L_0x1d0dd60 .cmp/eeq 1, L_0x1d0d0d0, L_0x1d0dc50;
S_0x1cd95f0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1cd9460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1cd9d70 .functor NOT 1, v0x1d08020_0, C4<0>, C4<0>, C4<0>;
L_0x1ce4230 .functor NOT 1, v0x1d07f80_0, C4<0>, C4<0>, C4<0>;
L_0x1d0b460 .functor AND 1, L_0x1cd9d70, L_0x1ce4230, C4<1>, C4<1>;
L_0x1d0b500 .functor NOT 1, v0x1d08190_0, C4<0>, C4<0>, C4<0>;
L_0x1d0b630 .functor NOT 1, v0x1d07ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0b730 .functor AND 1, L_0x1d0b500, L_0x1d0b630, C4<1>, C4<1>;
L_0x1d0b810 .functor OR 1, L_0x1d0b460, L_0x1d0b730, C4<0>, C4<0>;
L_0x1d0b8d0 .functor AND 1, v0x1d07ee0_0, v0x1d08020_0, C4<1>, C4<1>;
L_0x1d0b990 .functor AND 1, L_0x1d0b8d0, v0x1d08190_0, C4<1>, C4<1>;
L_0x1d0ba50 .functor OR 1, L_0x1d0b810, L_0x1d0b990, C4<0>, C4<0>;
L_0x1d0bbc0 .functor AND 1, v0x1d07f80_0, v0x1d08020_0, C4<1>, C4<1>;
L_0x1d0bc30 .functor AND 1, L_0x1d0bbc0, v0x1d08190_0, C4<1>, C4<1>;
L_0x1d0bd10 .functor OR 1, L_0x1d0ba50, L_0x1d0bc30, C4<0>, C4<0>;
v0x1ce3be0_0 .net *"_ivl_0", 0 0, L_0x1cd9d70;  1 drivers
v0x1ce3c80_0 .net *"_ivl_10", 0 0, L_0x1d0b730;  1 drivers
v0x1d066d0_0 .net *"_ivl_12", 0 0, L_0x1d0b810;  1 drivers
v0x1d06790_0 .net *"_ivl_14", 0 0, L_0x1d0b8d0;  1 drivers
v0x1d06870_0 .net *"_ivl_16", 0 0, L_0x1d0b990;  1 drivers
v0x1d069a0_0 .net *"_ivl_18", 0 0, L_0x1d0ba50;  1 drivers
v0x1d06a80_0 .net *"_ivl_2", 0 0, L_0x1ce4230;  1 drivers
v0x1d06b60_0 .net *"_ivl_20", 0 0, L_0x1d0bbc0;  1 drivers
v0x1d06c40_0 .net *"_ivl_22", 0 0, L_0x1d0bc30;  1 drivers
v0x1d06d20_0 .net *"_ivl_4", 0 0, L_0x1d0b460;  1 drivers
v0x1d06e00_0 .net *"_ivl_6", 0 0, L_0x1d0b500;  1 drivers
v0x1d06ee0_0 .net *"_ivl_8", 0 0, L_0x1d0b630;  1 drivers
v0x1d06fc0_0 .net "a", 0 0, v0x1d07ee0_0;  alias, 1 drivers
v0x1d07080_0 .net "b", 0 0, v0x1d07f80_0;  alias, 1 drivers
v0x1d07140_0 .net "c", 0 0, v0x1d08020_0;  alias, 1 drivers
v0x1d07200_0 .net "d", 0 0, v0x1d08190_0;  alias, 1 drivers
v0x1d072c0_0 .net "out", 0 0, L_0x1d0bd10;  alias, 1 drivers
S_0x1d07420 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1cd9460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d07ee0_0 .var "a", 0 0;
v0x1d07f80_0 .var "b", 0 0;
v0x1d08020_0 .var "c", 0 0;
v0x1d080f0_0 .net "clk", 0 0, v0x1d0ab60_0;  1 drivers
v0x1d08190_0 .var "d", 0 0;
v0x1d08280_0 .var "wavedrom_enable", 0 0;
v0x1d08320_0 .var "wavedrom_title", 511 0;
S_0x1d076c0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d07420;
 .timescale -12 -12;
v0x1d07920_0 .var/2s "count", 31 0;
E_0x1cd4220/0 .event negedge, v0x1d080f0_0;
E_0x1cd4220/1 .event posedge, v0x1d080f0_0;
E_0x1cd4220 .event/or E_0x1cd4220/0, E_0x1cd4220/1;
E_0x1cd4470 .event negedge, v0x1d080f0_0;
E_0x1cbe9f0 .event posedge, v0x1d080f0_0;
S_0x1d07a20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d07420;
 .timescale -12 -12;
v0x1d07c20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d07d00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d07420;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d08480 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1cd9460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d0be70 .functor NOT 1, v0x1d07ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0bee0 .functor NOT 1, v0x1d07f80_0, C4<0>, C4<0>, C4<0>;
L_0x1d0bf70 .functor AND 1, L_0x1d0be70, L_0x1d0bee0, C4<1>, C4<1>;
L_0x1d0c080 .functor AND 1, L_0x1d0bf70, v0x1d08020_0, C4<1>, C4<1>;
L_0x1d0c170 .functor NOT 1, v0x1d07ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0c1e0 .functor AND 1, L_0x1d0c170, v0x1d07f80_0, C4<1>, C4<1>;
L_0x1d0c2e0 .functor NOT 1, v0x1d08020_0, C4<0>, C4<0>, C4<0>;
L_0x1d0c460 .functor AND 1, L_0x1d0c1e0, L_0x1d0c2e0, C4<1>, C4<1>;
L_0x1d0c5c0 .functor OR 1, L_0x1d0c080, L_0x1d0c460, C4<0>, C4<0>;
L_0x1d0c6d0 .functor AND 1, v0x1d07ee0_0, v0x1d07f80_0, C4<1>, C4<1>;
L_0x1d0c9c0 .functor AND 1, L_0x1d0c6d0, v0x1d08020_0, C4<1>, C4<1>;
L_0x1d0ca30 .functor OR 1, L_0x1d0c5c0, L_0x1d0c9c0, C4<0>, C4<0>;
L_0x1d0cbb0 .functor NOT 1, v0x1d07f80_0, C4<0>, C4<0>, C4<0>;
L_0x1d0cc20 .functor AND 1, v0x1d07ee0_0, L_0x1d0cbb0, C4<1>, C4<1>;
L_0x1d0cb40 .functor NOT 1, v0x1d08020_0, C4<0>, C4<0>, C4<0>;
L_0x1d0cd60 .functor AND 1, L_0x1d0cc20, L_0x1d0cb40, C4<1>, C4<1>;
L_0x1d0cf00 .functor AND 1, L_0x1d0cd60, v0x1d08190_0, C4<1>, C4<1>;
L_0x1d0cfc0 .functor OR 1, L_0x1d0ca30, L_0x1d0cf00, C4<0>, C4<0>;
L_0x1d0d170 .functor NOT 1, v0x1d07f80_0, C4<0>, C4<0>, C4<0>;
L_0x1d0d1e0 .functor AND 1, v0x1d07ee0_0, L_0x1d0d170, C4<1>, C4<1>;
L_0x1d0d350 .functor AND 1, L_0x1d0d1e0, v0x1d08020_0, C4<1>, C4<1>;
L_0x1d0d410 .functor NOT 1, v0x1d08190_0, C4<0>, C4<0>, C4<0>;
L_0x1d0d650 .functor AND 1, L_0x1d0d350, L_0x1d0d410, C4<1>, C4<1>;
L_0x1d0d760 .functor OR 1, L_0x1d0cfc0, L_0x1d0d650, C4<0>, C4<0>;
v0x1d08770_0 .net *"_ivl_0", 0 0, L_0x1d0be70;  1 drivers
v0x1d08850_0 .net *"_ivl_10", 0 0, L_0x1d0c1e0;  1 drivers
v0x1d08930_0 .net *"_ivl_12", 0 0, L_0x1d0c2e0;  1 drivers
v0x1d08a20_0 .net *"_ivl_14", 0 0, L_0x1d0c460;  1 drivers
v0x1d08b00_0 .net *"_ivl_16", 0 0, L_0x1d0c5c0;  1 drivers
v0x1d08c30_0 .net *"_ivl_18", 0 0, L_0x1d0c6d0;  1 drivers
v0x1d08d10_0 .net *"_ivl_2", 0 0, L_0x1d0bee0;  1 drivers
v0x1d08df0_0 .net *"_ivl_20", 0 0, L_0x1d0c9c0;  1 drivers
v0x1d08ed0_0 .net *"_ivl_22", 0 0, L_0x1d0ca30;  1 drivers
v0x1d08fb0_0 .net *"_ivl_24", 0 0, L_0x1d0cbb0;  1 drivers
v0x1d09090_0 .net *"_ivl_26", 0 0, L_0x1d0cc20;  1 drivers
v0x1d09170_0 .net *"_ivl_28", 0 0, L_0x1d0cb40;  1 drivers
v0x1d09250_0 .net *"_ivl_30", 0 0, L_0x1d0cd60;  1 drivers
v0x1d09330_0 .net *"_ivl_32", 0 0, L_0x1d0cf00;  1 drivers
v0x1d09410_0 .net *"_ivl_34", 0 0, L_0x1d0cfc0;  1 drivers
v0x1d094f0_0 .net *"_ivl_36", 0 0, L_0x1d0d170;  1 drivers
v0x1d095d0_0 .net *"_ivl_38", 0 0, L_0x1d0d1e0;  1 drivers
v0x1d097c0_0 .net *"_ivl_4", 0 0, L_0x1d0bf70;  1 drivers
v0x1d098a0_0 .net *"_ivl_40", 0 0, L_0x1d0d350;  1 drivers
v0x1d09980_0 .net *"_ivl_42", 0 0, L_0x1d0d410;  1 drivers
v0x1d09a60_0 .net *"_ivl_44", 0 0, L_0x1d0d650;  1 drivers
v0x1d09b40_0 .net *"_ivl_6", 0 0, L_0x1d0c080;  1 drivers
v0x1d09c20_0 .net *"_ivl_8", 0 0, L_0x1d0c170;  1 drivers
v0x1d09d00_0 .net "a", 0 0, v0x1d07ee0_0;  alias, 1 drivers
v0x1d09da0_0 .net "b", 0 0, v0x1d07f80_0;  alias, 1 drivers
v0x1d09e90_0 .net "c", 0 0, v0x1d08020_0;  alias, 1 drivers
v0x1d09f80_0 .net "d", 0 0, v0x1d08190_0;  alias, 1 drivers
v0x1d0a070_0 .net "out", 0 0, L_0x1d0d760;  alias, 1 drivers
S_0x1d0a1d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1cd9460;
 .timescale -12 -12;
E_0x1cd3fc0 .event anyedge, v0x1d0ae80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d0ae80_0;
    %nor/r;
    %assign/vec4 v0x1d0ae80_0, 0;
    %wait E_0x1cd3fc0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d07420;
T_3 ;
    %fork t_1, S_0x1d076c0;
    %jmp t_0;
    .scope S_0x1d076c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d07920_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07f80_0, 0;
    %assign/vec4 v0x1d07ee0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cbe9f0;
    %load/vec4 v0x1d07920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d07920_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07f80_0, 0;
    %assign/vec4 v0x1d07ee0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1cd4470;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d07d00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cd4220;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d07ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08020_0, 0;
    %assign/vec4 v0x1d08190_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d07420;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1cd9460;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0ae80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cd9460;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d0ab60_0;
    %inv;
    %store/vec4 v0x1d0ab60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cd9460;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d080f0_0, v0x1d0afe0_0, v0x1d0a980_0, v0x1d0aa20_0, v0x1d0aac0_0, v0x1d0ac00_0, v0x1d0ad40_0, v0x1d0aca0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cd9460;
T_7 ;
    %load/vec4 v0x1d0ade0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d0ade0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d0ade0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d0ade0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d0ade0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d0ade0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d0ade0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cd9460;
T_8 ;
    %wait E_0x1cd4220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d0ade0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ade0_0, 4, 32;
    %load/vec4 v0x1d0af20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d0ade0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ade0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d0ade0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ade0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d0ad40_0;
    %load/vec4 v0x1d0ad40_0;
    %load/vec4 v0x1d0aca0_0;
    %xor;
    %load/vec4 v0x1d0ad40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d0ade0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ade0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d0ade0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ade0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/human/kmap2/iter0/response3/top_module.sv";
