# VenomCPU
## RISC-V RV32I Pipelined CPU Core in SystemVerilog
### Specifications:
- In Order 5 Stage Pipeline
- Variable Latency MEM Interface
- Forwarding + WB->ID Data Pass
- Comprehensive Base RV32I Execution

## Free to use, just email me at jch0100@uah.edu
## DO NOT USE prototype versions. they are not verified
