[
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog; begin",
		"error_description": "Added semicolon after 'analog' keyword, making 'begin' start a separate block without proper context. VerilogA requires the 'analog begin' construct without intermediate punctuation."
	},
	{
		"original_line": "      @ ( initial_step ) begin", 
		"bug_line": "      @ ( initial_step begin",
		"error_description": "Missing closing parenthesis for the event control expression. The condition 'initial_step' should be enclosed in parentheses."
	},
	{
		"original_line": "V(vout) <+ amp * sin (phase_lin + phase_nonlin);", 
		"bug_line": "V(vout) <+ amp sin (phase_lin + phase_nonlin);",
		"error_description": "Missing multiplication operator (*) between 'amp' and 'sin', causing invalid adjacent expressions without an operator"
	},
	{
		"original_line": "electrical vin, vout;", 
		"bug_line": "electrical vin, vout",
		"error_description": "Missing semicolon at the end of the discipline declaration statement"
	},
	{
		"original_line": "parameter real vin_gain = 1;", 
		"bug_line": "parameter real vin_gain = 1",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as VerilogA requires statements to be terminated with semicolons."
	},
	{
		"original_line": "`define PI      3.14159265358979323846264338327950288419716939937511", 
		"bug_line": "`defin PI      3.14159265358979323846264338327950288419716939937511",
		"error_description": "Misspelled compiler directive 'defin' instead of correct 'define' keyword. VerilogA requires `define for macro definitions."
	},
	{
		"original_line": "phase_nonlin = vin_gain * idt ( V(vin), 0);", 
		"bug_line": "phase_nonlin = vin_gain * idt ( V(vin), 0)",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "parameter real f_carrier = 1M;", 
		"bug_line": "parameter real f_carrier = 1M",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "output vout;", 
		"bug_line": "output vout",
		"error_description": "Missing semicolon at the end of port declaration"
	},
	{
		"original_line": "input vin;", 
		"bug_line": "input vin",
		"error_description": "Missing semicolon at the end of the input port declaration. Verilog-A requires semicolons to terminate port direction statements."
	},
	{
		"original_line": "num_cycles = phase_lin / (2*`PI);", 
		"bug_line": "num_cycles = phase_lin / (2*`PI;",
		"error_description": "Missing closing parenthesis for the denominator expression"
	},
	{
		"original_line": "phase_lin = wc * $abstime;", 
		"bug_line": "phase_lin = wc $abstime;",
		"error_description": "Missing operator between 'wc' and '$abstime'. Adjacent expressions require an operator (*) for multiplication."
	},
	{
		"original_line": "   num_cycles = phase_lin / (2*`PI);", 
		"bug_line": "   num_cycles = phase_lin / (2*`PI)",
		"error_description": "Missing semicolon at end of assignment statement. VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "parameter real amp = 1;", 
		"bug_line": "parameter real amp = 1",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing syntax error in subsequent lines"
	},
	{
		"original_line": "num_cycles = phase_lin / (2*`PI);", 
		"bug_line": "num_cycles = phase_lin / (2*`PI;",
		"error_description": "Missing closing parenthesis for the expression, causing unbalanced parentheses syntax error."
	},
	{
		"original_line": "inst_freq = f_carrier + vin_gain * V(vin) / (2 * `PI);", 
		"bug_line": "inst_freq = f_carrier + vin_gain * V(vin) / (2 * `PI;",
		"error_description": "Unmatched parenthesis: missing closing parenthesis for the expression started after '/' operator"
	},
	{
		"original_line": "integer num_cycles;		// number of cycles in linear phase component", 
		"bug_line": "integer num_cycles		// number of cycles in linear phase component",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires semicolons to terminate declarations."
	},
	{
		"original_line": "V(vout) <+ amp * sin (phase_lin + phase_nonlin);", 
		"bug_line": "V(vout) <+ amp * sin (phase_lin + phase_nonlin)",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "inst_freq = f_carrier + vin_gain * V(vin) / (2 * `PI);", 
		"bug_line": "inst_freq = f_carrier + vin_gain * V(vin) / (2 * `PI;",
		"error_description": "Missing closing parenthesis for the denominator expression (2 * `PI), causing unbalanced parentheses and invalid expression syntax."
	},
	{
		"original_line": "parameter real vin_gain = 1;", 
		"bug_line": "parameter real vin_gain = 1",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	}
]