[{"DBLP title": "Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification.", "DBLP authors": ["Hossein Sayadi", "Nisarg Patel", "Sai Manoj P. D.", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196047", "OA papers": [{"PaperId": "https://openalex.org/W2809457377", "PaperTitle": "Ensemble learning for effective run-time hardware-based malware detection", "Year": 2018, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"George Mason University": 6.0}, "Authors": ["Hossein Sayadi", "Nisarg A. Patel", "Sai Manoj P D", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"]}]}, {"DBLP title": "Deepsecure: scalable provably-secure deep learning.", "DBLP authors": ["Bita Darvish Rouhani", "M. Sadegh Riazi", "Farinaz Koushanfar"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196023", "OA papers": [{"PaperId": "https://openalex.org/W2620512600", "PaperTitle": "Deepsecure", "Year": 2018, "CitationCount": 170, "EstimatedCitation": 170, "Affiliations": {"UC San Diego Health System": 3.0}, "Authors": ["Bita Darvish Rouhani", "M. Sadegh Riazi", "Farinaz Koushanfar"]}]}, {"DBLP title": "DWE: decrypting learning with errors with errors.", "DBLP authors": ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196032", "OA papers": [{"PaperId": "https://openalex.org/W2809299110", "PaperTitle": "DWE", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Kyoto University": 3.0}, "Authors": ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"]}]}, {"DBLP title": "Reverse engineering convolutional neural networks through side-channel information leaks.", "DBLP authors": ["Weizhe Hua", "Zhiru Zhang", "G. Edward Suh"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196105", "OA papers": [{"PaperId": "https://openalex.org/W2809523935", "PaperTitle": "Reverse engineering convolutional neural networks through side-channel information leaks", "Year": 2018, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"Cornell University": 3.0}, "Authors": ["Weizhe Hua", "Zhiru Zhang", "G. Edward Suh"]}]}, {"DBLP title": "OFTL: ordering-aware FTL for maximizing performance of the journaling file system.", "DBLP authors": ["Daekyu Park", "Donghyun Kang", "Young Ik Eom"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196082", "OA papers": [{"PaperId": "https://openalex.org/W2809013076", "PaperTitle": "OFTL", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Sungkyunkwan University and Samsung Electronics, Korea": 1.0, "Sungkyunkwan University": 2.0}, "Authors": ["Dae-Kyu Park", "Dong-Hyun Kang", "Young Ik Eom"]}]}, {"DBLP title": "LAWN: boosting the performance of NVMM file system through reducing write amplification.", "DBLP authors": ["Chundong Wang", "Sudipta Chattopadhyay"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196066", "OA papers": [{"PaperId": "https://openalex.org/W2809266205", "PaperTitle": "LAWN", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Singapore University of Technology and Design": 2.0}, "Authors": ["Chundong Wang", "Sudipta Chattopadhyay"]}]}, {"DBLP title": "FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs.", "DBLP authors": ["Fei Wu", "Jiaona Zhou", "Shunzhuo Wang", "Yajuan Du", "Chengmo Yang", "Changsheng Xie"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196051", "OA papers": [{"PaperId": "https://openalex.org/W2808846587", "PaperTitle": "FastGC", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Huazhong University of Science and Technology": 4.5, "City University of Hong Kong": 0.5, "University of Delaware": 1.0}, "Authors": ["Fei Wu", "Jiaona Zhou", "Shunzhuo Wang", "Yajuan Du", "Chengmo Yang", "Changsheng Xie"]}]}, {"DBLP title": "Dynamic management of key states for reinforcement learning-assisted garbage collection to reduce long tail latency in SSD.", "DBLP authors": ["Won-Kyung Kang", "Sungjoo Yoo"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196034", "OA papers": [{"PaperId": "https://openalex.org/W2809184930", "PaperTitle": "Dynamic management of key states for reinforcement learning-assisted garbage collection to reduce long tail latency in SSD", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Won Kyung Kang", "Sungjoo Yoo"]}]}, {"DBLP title": "WB-trees: a meshed tree representation for FinFET analog layout designs.", "DBLP authors": ["Yu-Sheng Lu", "Yu-Hsuan Chang", "Yao-Wen Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196137", "OA papers": [{"PaperId": "https://openalex.org/W2809440998", "PaperTitle": "WB-trees", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Yusheng Lu", "Yu-Hsuan A. Chang", "Yao-Wen Chang"]}]}, {"DBLP title": "Analog placement with current flow and symmetry constraints using PCP-SP.", "DBLP authors": ["Abhishek Patyal", "Po-Cheng Pan", "K. A. Asha", "Hung-Ming Chen", "Hao-Yu Chi", "Chien-Nan Liu"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195990", "OA papers": [{"PaperId": "https://openalex.org/W2809108639", "PaperTitle": "Analog placement with current flow and symmetry constraints using PCP-SP", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, "National Central University": 2.0}, "Authors": ["Abhishek Patyal", "Po-Cheng Pan", "Asha K A", "Hung-Ming Chen", "Hao Chi", "Chien-Nan Jimmy Liu"]}]}, {"DBLP title": "Multi-objective bayesian optimization for analog/RF circuit synthesis.", "DBLP authors": ["Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196078", "OA papers": [{"PaperId": "https://openalex.org/W2809500545", "PaperTitle": "Multi-objective bayesian optimization for analog/RF circuit synthesis", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.5, "Fudan University": 2.5}, "Authors": ["Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors.", "DBLP authors": ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196004", "OA papers": [{"PaperId": "https://openalex.org/W2809230488", "PaperTitle": "Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 7.0, "University of Electronic Science and Technology of China": 1.0}, "Authors": ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xin-Jun Liu", "Yang Yang", "Hua Fan", "Huazhong Yang"]}]}, {"DBLP title": "DPS: dynamic precision scaling for stochastic computing-based deep neural networks.", "DBLP authors": ["Hyeon Uk Sim", "Saken Kenzhegulov", "Jongeun Lee"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196028", "OA papers": [{"PaperId": "https://openalex.org/W2809046730", "PaperTitle": "DPS", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Ulsan National Institute of Science and Technology": 3.0}, "Authors": ["Hyeonuk Sim", "Saken Kenzhegulov", "Jongeun Lee"]}]}, {"DBLP title": "Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration.", "DBLP authors": ["Mateja Putic", "Swagath Venkataramani", "Schuyler Eldridge", "Alper Buyuktosunoglu", "Pradip Bose", "Mircea Stan"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196033", "OA papers": [{"PaperId": "https://openalex.org/W2809300109", "PaperTitle": "Dyhard-DNN", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Virginia": 2.0, "IBM (United States)": 4.0}, "Authors": ["Mateja Putic", "Alper Buyuktosunoglu", "Swagath Venkataramani", "Pradip Bose", "Schuyler Eldridge", "Mircea R. Stan"]}]}, {"DBLP title": "Exploring the programmability for deep learning processors: from architecture to tensorization.", "DBLP authors": ["Chixiao Chen", "Huwan Peng", "Xindi Liu", "Hongwei Ding", "C.-J. Richard Shi"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196049", "OA papers": [{"PaperId": "https://openalex.org/W2809110207", "PaperTitle": "Exploring the programmability for deep learning processors", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Washington": 5.0}, "Authors": ["Chixiao Chen", "Huwan Peng", "Xin-di Liu", "Hongwei Ding", "C.-J. Richard Shi"]}]}, {"DBLP title": "LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA.", "DBLP authors": ["Xinhan Lin", "Shouyi Yin", "Fengbin Tu", "Leibo Liu", "Xiangyu Li", "Shaojun Wei"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196067", "OA papers": [{"PaperId": "https://openalex.org/W2808917878", "PaperTitle": "LCP", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Tsinghua University": 3.0, "Institute of Microelectronics": 3.0}, "Authors": ["Xinhan Lin", "Shouyi Yin", "Fengbin Tu", "Leibo Liu", "Xiangyu Li", "Shaojun Wei"]}]}, {"DBLP title": "Ares: a framework for quantifying the resilience of deep neural networks.", "DBLP authors": ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195997", "OA papers": [{"PaperId": "https://openalex.org/W2809188712", "PaperTitle": "Ares", "Year": 2018, "CitationCount": 142, "EstimatedCitation": 142, "Affiliations": {"Harvard University Press": 8.0}, "Authors": ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Hwan Lee", "Niamh M. Mulholland", "David J. Brooks", "Gu-Yeon Wei"]}]}, {"DBLP title": "DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework.", "DBLP authors": ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196022", "OA papers": [{"PaperId": "https://openalex.org/W2792447253", "PaperTitle": "DeepN-JPEG", "Year": 2018, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"Flordia International University#TAB#": 4.0, "Indiana University": 1.0, "University of Miami*": 1.0, "Syracuse University": 1.0}, "Authors": ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"]}]}, {"DBLP title": "Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators.", "DBLP authors": ["Jeff Zhang", "Kartheek Rangineni", "Zahra Ghodsi", "Siddharth Garg"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196129", "OA papers": [{"PaperId": "https://openalex.org/W2963640628", "PaperTitle": "Thundervolt", "Year": 2018, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"New York University": 3.0, "Indian Institute of Technology Kanpur": 1.0}, "Authors": ["Jeff L. Zhang", "Kartheek Rangineni", "Zahra Ghodsi", "Siddharth Garg"]}]}, {"DBLP title": "Loom: exploiting weight and activation precisions to accelerate convolutional neural networks.", "DBLP authors": ["Sayeh Sharify", "Alberto Delmas Lascorz", "Kevin Siu", "Patrick Judd", "Andreas Moshovos"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196072", "OA papers": [{"PaperId": "https://openalex.org/W2719597717", "PaperTitle": "Loom", "Year": 2018, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"University of Toronto": 5.0}, "Authors": ["Sayeh Sharify", "Alberto Delmas Lascorz", "Kevin Siu", "Patrick Judd", "Andreas Moshovos"]}]}, {"DBLP title": "Parallelizing SRAM arrays with customized bit-cell for binary neural networks.", "DBLP authors": ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196089", "OA papers": [{"PaperId": "https://openalex.org/W2809579658", "PaperTitle": "Parallelizing SRAM arrays with customized bit-cell for binary neural networks", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Arizona State University": 4.0, "National Tsing Hua University": 5.0}, "Authors": ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jiajing Chen", "Jiafang Li", "Meng-Fan Chang", "Shimeng Yu"]}]}, {"DBLP title": "An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology.", "DBLP authors": ["Mohammad Reza Mahmoodi", "Dmitri B. Strukov"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195989", "OA papers": [{"PaperId": "https://openalex.org/W2809129827", "PaperTitle": "An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Mohammad Reza Mahmoodi", "Dmitri B. Strukov"]}]}, {"DBLP title": "Coding approach for low-power 3D interconnects.", "DBLP authors": ["Lennart Bamberg", "Robert Schmidt", "Alberto Garc\u00eda Ortiz"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196010", "OA papers": [{"PaperId": "https://openalex.org/W2809685888", "PaperTitle": "Coding approach for low-power 3D interconnects", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Lennart Bamberg", "Robert L. Schmidt", "Alberto Garcia-Ortiz"]}]}, {"DBLP title": "A novel 3D DRAM memory cube architecture for space applications.", "DBLP authors": ["Anthony Agnesina", "Amanvir Sidana", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195978", "OA papers": [{"PaperId": "https://openalex.org/W2809388636", "PaperTitle": "A novel 3D DRAM memory cube architecture for space applications", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Georgia Institute of Technology": 3.0, "Irvine Sensors (United States)": 3.0, "Jet Propulsion Laboratory": 1.0}, "Authors": ["Anthony Agnesina", "Amanvir Singh Sidana", "James Yamaguchi", "Christian Krutzik", "John M. Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"]}]}, {"DBLP title": "A general graph based pessimism reduction framework for design optimization of timing closure.", "DBLP authors": ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jianquan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195973", "OA papers": [{"PaperId": "https://openalex.org/W2809413455", "PaperTitle": "A general graph based pessimism reduction framework for design optimization of timing closure", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.0, "Fudan University": 2.0, "Design Group, Synopsys Inc., Shanghai, China": 2.0, "University of North Carolina at Charlotte": 1.0}, "Authors": ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jian-Quan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units.", "DBLP authors": ["Grace Li Zhang", "Bing Li", "Masanori Hashimoto", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196135", "OA papers": [{"PaperId": "https://openalex.org/W2808733935", "PaperTitle": "Virtualsync", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Technical University of Munich": 3.0, "Osaka University": 1.0}, "Authors": ["Grace Zhang", "Bing Li", "Masanori Hashimoto", "Ulf Schlichtmann"]}]}, {"DBLP title": "Noise-aware DVFS transition sequence optimization for battery-powered IoT devices.", "DBLP authors": ["Shaoheng Luo", "Cheng Zhuo", "Houle Gan"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196080", "OA papers": [{"PaperId": "https://openalex.org/W2809540436", "PaperTitle": "Noise-aware DVFS transition sequence optimization for battery-powered IoT devices", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Zhejiang University": 2.0, "Google (United States)": 1.0}, "Authors": ["Shaoheng Luo", "Cheng Zhuo", "Houle Gan"]}]}, {"DBLP title": "Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule.", "DBLP authors": ["Divya Prasad", "Saurabh Sinha", "Brian Cline", "Steve Moore", "Azad Naeemi"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195980", "OA papers": [{"PaperId": "https://openalex.org/W2808961451", "PaperTitle": "Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 2.0, "Arm Inc, Austin, TX, USA": 3.0}, "Authors": ["Divya Prasad", "Saurabh Sinha", "Brian Cline", "Steve Moore", "Azad Naeemi"]}]}, {"DBLP title": "Semi-automatic safety analysis and optimization.", "DBLP authors": ["Peter Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3199857", "OA papers": [{"PaperId": "https://openalex.org/W2809510328", "PaperTitle": "Semi-automatic safety analysis and optimization", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Robert Bosch (Netherlands)": 6.0, "Robert Bosch Automotive, Schw\u00e4bisch Gm\u00fcnd, Germany": 1.0}, "Authors": ["Peter L. Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"]}]}, {"DBLP title": "Reasoning about safety of learning-enabled components in autonomous cyber-physical systems.", "DBLP authors": ["Cumhur Erkan Tuncali", "James Kapinski", "Hisahiro Ito", "Jyotirmoy V. Deshmukh"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3199852", "OA papers": [{"PaperId": "https://openalex.org/W2963186766", "PaperTitle": "Reasoning about safety of learning-enabled components in autonomous cyber-physical systems", "Year": 2018, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Toyota Motor Corporation (Switzerland)": 3.0, "Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5}, "Authors": ["Cumhur Erkan Tuncali", "Hisahiro Ito", "James Kapinski", "Jyotirmoy V. Deshmukh"]}]}, {"DBLP title": "Runtime monitoring for safety of intelligent vehicles.", "DBLP authors": ["Kosuke Watanabe", "Eunsuk Kang", "Chung-Wei Lin", "Shinichi Shiraishi"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3199856", "OA papers": [{"PaperId": "https://openalex.org/W2808791761", "PaperTitle": "Runtime monitoring for safety of intelligent vehicles", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Toyota Motor Corporation (Switzerland)": 4.0}, "Authors": ["Kosuke Watanabe", "Eun-Suk Kang", "Chung-Wei Lin", "Shinichi Shiraishi"]}]}, {"DBLP title": "Revisiting context-based authentication in IoT.", "DBLP authors": ["Markus Miettinen", "Thien Duc Nguyen", "Ahmad-Reza Sadeghi", "N. Asokan"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196106", "OA papers": [{"PaperId": "https://openalex.org/W2809603567", "PaperTitle": "Revisiting context-based authentication in IoT", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Technical University of Darmstadt": 3.0, "Aalto University": 1.0}, "Authors": ["Markus Miettinen", "Thien Huu Nguyen", "Ahmad-Reza Sadeghi", "Nadarajah Asokan"]}]}, {"DBLP title": "MAXelerator: FPGA accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers.", "DBLP authors": ["Siam U. Hussain", "Bita Darvish Rouhani", "Mohammad Ghasemzadeh", "Farinaz Koushanfar"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196074", "OA papers": [{"PaperId": "https://openalex.org/W2809313349", "PaperTitle": "MAXelerator", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Siam U. Hussain", "Bita Darvish Rouhani", "Mohammad Ali Ghasemzadeh", "Farinaz Koushanfar"]}]}, {"DBLP title": "Hypernel: a hardware-assisted framework for kernel protection without nested paging.", "DBLP authors": ["Donghyun Kwon", "Kuenwhee Oh", "Junmo Park", "Seungyong Yang", "Yeongpil Cho", "Brent ByungHoon Kang", "Yunheung Paek"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196061", "OA papers": [{"PaperId": "https://openalex.org/W2809505114", "PaperTitle": "Hypernel", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 3.0, "Korea Advanced Institute of Science and Technology": 2.0, "Soongsil University": 1.0}, "Authors": ["Donghyun Kwon", "Kuenwhee Oh", "Jun-Mo Park", "Seung-Yong Yang", "Yeongpil Cho", "Brent Byunghoon Kang", "Yunheung Paek"]}]}, {"DBLP title": "Reducing the overhead of authenticated memory encryption using delta encoding and ECC memory.", "DBLP authors": ["Salessawi Ferede Yitbarek", "Todd M. Austin"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196102", "OA papers": [{"PaperId": "https://openalex.org/W2808979509", "PaperTitle": "Reducing the overhead of authenticated memory encryption using delta encoding and ECC memory", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Salessawi Ferede Yitbarek", "Todd Austin"]}]}, {"DBLP title": "Reducing time and effort in IC implementation: a roadmap of challenges and solutions.", "DBLP authors": ["Andrew B. Kahng"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3199854", "OA papers": [{"PaperId": "https://openalex.org/W2809203443", "PaperTitle": "Reducing time and effort in IC implementation: a roadmap of challenges and solutions", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, San Diego": 1.0}, "Authors": ["Andrew B. Kahng"]}]}, {"DBLP title": "Efficient reinforcement learning for automating human decision-making in SoC design.", "DBLP authors": ["Shankar Sadasivam", "Zhuo Chen", "Jinwon Lee", "Rajeev Jain"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3199855", "OA papers": [{"PaperId": "https://openalex.org/W2809129064", "PaperTitle": "Efficient reinforcement learning for automating human decision-making in SoC design", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Qualcomm (United Kingdom)": 3.0, "Carnegie Mellon University": 1.0}, "Authors": ["Shankar Sadasivam", "Jinwoo Lee", "Zhuo Chen", "Rajeev Jain"]}]}, {"DBLP title": "Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors.", "DBLP authors": ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Pierce Chuang", "Leland Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196012", "OA papers": [{"PaperId": "https://openalex.org/W2809371234", "PaperTitle": "Compensated-DNN", "Year": 2018, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 1.0, "IBM Research - Thomas J. Watson Research Center": 5.0}, "Authors": ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Pierce Chuang", "Leland Chang"]}]}, {"DBLP title": "Thermal-aware optimizations of reRAM-based neuromorphic computing systems.", "DBLP authors": ["Majed Valad Beigi", "Gokhan Memik"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196128", "OA papers": [{"PaperId": "https://openalex.org/W2808738767", "PaperTitle": "Thermal-aware optimizations of reRAM-based neuromorphic computing systems", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Northwestern University": 2.0}, "Authors": ["Majed Valad Beigi", "Gokhan Memik"]}]}, {"DBLP title": "Compiler-guided instruction-level clock scheduling for timing speculative processors.", "DBLP authors": ["Yuanbo Fan", "Tianyu Jia", "Jie Gu", "Simone Campanoni", "Russ Joseph"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196013", "OA papers": [{"PaperId": "https://openalex.org/W2809150547", "PaperTitle": "Compiler-guided instruction-level clock scheduling for timing speculative processors", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Department of Electrical Engineering, and Computer Science, Northwestern University, Evanston, IL": 5.0}, "Authors": ["Yuanbo Fan", "Tianyu Jia", "Jie Gu", "Simone Campanoni", "Russ Joseph"]}]}, {"DBLP title": "SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors.", "DBLP authors": ["Yunfei Gu", "Dengxue Yan", "Vaibhav Verma", "Mircea R. Stan", "Xuan Zhang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196121", "OA papers": [{"PaperId": "https://openalex.org/W2809518758", "PaperTitle": "SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Virginia": 3.0, "Washington University in St. Louis": 2.0}, "Authors": ["Yunfei Gu", "Dengxue Yan", "Vaibhav Verma", "Mircea R. Stan", "X. Y. Zhang"]}]}, {"DBLP title": "Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems.", "DBLP authors": ["Veni Mohan", "Akhilesh Iyer", "John Sartori"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196046", "OA papers": [{"PaperId": "https://openalex.org/W2808906789", "PaperTitle": "Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Twin Cities Orthopedics": 1.5, "University of Minnesota": 1.5}, "Authors": ["Veni Mohan", "Akhilesh Iyer", "John Sartori"]}]}, {"DBLP title": "Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators.", "DBLP authors": ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Vijay Janapa Reddi", "Xuan Zhang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196037", "OA papers": [{"PaperId": "https://openalex.org/W2808871811", "PaperTitle": "Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Washington University in St. Louis": 3.0, "Shanghai Jiao Tong University": 1.0, "The University of Texas at Austin": 2.0}, "Authors": ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Vijay Janapa Reddi", "X. Y. Zhang"]}]}, {"DBLP title": "Exact algorithms for delay-bounded steiner arborescences.", "DBLP authors": ["Stephan Held", "Benjamin Rockel"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196048", "OA papers": [{"PaperId": "https://openalex.org/W2809138360", "PaperTitle": "Exact algorithms for delay-bounded steiner arborescences", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Research Institute for Discrete Mathematics, University of Bonn, Germany": 2.0}, "Authors": ["Stephan Held", "Benjamin Rockel"]}]}, {"DBLP title": "Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction.", "DBLP authors": ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196040", "OA papers": [{"PaperId": "https://openalex.org/W2809111455", "PaperTitle": "Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 8.0}, "Authors": ["Wang Runyi", "Chia-Cheng Pai", "Junjie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James T. Li", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Obstacle-avoiding open-net connector with precise shortest distance estimation.", "DBLP authors": ["Guan-Qi Fang", "Yong Zhong", "Yi-Hao Cheng", "Shao-Yun Fang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196081", "OA papers": [{"PaperId": "https://openalex.org/W2809264661", "PaperTitle": "Obstacle-avoiding open-net connector with precise shortest distance estimation", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University of Science and Technology": 4.0}, "Authors": ["Guanqi Fang", "Yong Zhong", "Yihao Cheng", "Shao-Yun Fang"]}]}, {"DBLP title": "COSAT: congestion, obstacle, and slew aware tree construction for multiple power domain design.", "DBLP authors": ["Chien-Pang Lu", "Iris Hui-Ru Jiang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196016", "OA papers": [{"PaperId": "https://openalex.org/W2809099262", "PaperTitle": "COSAT", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"MediaTek (Taiwan)": 1.0, "Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, 10617, Taiwan.": 1.0}, "Authors": ["Chien-Pang Lu", "Iris Hui-Ru Jiang"]}]}, {"DBLP title": "A machine learning framework to identify detailed routing short violations from a placed netlist.", "DBLP authors": ["Aysa Fakheri Tabrizi", "Nima Karimpour Darav", "Shuchang Xu", "Logan Rakai", "Ismail Bustany", "Andrew A. Kennings", "Laleh Behjat"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195975", "OA papers": [{"PaperId": "https://openalex.org/W2808884553", "PaperTitle": "A machine learning framework to identify detailed routing short violations from a placed netlist", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Calgary": 4.0, "Microsemi (Canada)": 1.0, "Xilinx (United States)": 1.0, "University of Waterloo": 1.0}, "Authors": ["Aysa Fakheri Tabrizi", "Logan Rakai", "Nima Karimpour Darav", "Ismail Bustany", "Laleh Behjat", "Shuchang Xu", "Andrew Kennings"]}]}, {"DBLP title": "DSA-friendly detailed routing considering double patterning and DSA template assignments.", "DBLP authors": ["Hai-Juan Yu", "Yao-Wen Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196030", "OA papers": [{"PaperId": "https://openalex.org/W2809404236", "PaperTitle": "DSA-friendly detailed routing considering double patterning and DSA template assignments", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Haijuan Yu", "Yao-Wen Chang"]}]}, {"DBLP title": "Developing synthesis flows without human knowledge.", "DBLP authors": ["Cunxi Yu", "Houping Xiao", "Giovanni De Micheli"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196026", "OA papers": [{"PaperId": "https://openalex.org/W2962949351", "PaperTitle": "Developing synthesis flows without human knowledge", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 2.0, "University at Buffalo, State University of New York": 0.5, "SUNY Buffalo State University": 0.5}, "Authors": ["Cunxi Yu", "Houping Xiao", "Giovanni De Micheli"]}]}, {"DBLP title": "Efficient computation of ECO patch functions.", "DBLP authors": ["Ai Quoc Dao", "Nian-Ze Lee", "Li-Cheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196039", "OA papers": [{"PaperId": "https://openalex.org/W2809037211", "PaperTitle": "Efficient computation of ECO patch functions", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Chung Cheng University": 2.0, "National Taiwan University": 3.0, "University of California, Berkeley": 2.0}, "Authors": ["Ai Quoc Dao", "Nian-Ze Lee", "Licheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"]}]}, {"DBLP title": "Canonical computation without canonical representation.", "DBLP authors": ["Alan Mishchenko", "Robert K. Brayton", "Ana Petkovska", "Mathias Soeken", "Luca G. Amar\u00f9", "Antun Domic"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196006", "OA papers": [{"PaperId": "https://openalex.org/W2809565205", "PaperTitle": "Canonical computation without canonical representation", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Berkeley": 2.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "Synopsys (United States)": 2.0}, "Authors": ["Alan Mishchenko", "Robert K. Brayton", "Ana Petkovska", "Mathias Soeken", "Luca Amaru", "Antun Domic"]}]}, {"DBLP title": "SAT based exact synthesis using DAG topology families.", "DBLP authors": ["Winston Haaswijk", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196111", "OA papers": [{"PaperId": "https://openalex.org/W2805284819", "PaperTitle": "SAT based exact synthesis using DAG topology families", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"[EPFL, Lausanne, Vaud, Switzerland.]": 3.0, "University of California System": 1.0}, "Authors": ["Winston Haaswijk", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli"]}]}, {"DBLP title": "Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis.", "DBLP authors": ["Sanbao Su", "Yi Wu", "Weikang Qian"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196038", "OA papers": [{"PaperId": "https://openalex.org/W2808915911", "PaperTitle": "Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shanghai Jiao Tong University": 3.0}, "Authors": ["Sanbao Su", "Yi Wu", "Weikang Qian"]}]}, {"DBLP title": "BLASYS: approximate logic synthesis using boolean matrix factorization.", "DBLP authors": ["Soheil Hashemi", "Hokchhay Tann", "Sherief Reda"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196001", "OA papers": [{"PaperId": "https://openalex.org/W3102262281", "PaperTitle": "BLASYS", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Providence College": 1.5, "Brown University": 1.5}, "Authors": ["Soheil Hashemi", "Hokchhay Tann", "Sherief Reda"]}]}, {"DBLP title": "Optimized I/O determinism for emerging NVM-based NVMe SSD in an enterprise system.", "DBLP authors": ["Seonbong Kim", "Joon-Sung Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196085", "OA papers": [{"PaperId": "https://openalex.org/W2809427758", "PaperTitle": "Optimized I/O determinism for emerging NVM-based NVMe SSD in an enterprise system", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sungkyunkwan University": 2.0}, "Authors": ["Seon-Bong Kim", "Joon-Sung Yang"]}]}, {"DBLP title": "Improving runtime performance of deduplication system with host-managed SMR storage drives.", "DBLP authors": ["Chun-Feng Wu", "Ming-Chang Yang", "Yuan-Hao Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196063", "OA papers": [{"PaperId": "https://openalex.org/W2808962279", "PaperTitle": "Improving runtime performance of deduplication system with host-managed SMR storage drives", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Academia Sinica": 2.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Chunfeng Wu", "Ming-Chang Yang", "Yuan-Hao Chang"]}]}, {"DBLP title": "Wear leveling for crossbar resistive memory.", "DBLP authors": ["Wen Wen", "Youtao Zhang", "Jun Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196138", "OA papers": [{"PaperId": "https://openalex.org/W2809408539", "PaperTitle": "Wear leveling for crossbar resistive memory", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Wen Wen", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "RADAR: a 3D-reRAM based DNA alignment accelerator architecture.", "DBLP authors": ["Wenqin Huangfu", "Shuangchen Li", "Xing Hu", "Yuan Xie"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196098", "OA papers": [{"PaperId": "https://openalex.org/W2809195560", "PaperTitle": "RADAR", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of California, Santa Barbara": 4.0}, "Authors": ["Wenqin Huangfu", "Shuangchen Li", "Xing Hu", "Yuan Xie"]}]}, {"DBLP title": "Mamba: closing the performance gap in productive hardware development frameworks.", "DBLP authors": ["Shunning Jiang", "Berkin Ilbeyi", "Christopher Batten"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196073", "OA papers": [{"PaperId": "https://openalex.org/W2809084326", "PaperTitle": "Mamba", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Cornell University": 3.0}, "Authors": ["Shunning Jiang", "Berkin Ilbeyi", "Christopher Batten"]}]}, {"DBLP title": "ACED: a hardware library for generating DSP systems.", "DBLP authors": ["Angie Wang", "Paul Rigge", "Adam M. Izraelevitz", "Chick Markley", "Jonathan Bachrach", "Borivoje Nikolic"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195981", "OA papers": [{"PaperId": "https://openalex.org/W2808958537", "PaperTitle": "ACED", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Berkeley": 6.0}, "Authors": ["Angie Wang", "Paul Rigge", "Adam Izraelevitz", "Chick Markley", "Jonathan Bachrach", "Borivoje Nikolic"]}]}, {"DBLP title": "PARM: power supply noise aware resource management for NoC based multicore systems in the dark silicon era.", "DBLP authors": ["Venkata Yaswanth Raparti", "Sudeep Pasricha"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196090", "OA papers": [{"PaperId": "https://openalex.org/W2809644751", "PaperTitle": "PARM", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Colorado State University": 2.0}, "Authors": ["Venkata Yaswanth Raparti", "Sudeep Pasricha"]}]}, {"DBLP title": "Aging-constrained performance optimization for multi cores.", "DBLP authors": ["Heba Khdr", "Hussam Amrouch", "J\u00f6rg Henkel"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195985", "OA papers": [{"PaperId": "https://openalex.org/W2809332566", "PaperTitle": "Aging-constrained performance optimization for multi cores", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Heba Khdr", "Hussam Amrouch", "Jorg Henkel"]}]}, {"DBLP title": "A measurement system for capacitive PUF-based security enclosures.", "DBLP authors": ["Johannes Obermaier", "Vincent Immler", "Matthias Hiller", "Georg Sigl"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195976", "OA papers": [{"PaperId": "https://openalex.org/W2808780449", "PaperTitle": "A measurement system for capacitive PUF-based security enclosures", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Fraunhofer Institute for Applied and Integrated Security": 3.0, "Technical University of Munich": 1.0}, "Authors": ["Johannes Obermaier", "Matthias Hiller", "Vincent Immler", "Georg Sigl"]}]}, {"DBLP title": "It's hammer time: how to attack (rowhammer-based) DRAM-PUFs.", "DBLP authors": ["Shaza Zeitouni", "David Gens", "Ahmad-Reza Sadeghi"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196065", "OA papers": [{"PaperId": "https://openalex.org/W2809665154", "PaperTitle": "It's hammer time", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technical University of Darmstadt": 3.0}, "Authors": ["Shaza Zeitouni", "David Gens", "Ahmad-Reza Sadeghi"]}]}, {"DBLP title": "CamPUF: physically unclonable function based on CMOS image sensor fixed pattern noise.", "DBLP authors": ["Younghyun Kim", "Yongwoo Lee"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196005", "OA papers": [{"PaperId": "https://openalex.org/W2809136222", "PaperTitle": "C <scp>am</scp> PUF", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Younghyun Kim", "Yong-Woo Lee"]}]}, {"DBLP title": "Tamper-resistant pin-constrained digital microfluidic biochips.", "DBLP authors": ["Jack Tang", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196125", "OA papers": [{"PaperId": "https://openalex.org/W2809226327", "PaperTitle": "Tamper-resistant pin-constrained digital microfluidic biochips", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"New York University": 2.0, "Duke University": 2.0}, "Authors": ["Jack Tang", "Ikhlas A. Khan", "Krishnendu Chakrabarty", "Ramesh Karri"]}]}, {"DBLP title": "Approximation-aware coordinated power/performance management for heterogeneous multi-cores.", "DBLP authors": ["Anil Kanduri", "Antonio Miele", "Amir M. Rahmani", "Pasi Liljeberg", "Cristiana Bolchini", "Nikil D. Dutt"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195994", "OA papers": [{"PaperId": "https://openalex.org/W2809637711", "PaperTitle": "Approximation-aware coordinated power/performance management for heterogeneous multi-cores", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Turku": 2.0, "Politecnico di Milano": 2.0, "TU Wien": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Anil Kanduri", "Antonio Miele", "Amir Masoud Rahmani", "Pasi Liljeberg", "Cristiana Bolchini", "Nikil Dutt"]}]}, {"DBLP title": "QoS-aware stochastic power management for many-cores.", "DBLP authors": ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196097", "OA papers": [{"PaperId": "https://openalex.org/W2809174666", "PaperTitle": "QoS-aware stochastic power management for many-cores", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "TU Wien": 2.0}, "Authors": ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"]}]}, {"DBLP title": "Employing classification-based algorithms for general-purpose approximate computing.", "DBLP authors": ["Geraldo F. Oliveira", "Larissa Rozales Gon\u00e7alves", "Marcelo Brandalero", "Antonio Carlos Schneider Beck", "Luigi Carro"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196043", "OA papers": [{"PaperId": "https://openalex.org/W2809263317", "PaperTitle": "Employing classification-based algorithms for general-purpose approximate computing", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Federal University of Rio Grande do Sul": 4.5, "ETH Zurich": 0.5}, "Authors": ["Geraldo F. Oliveira", "Larissa Rozales Goncalves", "Marcelo Brandalero", "Antonio Carlos Schneider Beck", "Luigi Carro"]}]}, {"DBLP title": "Using imprecise computing for improved non-preemptive real-time scheduling.", "DBLP authors": ["Lin Huang", "Youmeng Li", "Sachin S. Sapatnekar", "Jiang Hu"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196134", "OA papers": [{"PaperId": "https://openalex.org/W2809345908", "PaperTitle": "Using imprecise computing for improved non-preemptive real-time scheduling", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas A&M University": 2.0, "Tianjin University": 1.0, "University of Minnesota": 1.0}, "Authors": ["L. Q. Huang", "You-meng Li", "Sachin S. Sapatnekar", "Jiang Hu"]}]}, {"DBLP title": "A modular digital VLSI flow for high-productivity SoC design.", "DBLP authors": ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3199846", "OA papers": [{"PaperId": "https://openalex.org/W2808932028", "PaperTitle": "A modular digital VLSI flow for high-productivity SoC design", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Nvidia (United Kingdom)": 11.0, "Massachusetts Institute of Technology": 0.5, "Nvidia (United States)": 0.5, "Cornell University": 2.0, "Harvard University Press": 1.0}, "Authors": ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yan-Qing Zhang", "Brian Zimmer"]}]}, {"DBLP title": "Basejump STL: systemverilog needs a standard template library for hardware design.", "DBLP authors": ["Michael Bedford Taylor"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3199848", "OA papers": [{"PaperId": "https://openalex.org/W2809679348", "PaperTitle": "Basejump STL: systemverilog needs a standard template library for hardware design", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Silicon Labs (United States)": 0.5, "University of Washington": 0.5}, "Authors": ["Michael Taylor"]}]}, {"DBLP title": "TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs.", "DBLP authors": ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196132", "OA papers": [{"PaperId": "https://openalex.org/W2809310862", "PaperTitle": "TRIG", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Stanford University": 8.0, "KU Leuven": 2.0, "Harvard University Press": 1.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"]}]}, {"DBLP title": "OPERON: optical-electrical power-efficient route synthesis for on-chip signals.", "DBLP authors": ["Derong Liu", "Zheng Zhao", "Zheng Wang", "Zhoufeng Ying", "Ray T. Chen", "David Z. Pan"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196084", "OA papers": [{"PaperId": "https://openalex.org/W2809511473", "PaperTitle": "OPERON", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Department of Electrical and Computer Engineering": 4.0, "Department of Materials Science and Engineering": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Derong Liu", "Zheng Zhao", "Zheng Wang", "Zhoufeng Ying", "Ray T. Chen", "David Z. Pan"]}]}, {"DBLP title": "Soft-FET: phase transition material assisted soft switching field effect transistor for supply voltage droop mitigation.", "DBLP authors": ["Subrahmanya Teja", "Jaydeep P. Kulkarni"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196117", "OA papers": [{"PaperId": "https://openalex.org/W2808911720", "PaperTitle": "Soft-FET", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Subrahmanya Teja", "Jaydeep P. Kulkarni"]}]}, {"DBLP title": "Ultralow power acoustic feature-scoring using gaussian I-V transistors.", "DBLP authors": ["Amit Ranjan Trivedi", "Ahish Shylendra"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196133", "OA papers": [{"PaperId": "https://openalex.org/W2809039891", "PaperTitle": "Ultralow power acoustic feature-scoring using gaussian I-V transistors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois at Chicago": 2.0}, "Authors": ["Amit Ranjan Trivedi", "Ahish Shylendra"]}]}, {"DBLP title": "Test cost reduction for X-value elimination by scan slice correlation analysis.", "DBLP authors": ["Hyunsu Chae", "Joon-Sung Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196127", "OA papers": [{"PaperId": "https://openalex.org/W2808772206", "PaperTitle": "Test cost reduction for <i>X</i> -value elimination by scan slice correlation analysis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sungkyunkwan University": 2.0}, "Authors": ["Hyun-Su Chae", "Joon-Sung Yang"]}]}, {"DBLP title": "Cross-layer fault-space pruning for hardware-assisted fault injection.", "DBLP authors": ["Christian Dietrich", "Achim Schmider", "Oskar Pusz", "Guillermo Pay\u00e1 Vay\u00e1", "Daniel Lohmann"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196019", "OA papers": [{"PaperId": "https://openalex.org/W2809016105", "PaperTitle": "Cross-layer fault-space pruning for hardware-assisted fault injection", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Leibniz University Hannover": 5.0}, "Authors": ["Christian Dietrich", "Achim Schmider", "Oskar Pusz", "Guillermo Paya Vaya", "Daniel Lohmann"]}]}, {"DBLP title": "A machine learning based hard fault recuperation model for approximate hardware accelerators.", "DBLP authors": ["Farah Naz Taher", "Joseph Callenes-Sloan", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195974", "OA papers": [{"PaperId": "https://openalex.org/W2808794826", "PaperTitle": "A machine learning based hard fault recuperation model for approximate hardware accelerators", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Dallas": 2.0, "California Polytechnic State University": 1.0}, "Authors": ["Farah Naz Taher", "Joseph Callenes-Sloan", "Benjamin W. Schafer"]}]}, {"DBLP title": "SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures.", "DBLP authors": ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Varun Bhat", "Sudeep Pasricha"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196118", "OA papers": [{"PaperId": "https://openalex.org/W2809600674", "PaperTitle": "SOTERIA", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Colorado State University": 4.0}, "Authors": ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Varun Bhat", "Sudeep Pasricha"]}]}, {"DBLP title": "LEAD: learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs.", "DBLP authors": ["Mark Clark", "Avinash Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196068", "OA papers": [{"PaperId": "https://openalex.org/W2808977823", "PaperTitle": "LEAD", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Ohio University": 3.0, "George Washington University": 1.0}, "Authors": ["Mark E. Clark", "Avinash Kodi", "Razvan Bunescu", "Ahmed Louri"]}]}, {"DBLP title": "Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications.", "DBLP authors": ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. M. Martin", "Johanna Sep\u00falveda", "Altamiro Amadeu Susin", "C\u00e9sar A. M. Marcon", "Jean-Philippe Diguet"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196124", "OA papers": [{"PaperId": "https://openalex.org/W2809438257", "PaperTitle": "Subutai", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 3.0, "University of Southern Brittany": 2.0, "Technical University of Munich": 1.0, "University of Rio Grande and Rio Grande Community College": 0.5, "Federal University of Rio Grande do Sul": 0.5}, "Authors": ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. Martin", "Johanna Sepulveda", "Altamiro Amadeu Susin", "Cesar Marcon", "Jean-Philippe Diguet"]}]}, {"DBLP title": "Packet pump: overcoming network bottleneck in on-chip interconnects for GPGPUs.", "DBLP authors": ["Xianwei Cheng", "Yang Zhao", "Hui Zhao", "Yuan Xie"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196087", "OA papers": [{"PaperId": "https://openalex.org/W2809416905", "PaperTitle": "Packet pump", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of North Texas": 2.0, "University of California System": 2.0}, "Authors": ["Xian-Wei Cheng", "Yang Zhao", "Hui Zhao", "Yuan Xie"]}]}, {"DBLP title": "STASH: security architecture for smart hybrid memories.", "DBLP authors": ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196123", "OA papers": [{"PaperId": "https://openalex.org/W2808958719", "PaperTitle": "STASH", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"]}]}, {"DBLP title": "ACME: advanced counter mode encryption for secure non-volatile memories.", "DBLP authors": ["Shivam Swami", "Kartik Mohanram"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195983", "OA papers": [{"PaperId": "https://openalex.org/W2808855370", "PaperTitle": "ACME", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Shivam Swami", "Kartik Mohanram"]}]}, {"DBLP title": "CASTLE: compression architecture for secure low latency, low energy, high endurance NVMs.", "DBLP authors": ["Poovaiah M. Palangappa", "Kartik Mohanram"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196007", "OA papers": [{"PaperId": "https://openalex.org/W2808808650", "PaperTitle": "CASTLE", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Poovaiah M. Palangappa", "Kartik Mohanram"]}]}, {"DBLP title": "A collaborative defense against wear out attacks in non-volatile processors.", "DBLP authors": ["Patrick Cronin", "Chengmo Yang", "Yongpan Liu"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196825", "OA papers": [{"PaperId": "https://openalex.org/W2809197987", "PaperTitle": "A collaborative defense against wear out attacks in non-volatile processors", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Delaware": 2.0, "Tsinghua University": 1.0}, "Authors": ["Patrick K. Cronin", "Chengmo Yang", "Yongpan Liu"]}]}, {"DBLP title": "Protecting the supply chain for automotives and IoTs.", "DBLP authors": ["Sandip Ray", "Wen Chen", "Rosario Cammarota"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3199851", "OA papers": [{"PaperId": "https://openalex.org/W2809130413", "PaperTitle": "Protecting the supply chain for automotives and IoTs", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Florida": 1.0, "NXP (Germany)": 1.0, "Qualcomm (United Kingdom)": 1.0}, "Authors": ["Sandip Ray", "Wen Chen", "Rosario Cammarota"]}]}, {"DBLP title": "Reconciling remote attestation and safety-critical operation on simple IoT devices.", "DBLP authors": ["Xavier Carpent", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3199853", "OA papers": [{"PaperId": "https://openalex.org/W2809340493", "PaperTitle": "Reconciling remote attestation and safety-critical operation on simple IoT devices", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"UC Irvine Health": 3.0, "SRI International": 1.0, "Technical University of Darmstadt": 1.0}, "Authors": ["Xavier Carpent", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Ahmad-Reza Sadeghi", "Gene Tsudik"]}]}, {"DBLP title": "Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware.", "DBLP authors": ["Bo-Yuan Huang", "Sayak Ray", "Aarti Gupta", "Jason M. Fung", "Sharad Malik"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196055", "OA papers": [{"PaperId": "https://openalex.org/W2809468530", "PaperTitle": "Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Princeton University": 3.0, "Intel (United Kingdom)": 2.0}, "Authors": ["Bolong Huang", "Sayak Ray", "Aarti Gupta", "Jason M. Fung", "Sharad Malik"]}]}, {"DBLP title": "Application level hardware tracing for scaling post-silicon debug.", "DBLP authors": ["Debjit Pal", "Abhishek Sharma", "Sandip Ray", "Flavio M. de Paula", "Shobha Vasudevan"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195992", "OA papers": [{"PaperId": "https://openalex.org/W2809610816", "PaperTitle": "Application level hardware tracing for scaling post-silicon debug", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "University of Florida": 1.0, "IBM Research - Austin": 1.0}, "Authors": ["Debjit Pal", "Abhishek Sharma", "Sandip Ray", "Fl\u00e1vio Jota de Paula", "Shobha Vasudevan"]}]}, {"DBLP title": "Specification-driven automated conformance checking for virtual prototype and post-silicon designs.", "DBLP authors": ["Haifeng Gu", "Mingsong Chen", "Tongquan Wei", "Li Lei", "Fei Xie"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196119", "OA papers": [{"PaperId": "https://openalex.org/W2809599044", "PaperTitle": "Specification-driven automated conformance checking for virtual prototype and post-silicon designs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Key Laboratory of Trustworthy Computing": 1.5, "East China Normal University": 1.5, "Intel (United States)": 1.0, "Portland State University": 1.0}, "Authors": ["Haifeng Gu", "Mingsong Chen", "Tongquan Wei", "Li Lei", "Fei Xie"]}]}, {"DBLP title": "Formal micro-architectural analysis of on-chip ring networks.", "DBLP authors": ["Perry van Wesel", "Julien Schmaltz"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196054", "OA papers": [{"PaperId": "https://openalex.org/W2809300180", "PaperTitle": "Formal micro-architectural analysis of on-chip ring networks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Eindhoven University of Technology": 2.0}, "Authors": ["Perry van Wesel", "Julien Schmaltz"]}]}, {"DBLP title": "HFMV: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits.", "DBLP authors": ["Hanbin Hu", "Qingran Zheng", "Ya Wang", "Peng Li"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196059", "OA papers": [{"PaperId": "https://openalex.org/W2809522982", "PaperTitle": "HFMV", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["Hanbin Hu", "Qingran Zheng", "Ya Xing Wang", "Peng Li"]}]}, {"DBLP title": "Cost-aware patch generation for multi-target function rectification of engineering change orders.", "DBLP authors": ["He-Teng Zhang", "Jie-Hong R. Jiang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196017", "OA papers": [{"PaperId": "https://openalex.org/W2809313559", "PaperTitle": "Cost-aware patch generation for multi-target function rectification of engineering change orders", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Heteng Zhang", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Modelling multicore contention on the AURIXTM TC27x.", "DBLP authors": ["Enrique D\u00edaz", "Enrico Mezzetti", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196077", "OA papers": [{"PaperId": "https://openalex.org/W2808812501", "PaperTitle": "Modelling multicore contention on the AURIX <sup> <i>TM</i> </sup> TC27x", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "Barcelona Supercomputing Center": 3.0, "Spanish National Research Council": 1.0}, "Authors": ["Enrique Gallardo Diaz", "Enrico Mezzetti", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla"]}]}, {"DBLP title": "Cache side-channel attacks and time-predictability in high-performance critical real-time systems.", "DBLP authors": ["David Trilla", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196003", "OA papers": [{"PaperId": "https://openalex.org/W2809588166", "PaperTitle": "Cache side-channel attacks and time-predictability in high-performance critical real-time systems", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "Barcelona Supercomputing Center": 2.0, "Spanish National Research Council": 1.0}, "Authors": ["David Trilla", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"]}]}, {"DBLP title": "Cross-layer dependency analysis with timing dependence graphs.", "DBLP authors": ["Mischa M\u00f6stl", "Rolf Ernst"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196018", "OA papers": [{"PaperId": "https://openalex.org/W2809076616", "PaperTitle": "Cross-layer dependency analysis with timing dependence graphs", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0}, "Authors": ["Mischa Mostl", "Rolf Ernst"]}]}, {"DBLP title": "Brook auto: high-level certification-friendly programming for GPU-powered automotive systems.", "DBLP authors": ["Matina Maria Trompouki", "Leonidas Kosmidis"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196002", "OA papers": [{"PaperId": "https://openalex.org/W2797304594", "PaperTitle": "Brook auto", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "Barcelona Supercomputing Center": 1.0}, "Authors": ["Matina Maria Trompouki", "Leonidas Kosmidis"]}]}, {"DBLP title": "Dynamic vehicle software with AUTOCONT.", "DBLP authors": ["Christine Jakobs", "Peter Tr\u00f6ger", "Matthias Werner", "Philipp Mundhenk", "Karsten Schmidt"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196035", "OA papers": [{"PaperId": "https://openalex.org/W2808850280", "PaperTitle": "Dynamic vehicle software with AUTOCONT", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chemnitz University of Technology": 3.0, "Audi Electronics Venture GmbH, Gaimersheim, Germany": 1.0, "AUDI AG, Ingolstadt, Germany;": 1.0}, "Authors": ["Christine Jakobs", "Peter Tr\u00f6ger", "Matthias Werner", "Philipp Mundhenk", "Karsten Schmidt"]}]}, {"DBLP title": "Automated interpretation and reduction of in-vehicle network traces at a large scale.", "DBLP authors": ["Artur Mrowca", "Thomas Pramsohler", "Sebastian Steinhorst", "Uwe Baumgarten"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196000", "OA papers": [{"PaperId": "https://openalex.org/W2809522467", "PaperTitle": "Automated interpretation and reduction of in-vehicle network traces at a large scale", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"BMW (Germany)": 2.0, "Technical University of Munich": 2.0}, "Authors": ["Artur Mrowca", "Thomas Pramsohler", "Sebastian Steinhorst", "Uwe Baumgarten"]}]}, {"DBLP title": "Atomlayer: a universal reRAM-based CNN accelerator with atomic layer computation.", "DBLP authors": ["Ximing Qiao", "Xiong Cao", "Huanrui Yang", "Linghao Song", "Hai Li"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195998", "OA papers": [{"PaperId": "https://openalex.org/W2809171749", "PaperTitle": "Atomlayer", "Year": 2018, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Duke University": 5.0}, "Authors": ["Ximing Qiao", "Xiong Cao", "Huanrui Yang", "Linghao Song", "Hai Li"]}]}, {"DBLP title": "Towards accurate and high-speed spiking neuromorphic systems with data quantization-aware deep networks.", "DBLP authors": ["Fuqiang Liu", "Chenchen Liu"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196131", "OA papers": [{"PaperId": "https://openalex.org/W3102452718", "PaperTitle": "Towards accurate and high-speed spiking neuromorphic systems with data quantization-aware deep networks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Clarkson University": 2.0}, "Authors": ["Fuqiang Liu", "Chenchen Liu"]}]}, {"DBLP title": "CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator.", "DBLP authors": ["Shaahin Angizi", "Zhezhi He", "Adnan Siraj Rakin", "Deliang Fan"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196009", "OA papers": [{"PaperId": "https://openalex.org/W2809295488", "PaperTitle": "CMP-PIM", "Year": 2018, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Central Florida": 4.0}, "Authors": ["Shaahin Angizi", "Zhezhi He", "Adnan Siraj Rakin", "Deliang Fan"]}]}, {"DBLP title": "SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory.", "DBLP authors": ["Peiqi Wang", "Yu Ji", "Chi Hong", "Yongqiang Lyu", "Dongsheng Wang", "Yuan Xie"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196116", "OA papers": [{"PaperId": "https://openalex.org/W2808970127", "PaperTitle": "SNrram", "Year": 2018, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"King Center": 2.0, "Tsinghua University": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Peiqi Wang", "Yu Ji", "Chi Chen Hong", "Yongqiang Lyu", "Dongsheng Wang", "Yuan Xie"]}]}, {"DBLP title": "Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification.", "DBLP authors": ["Yi Cai", "Yujun Lin", "Lixue Xia", "Xiaoming Chen", "Song Han", "Yu Wang", "Huazhong Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196071", "OA papers": [{"PaperId": "https://openalex.org/W2809617027", "PaperTitle": "Long live TIME", "Year": 2018, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Tsinghua University": 5.0, "Chinese Academy of Sciences": 1.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Yi Cai", "Yu-Jun Lin", "Lixue Xia", "Xiao-Ming Chen", "Song Han", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Hierarchical hyperdimensional computing for energy efficient classification.", "DBLP authors": ["Mohsen Imani", "Chenyu Huang", "Deqian Kong", "Tajana Rosing"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196060", "OA papers": [{"PaperId": "https://openalex.org/W2809429070", "PaperTitle": "Hierarchical hyperdimensional computing for energy efficient classification", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Mohsen Imani", "Chenyu Huang", "Deqian Kong", "Tajana Rosing"]}]}, {"DBLP title": "Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment.", "DBLP authors": ["Shiqi Lian", "Yinhe Han", "Xiaoming Chen", "Ying Wang", "Hang Xiao"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196020", "OA papers": [{"PaperId": "https://openalex.org/W2808835125", "PaperTitle": "Dadu-P", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Chinese Academy of Sciences": 2.0, "Chinese Academy of Sciences": 3.0}, "Authors": ["Shiqi Lian", "Yinhe Han", "Xiao-Ming Chen", "Ying Wang", "David Julian McClements"]}]}, {"DBLP title": "Data prediction for response flows in packet processing cache.", "DBLP authors": ["Hayato Yamaki", "Hiroaki Nishi", "Shinobu Miwa", "Hiroki Honda"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196021", "OA papers": [{"PaperId": "https://openalex.org/W2808923146", "PaperTitle": "Data prediction for response flows in packet processing cache", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Electro-Communications": 3.0, "Keio University": 1.0}, "Authors": ["Hayato Yamaki", "Hiroaki Nishi", "Shinobu Miwa", "Hiroki Honda"]}]}, {"DBLP title": "PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform.", "DBLP authors": ["Fabio Montagna", "Abbas Rahimi", "Simone Benatti", "Davide Rossi", "Luca Benini"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196096", "OA papers": [{"PaperId": "https://openalex.org/W2962967667", "PaperTitle": "PULP-HD", "Year": 2018, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Bologna": 3.0, "Berkeley College": 0.5, "University of California, Berkeley": 0.5, "ETH Zurich": 1.0}, "Authors": ["Fabio Montagna", "Abbas Rahimi", "Simone Benatti", "Davide Rossi", "Luca Benini"]}]}, {"DBLP title": "Active forwarding: eliminate IOMMU address translation for accelerator-rich architectures.", "DBLP authors": ["Hsueh-Chun Fu", "Po-Han Wang", "Chia-Lin Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195984", "OA papers": [{"PaperId": "https://openalex.org/W2809355123", "PaperTitle": "Active forwarding", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Hsueh-Chun Fu", "Po-Han Peter Wang", "Chia-Lin Yang"]}]}, {"DBLP title": "SARA: self-aware resource allocation for heterogeneous MPSoCs.", "DBLP authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196110", "OA papers": [{"PaperId": "https://openalex.org/W2795662350", "PaperTitle": "SARA", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"]}]}, {"DBLP title": "PEP: proactive checkpointing for efficient preemption on GPUs.", "DBLP authors": ["Chen Li", "Andrew Zigerelli", "Jun Yang", "Yang Guo"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196091", "OA papers": [{"PaperId": "https://openalex.org/W2809444391", "PaperTitle": "PEP", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National University of Defense Technology": 2.0, "University of Pittsburgh": 2.0}, "Authors": ["Chen Li", "Andrew Zigerelli", "Jun Yang", "Yang Guo"]}]}, {"DBLP title": "FMMU: a hardware-accelerated flash map management unit for scalable performance of flash-based SSDs.", "DBLP authors": ["Yeong-Jae Woo", "Sheayun Lee", "Sang Lyul Min"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196053", "OA papers": [{"PaperId": "https://openalex.org/W2809221427", "PaperTitle": "FMMU", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 2.0, "Kookmin University": 1.0}, "Authors": ["Yeong-Jae Woo", "Sheayun Lee", "Sang Lyul Min"]}]}, {"DBLP title": "Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices.", "DBLP authors": ["Wei-Lin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196076", "OA papers": [{"PaperId": "https://openalex.org/W2808855145", "PaperTitle": "Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 2.0, "Institute of Information Science, Academia Sinica": 2.0, "Tamkang University": 1.0}, "Authors": ["Weilin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"]}]}, {"DBLP title": "Proactive channel adjustment to improve polar code capability for flash storage devices.", "DBLP authors": ["Kun-Cheng Hsu", "Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yu-Ming Huang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196095", "OA papers": [{"PaperId": "https://openalex.org/W2809058408", "PaperTitle": "Proactive channel adjustment to improve polar code capability for flash storage devices", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 5.0}, "Authors": ["Kun-Cheng Hsu", "Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yuming Huang"]}]}, {"DBLP title": "Achieving defect-free multilevel 3D flash memories with one-shot program design.", "DBLP authors": ["Chien-Chung Ho", "Yung-Chun Li", "Yuan-Hao Chang", "Yu-Ming Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195982", "OA papers": [{"PaperId": "https://openalex.org/W2809269005", "PaperTitle": "Achieving defect-free multilevel 3D flash memories with one-shot program design", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Chung Cheng University": 1.0, "Institute of Information Science, Academia Sinica": 2.0}, "Authors": ["Chien-Chung Ho", "Yung-Chun Li", "Yuan-Hao Chang"]}]}, {"DBLP title": "Power-based side-channel instruction-level disassembler.", "DBLP authors": ["Jungmin Park", "Xiaolin Xu", "Yier Jin", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196094", "OA papers": [{"PaperId": "https://openalex.org/W2809072942", "PaperTitle": "Power-based side-channel instruction-level disassembler", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Florida": 5.0}, "Authors": ["Jung-Min Park", "Xiaolin Xu", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "Side-channel security of superscalar CPUs: evaluating the impact of micro-architectural features.", "DBLP authors": ["Alessandro Barenghi", "Gerardo Pelosi"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196112", "OA papers": [{"PaperId": "https://openalex.org/W2808967308", "PaperTitle": "Side-channel security of superscalar CPUs", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Politecnico di Milano": 2.0}, "Authors": ["Alessandro Barenghi", "Gerardo Pelosi"]}]}, {"DBLP title": "Electro-magnetic analysis of GPU-based AES implementation.", "DBLP authors": ["Yiwen Gao", "Hailong Zhang", "Wei Cheng", "Yongbin Zhou", "Yuchen Cao"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196042", "OA papers": [{"PaperId": "https://openalex.org/W2808933319", "PaperTitle": "Electro-magnetic analysis of GPU-based AES implementation", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Institute of Information Engineering": 2.5, "Chinese Academy of Sciences": 2.5}, "Authors": ["Yiwen Gao", "Hailong Zhang", "Wei Cheng", "Yongbin Zhou", "Yuchen Cao"]}]}, {"DBLP title": "GPU obfuscation: attack and defense strategies.", "DBLP authors": ["Abhishek Chakraborty", "Yang Xie", "Ankur Srivastava"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196058", "OA papers": [{"PaperId": "https://openalex.org/W2809656845", "PaperTitle": "GPU obfuscation", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Abhishek Chakraborty", "Yang Xie", "Ankur Srivastava"]}]}, {"DBLP title": "Measurement-based cache representativeness on multipath programs.", "DBLP authors": ["Suzana Milutinovic", "Jaume Abella", "Enrico Mezzetti", "Francisco J. Cazorla"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196075", "OA papers": [{"PaperId": "https://openalex.org/W2809098309", "PaperTitle": "Measurement-based cache representativeness on multipath programs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "Barcelona Supercomputing Center": 2.0, "Spanish National Research Council": 1.0}, "Authors": ["Suzana Milutinovic", "Jaume Abella", "Enrico Mezzetti", "Francisco J. Cazorla"]}]}, {"DBLP title": "Resource-aware partitioned scheduling for heterogeneous multicore real-time systems.", "DBLP authors": ["Jian-Jun Han", "Wen Cai", "Dakai Zhu"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196103", "OA papers": [{"PaperId": "https://openalex.org/W2809487701", "PaperTitle": "Resource-aware partitioned scheduling for heterogeneous multicore real-time systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Huazhong University of Science and Technology": 2.0, "The University of Texas at San Antonio": 1.0}, "Authors": ["Jianjun Han", "Wen Cai", "Dakai Zhu"]}]}, {"DBLP title": "Response-time analysis of DAG tasks supporting heterogeneous computing.", "DBLP authors": ["Maria A. Serrano", "Eduardo Qui\u00f1ones"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196104", "OA papers": [{"PaperId": "https://openalex.org/W2809143075", "PaperTitle": "Response-time analysis of DAG tasks supporting heterogeneous computing", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Barcelona Supercomputing Center": 1.5, "Universitat Polit\u00e8cnica de Catalunya": 0.5}, "Authors": ["Maria A. Serrano", "Eduardo Quinones"]}]}, {"DBLP title": "Duet: an OLED & GPU co-management scheme for dynamic resolution adaptation.", "DBLP authors": ["Han-Yi Lin", "Chia-Chun Hung", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196031", "OA papers": [{"PaperId": "https://openalex.org/W2808978899", "PaperTitle": "Duet", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 3.0, "Research Center for Information Technology Innovation, Academia Sinica": 1.0}, "Authors": ["Han-Yi Lin", "Chia-Chun Hung", "Pi-Cheng Hsiu", "Tei-Wei Kuo"]}]}, {"DBLP title": "RAMP: resource-aware mapping for CGRAs.", "DBLP authors": ["Shail Dave", "Mahesh Balasubramanian", "Aviral Shrivastava"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196101", "OA papers": [{"PaperId": "https://openalex.org/W2808787892", "PaperTitle": "RAMP", "Year": 2018, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Shail Dave", "Mahesh Balasubramanian", "Aviral Shrivastava"]}]}, {"DBLP title": "An architecture-agnostic integer linear programming approach to CGRA mapping.", "DBLP authors": ["S. Alexander Chin", "Jason Helge Anderson"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195986", "OA papers": [{"PaperId": "https://openalex.org/W2809276277", "PaperTitle": "An architecture-agnostic integer linear programming approach to CGRA mapping", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["S. Alexander Chin", "Jason H. Anderson"]}]}, {"DBLP title": "Dnestmap: mapping deeply-nested loops on ultra-low power CGRAs.", "DBLP authors": ["Manupa Karunaratne", "Cheng Tan", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196027", "OA papers": [{"PaperId": "https://openalex.org/W2809192215", "PaperTitle": "Dnestmap", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National University of Singapore": 5.0}, "Authors": ["Manupa Karunaratne", "Cheng Ling Tan", "Aditi Kulkarni", "Tulika Mitra", "Li-Shiuan Peh"]}]}, {"DBLP title": "Locality aware memory assignment and tiling.", "DBLP authors": ["Samuel Rogers", "Hamed Tabkhi"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196070", "OA papers": [{"PaperId": "https://openalex.org/W2809466860", "PaperTitle": "Locality aware memory assignment and tiling", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of North Carolina at Charlotte": 2.0}, "Authors": ["Samuel Rogers", "Hamed Tabkhi"]}]}, {"DBLP title": "GAN-OPC: mask optimization with lithography-guided generative adversarial nets.", "DBLP authors": ["Haoyu Yang", "Shuhe Li", "Yuzhe Ma", "Bei Yu", "Evangeline F. Y. Young"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196056", "OA papers": [{"PaperId": "https://openalex.org/W2809465272", "PaperTitle": "GAN-OPC", "Year": 2018, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"[CSE Department, CUHK]": 5.0}, "Authors": ["Haoyu Yang", "Shuhe Li", "Yuzhe Ma", "Bei Yu", "Evangeline F. Y. Young"]}]}, {"DBLP title": "An efficient Bayesian yield estimation method for high dimensional and high sigma SRAM circuits.", "DBLP authors": ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195987", "OA papers": [{"PaperId": "https://openalex.org/W2809427419", "PaperTitle": "An efficient Bayesian yield estimation method for high dimensional and high sigma SRAM circuits", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.5, "Fudan University": 1.5, "University of North Carolina at Charlotte": 1.0}, "Authors": ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou"]}]}, {"DBLP title": "RAIN: a tool for reliability assessment of interconnect networks - physics to software.", "DBLP authors": ["Ali Abbasinasab", "Malgorzata Marek-Sadowska"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196099", "OA papers": [{"PaperId": "https://openalex.org/W2809611082", "PaperTitle": "RAIN", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Ali Abbasinasab", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "A fast and robust failure analysis of memory circuits using adaptive importance sampling method.", "DBLP authors": ["Xiao Shi", "Fengyuan Liu", "Jun Yang", "Lei He"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195972", "OA papers": [{"PaperId": "https://openalex.org/W2809533575", "PaperTitle": "A fast and robust failure analysis of memory circuits using adaptive importance sampling method", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"UCLA": 2.0, "Southeast University": 2.0}, "Authors": ["Xiaowei Shi", "Fengyuan Liu", "Jun Yang", "Lei He"]}]}, {"DBLP title": "SpWA: an efficient sparse winograd convolutional neural networks accelerator on FPGAs.", "DBLP authors": ["Liqiang Lu", "Yun Liang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196120", "OA papers": [{"PaperId": "https://openalex.org/W2809121165", "PaperTitle": "SpWA", "Year": 2018, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Peking University": 2.0}, "Authors": ["Xi Gao", "Yun Liang"]}]}, {"DBLP title": "Efficient winograd-based convolution kernel implementation on edge devices.", "DBLP authors": ["Athanasios Xygkis", "Lazaros Papadopoulos", "David Moloney", "Dimitrios Soudris", "Sofiane Yous"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196041", "OA papers": [{"PaperId": "https://openalex.org/W2809426916", "PaperTitle": "Efficient winograd-based convolution kernel implementation on edge devices", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Intel (Ireland)": 3.0, "School of ECE, NTUA, Greece": 2.0}, "Authors": ["Athanasios Xygkis", "Dimitrios Soudris", "Lazaros Papadopoulos", "Sofiane Yous", "David Moloney"]}]}, {"DBLP title": "An efficient kernel transformation architecture for binary- and ternary-weight neural network inference.", "DBLP authors": ["Shixuan Zheng", "Yonggang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195988", "OA papers": [{"PaperId": "https://openalex.org/W2809541887", "PaperTitle": "An efficient kernel transformation architecture for binary- and ternary-weight neural network inference", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 2.5, "Institute of Microelectronics": 2.5}, "Authors": ["Shixuan Zheng", "Yonggang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Content addressable memory based binarized neural network accelerator using time-domain signal processing.", "DBLP authors": ["Woong Choi", "Kwanghyo Jeong", "Kyungrak Choi", "Kyeongho Lee", "Jongsun Park"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196014", "OA papers": [{"PaperId": "https://openalex.org/W2809488081", "PaperTitle": "Content addressable memory based binarized neural network accelerator using time-domain signal processing", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea University": 4.0}, "Authors": ["Woong Choi", "Kwanghyo Jeong", "Kyungrak Choi", "Kyeongho Lee"]}]}, {"DBLP title": "A security vulnerability analysis of SoCFPGA architectures.", "DBLP authors": ["Sumanta Chaudhuri"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195979", "OA papers": [{"PaperId": "https://openalex.org/W2809503509", "PaperTitle": "A security vulnerability analysis of SoCFPGA architectures", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Paris-Saclay": 1.0}, "Authors": ["Sumanta Chaudhuri"]}]}, {"DBLP title": "Raise your game for split manufacturing: restoring the true functionality through BEOL.", "DBLP authors": ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196100", "OA papers": [{"PaperId": "https://openalex.org/W4301388829", "PaperTitle": "Raise your game for split manufacturing", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Patnaik, Satwik", "Mohammed Ashraf", "Knechtel, Johann", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Analysis of security of split manufacturing using machine learning.", "DBLP authors": ["Boyu Zhang", "Jonathon Crandall Maga\u00f1a", "Azadeh Davoodi"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195991", "OA papers": [{"PaperId": "https://openalex.org/W2808847325", "PaperTitle": "Analysis of security of split manufacturing using machine learning", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Boyu Zhang", "Jonathon Magana", "Azadeh Davoodi"]}]}, {"DBLP title": "Inducing local timing fault through EM injection.", "DBLP authors": ["Marjan Ghodrati", "Bilgiday Yuce", "Surabhi Gujar", "Chinmay Deshpande", "Leyla Nazhandali", "Patrick Schaumont"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196064", "OA papers": [{"PaperId": "https://openalex.org/W2809148799", "PaperTitle": "Inducing local timing fault through EM injection", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Virginia Tech": 6.0}, "Authors": ["Marjan Ghodrati", "Bilgiday Yuce", "Surabhi Satyajit Gujar", "Chinmay Deshpande", "Leyla Nazhandali", "Patrick Schaumont"]}]}, {"DBLP title": "IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system.", "DBLP authors": ["Zhicheng Fu", "Zhao Wang", "Chunhui Guo", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196062", "OA papers": [{"PaperId": "https://openalex.org/W2809137026", "PaperTitle": "<i>IAfinder</i>", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Illinois Institute of Technology": 5.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Zhicheng Fu", "Xiaolong Yang", "Chunhui Guo", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"]}]}, {"DBLP title": "An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems.", "DBLP authors": ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward R. Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196130", "OA papers": [{"PaperId": "https://openalex.org/W2808883442", "PaperTitle": "An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Arizona State University": 4.0, "National Institute of Standards and Technology": 3.0, "National Instruments (Ireland)": 1.0, "Xilinx (United States)": 1.0, "Marc Weiss Consulting": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Wiess", "John R. Eidson", "Dhananjay Anand"]}]}, {"DBLP title": "Runtime adjustment of IoT system-on-chips for minimum energy operation.", "DBLP authors": ["Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196108", "OA papers": [{"PaperId": "https://openalex.org/W2809319460", "PaperTitle": "Runtime adjustment of IoT system-on-chips for minimum energy operation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Mohammad Saber Golanbari", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Edge-cloud collaborative processing for intelligent internet of things: a case study on smart surveillance.", "DBLP authors": ["Burhan Ahmad Mudassar", "Jong Hwan Ko", "Saibal Mukhopadhyay"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196036", "OA papers": [{"PaperId": "https://openalex.org/W2808954838", "PaperTitle": "Edge-cloud collaborative processing for intelligent internet of things", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Burhan Ahmad Mudassar", "Jong Min Ko", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Bandwidth-efficient deep learning.", "DBLP authors": ["Song Han", "William J. Dally"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3199847", "OA papers": [{"PaperId": "https://openalex.org/W2809533219", "PaperTitle": "Bandwidth-efficient deep learning", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Massachusetts Institute of Technology": 1.0, "Stanford University": 1.0}, "Authors": ["Song Han", "William J. Dally"]}]}, {"DBLP title": "Co-design of deep neural nets and neural net accelerators for embedded vision applications.", "DBLP authors": ["Kiseok Kwon", "Alon Amid", "Amir Gholami", "Bichen Wu", "Krste Asanovic", "Kurt Keutzer"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3199849", "OA papers": [{"PaperId": "https://openalex.org/W2798332427", "PaperTitle": "Co-design of deep neural nets and neural net accelerators for embedded vision applications", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Samsung (South Korea)": 1.0, "University of California, Berkeley": 5.0}, "Authors": ["Ki-seok Kwon", "Alon Amid", "Amir Gholami", "Bichen Wu", "Krste Asanovic", "Kurt Keutzer"]}]}, {"DBLP title": "Generalized augmented lagrangian and its applications to VLSI global placement.", "DBLP authors": ["Ziran Zhu", "Jianli Chen", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196057", "OA papers": [{"PaperId": "https://openalex.org/W2809031621", "PaperTitle": "Generalized augmented lagrangian and its applications to VLSI global placement", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Fuzhou University": 4.0, "National Taiwan University": 1.0}, "Authors": ["Ziran Zhu", "Jianli Chen", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"]}]}, {"DBLP title": "Routability-driven and fence-aware legalization for mixed-cell-height circuits.", "DBLP authors": ["Haocheng Li", "Wing-Kai Chow", "Gengjie Chen", "Evangeline F. Y. Young", "Bei Yu"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196107", "OA papers": [{"PaperId": "https://openalex.org/W2809218910", "PaperTitle": "Routability-driven and fence-aware legalization for mixed-cell-height circuits", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"[CSE Department, CUHK]": 4.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Haocheng Li", "Wing-Kai Chow", "Gengjie Chen", "Evangeline F. Y. Young", "Bei Yu"]}]}, {"DBLP title": "PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip.", "DBLP authors": ["Yu-Kai Chuang", "Kuan-Jung Chen", "Kun-Lin Lin", "Shao-Yun Fang", "Bing Li", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196093", "OA papers": [{"PaperId": "https://openalex.org/W2809469726", "PaperTitle": "PlanarONoC", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Taiwan University of Science and Technology": 4.0, "Technical University of Munich": 2.0}, "Authors": ["Yu-Kai Chuang", "Kuan-Jung Chen", "Kun-Lin Lin", "Shao-Yun Fang", "Bing Li", "Ulf Schlichtmann"]}]}, {"DBLP title": "Similarity-aware spectral sparsification by edge filtering.", "DBLP authors": ["Zhuo Feng"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196114", "OA papers": [{"PaperId": "https://openalex.org/W2964184746", "PaperTitle": "Similarity-aware spectral sparsification by edge filtering", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Michigan Technological University": 1.0}, "Authors": ["Zhuo Feng"]}]}, {"DBLP title": "S2FA: an accelerator automation framework for heterogeneous computing in datacenters.", "DBLP authors": ["Cody Hao Yu", "Peng Wei", "Max Grossman", "Peng Zhang", "Vivek Sarkar", "Jason Cong"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196109", "OA papers": [{"PaperId": "https://openalex.org/W2808879374", "PaperTitle": "S2FA", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California and Falcon Computing Solutions, Inc.#TAB#": 1.0, "University of California, Los Angeles": 2.0, "Rice University": 1.0, "Falcon Computing Solutions, Inc.": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Cody Hao Yu", "Peng Wei", "Max Grossman", "Peng Zhang", "Vivek Sarker", "Jason Cong"]}]}, {"DBLP title": "Automated accelerator generation and optimization with composable, parallel and pipeline architecture.", "DBLP authors": ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peng Zhang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195999", "OA papers": [{"PaperId": "https://openalex.org/W2809170821", "PaperTitle": "Automated accelerator generation and optimization with composable, parallel and pipeline architecture", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Los Angeles": 2.0, "University of California and Falcon Computing Solutions, Inc.#TAB#": 1.0, "Falcon Computing Solutions, Inc.": 1.0}, "Authors": ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peng Zhang"]}]}, {"DBLP title": "TAO: techniques for algorithm-level obfuscation during high-level synthesis.", "DBLP authors": ["Christian Pilato", "Francesco Regazzoni", "Ramesh Karri", "Siddharth Garg"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196126", "OA papers": [{"PaperId": "https://openalex.org/W2809060450", "PaperTitle": "TAO", "Year": 2018, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 2.0, "New York University": 2.0}, "Authors": ["Christian Pilato", "Francesco Regazzoni", "Ramesh Karri", "Siddharth Garg"]}]}, {"DBLP title": "Extracting data parallelism in non-stencil kernel computing by optimally coloring folded memory conflict graph.", "DBLP authors": ["Juan Escobedo", "Mingjie Lin"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196088", "OA papers": [{"PaperId": "https://openalex.org/W2809266395", "PaperTitle": "Extracting data parallelism in non-stencil kernel computing by optimally coloring folded memory conflict graph", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Central Florida": 2.0}, "Authors": ["Juan P. Escobedo", "Mingjie Lin"]}]}, {"DBLP title": "SMApproxlib: library of FPGA-based approximate multipliers.", "DBLP authors": ["Salim Ullah", "Sanjeev Sripadraj Murthy", "Akash Kumar"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196115", "OA papers": [{"PaperId": "https://openalex.org/W2808908725", "PaperTitle": "<i>SMApproxlib</i>", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"TU Dresden": 3.0}, "Authors": ["Salim Ullah", "Sanjeev Sripadraj Murthy", "Akash Kumar"]}]}, {"DBLP title": "Sign-magnitude SC: getting 10X accuracy for free in stochastic computing for deep neural networks.", "DBLP authors": ["Aidyn Zhakatayev", "Sugil Lee", "Hyeon Uk Sim", "Jongeun Lee"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196113", "OA papers": [{"PaperId": "https://openalex.org/W2809643188", "PaperTitle": "Sign-magnitude SC", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Ulsan National Institute of Science and Technology": 4.0}, "Authors": ["Aidyn Zhakatayev", "Su-Gil Lee", "Hyeonuk Sim", "Jongeun Lee"]}]}, {"DBLP title": "Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators.", "DBLP authors": ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Akash Kumar"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195996", "OA papers": [{"PaperId": "https://openalex.org/W2808980609", "PaperTitle": "Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"TU Dresden": 2.0, "TU Wien": 5.0}, "Authors": ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Ghulam Abbas", "Muhammad Shafique", "Akash Kumar"]}]}, {"DBLP title": "Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications.", "DBLP authors": ["Marcelo Brandalero", "Luigi Carro", "Antonio Carlos Schneider Beck", "Muhammad Shafique"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195993", "OA papers": [{"PaperId": "https://openalex.org/W2808834131", "PaperTitle": "Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "TU Wien": 1.0}, "Authors": ["Marcelo Brandalero", "Antonio Carlos Schneider Beck", "Luigi Carro", "Muhammad Shafique"]}]}, {"DBLP title": "LEMAX: learning-based energy consumption minimization in approximate computing with quality guarantee.", "DBLP authors": ["Vahideh Akhlaghi", "Sicun Gao", "Rajesh K. Gupta"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196069", "OA papers": [{"PaperId": "https://openalex.org/W2809632054", "PaperTitle": "LEMAX", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Vahideh Akhlaghi", "Sicun Gao", "Rajesh Gupta"]}]}, {"DBLP title": "PIMA-logic: a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation.", "DBLP authors": ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196092", "OA papers": [{"PaperId": "https://openalex.org/W2809524490", "PaperTitle": "PIMA-logic", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Central Florida": 3.0}, "Authors": ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"]}]}, {"DBLP title": "Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration.", "DBLP authors": ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Nestor Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196011", "OA papers": [{"PaperId": "https://openalex.org/W2808740673", "PaperTitle": "Columba S", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Technical University of Munich": 3.5, "Santa Clara University": 3.0, "National Tsing Hua University": 0.5}, "Authors": ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Antunes Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "Design-for-testability for continuous-flow microfluidic biochips.", "DBLP authors": ["Chunfeng Liu", "Bing Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196025", "OA papers": [{"PaperId": "https://openalex.org/W2808948537", "PaperTitle": "Design-for-testability for continuous-flow microfluidic biochips", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Munich": 4.5, "National Tsing Hua University": 0.5}, "Authors": ["Chun-Feng Liu", "Bing Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Ulf Schlichtmann"]}]}, {"DBLP title": "Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor.", "DBLP authors": ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Sandeep Kumar Samal", "Peng Li", "Sung Kyu Lim"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196024", "OA papers": [{"PaperId": "https://openalex.org/W2808720247", "PaperTitle": "Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 2.0, "Texas A&M University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Bon Jeong Ku", "Yu Liu", "Yingyezhe Jin", "Sandeep Kumar Samal", "Peng Li", "Sung Kyu Lim"]}]}, {"DBLP title": "Enabling a new era of brain-inspired computing: energy-efficient spiking neural network with ring topology.", "DBLP authors": ["Kangjun Bai", "Jialing Li", "Kian Hamedani", "Yang Yi"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196044", "OA papers": [{"PaperId": "https://openalex.org/W2808865258", "PaperTitle": "Enabling a new era of brain-inspired computing", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Virginia Tech Services": 4.0}, "Authors": ["Kangjun Bai", "Jialing Li", "Kian Hamedani", "Yang Yi"]}]}, {"DBLP title": "A neuromorphic design using chaotic mott memristor with relaxation oscillation.", "DBLP authors": ["Bonan Yan", "Xiong Cao", "Hai (Helen) Li"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195977", "OA papers": [{"PaperId": "https://openalex.org/W2808943711", "PaperTitle": "A neuromorphic design using chaotic mott memristor with relaxation oscillation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 3.0}, "Authors": ["Bonan Yan", "Xiong Cao", "Hai Li"]}]}, {"DBLP title": "DrAcc: a DRAM based accelerator for accurate CNN inference.", "DBLP authors": ["Quan Deng", "Lei Jiang", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196029", "OA papers": [{"PaperId": "https://openalex.org/W2809205380", "PaperTitle": "DrAcc", "Year": 2018, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"National University of Defense Technology": 2.0, "Indiana University Bloomington": 1.0, "University of Pittsburgh": 2.0}, "Authors": ["Quan Deng", "Lei Jiang", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"]}]}, {"DBLP title": "On-chip deep neural network storage with multi-level eNVM.", "DBLP authors": ["Marco Donato", "Brandon Reagen", "Lillian Pentecost", "Udit Gupta", "David Brooks", "Gu-Yeon Wei"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196083", "OA papers": [{"PaperId": "https://openalex.org/W2809555641", "PaperTitle": "On-chip deep neural network storage with multi-level eNVM", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Harvard University Press": 6.0}, "Authors": ["Marco Donato", "Brandon Reagen", "Lillian Pentecost", "Udit Gupta", "David J. Brooks", "Gu-Yeon Wei"]}]}, {"DBLP title": "Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems.", "DBLP authors": ["Lavanya Subramanian", "Kaushik Vaidyanathan", "Anant Nori", "Sreenivas Subramoney", "Tanay Karnik", "Hong Wang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196008", "OA papers": [{"PaperId": "https://openalex.org/W2808751340", "PaperTitle": "Closed yet open DRAM", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Lavanya Subramanian", "Kaushik Vaidyanathan", "Anant V. Nori", "Sreenivas Subramoney", "Tanay Karnik", "Hong Wang"]}]}, {"DBLP title": "VRL-DRAM: improving DRAM performance via variable refresh latency.", "DBLP authors": ["Anup Das", "Hasan Hassan", "Onur Mutlu"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196136", "OA papers": [{"PaperId": "https://openalex.org/W2809491099", "PaperTitle": "VRL-DRAM", "Year": 2018, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Drexel University": 1.0, "ETH Zurich": 2.0}, "Authors": ["Anup Das", "Hasan Hassan", "Onur Mutlu"]}]}, {"DBLP title": "Enabling union page cache to boost file access performance of NVRAM-based storage device.", "DBLP authors": ["Shuo-Han Chen", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196045", "OA papers": [{"PaperId": "https://openalex.org/W2809197319", "PaperTitle": "Enabling union page cache to boost file access performance of NVRAM-based storage device", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 2.0, "Institute of Information Science, Academia Sinica": 2.0, "Tamkang University": 1.0}, "Authors": ["Shuo-Han Chen", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"]}]}, {"DBLP title": "FLOSS: FLOw sensitive scheduling on mobile platforms.", "DBLP authors": ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196052", "OA papers": [{"PaperId": "https://openalex.org/W2809657456", "PaperTitle": "FLOSS", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pennsylvania State University": 7.0}, "Authors": ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut Kandemir", "Chita R. Das"]}]}, {"DBLP title": "Context-aware dataflow adaptation technique for low-power multi-core embedded systems.", "DBLP authors": ["Hyeonseok Jung", "Hoeseok Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196015", "OA papers": [{"PaperId": "https://openalex.org/W2808785632", "PaperTitle": "Context-aware dataflow adaptation technique for low-power multi-core embedded systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ajou University": 2.0}, "Authors": ["Hyeonseok Jung", "Hoeseok Yang"]}]}, {"DBLP title": "Architecture decomposition in system synthesis of heterogeneous many-core systems.", "DBLP authors": ["Valentina Richthammer", "Tobias Schwarzer", "Stefan Wildermann", "J\u00fcrgen Teich", "Michael Gla\u00df"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3195995", "OA papers": [{"PaperId": "https://openalex.org/W2808828039", "PaperTitle": "Architecture decomposition in system synthesis of heterogeneous many-core systems", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Ulm": 2.0, "University of Erlangen-Nuremberg": 3.0}, "Authors": ["Valentina Richthammer", "Tobias Schwarzer", "Stefan Wildermann", "J\u00fcrgen Teich", "Michael Gla\u00df"]}]}, {"DBLP title": "NNsim: fast performance estimation based on sampled simulation of GPGPU kernels for neural networks.", "DBLP authors": ["Jintaek Kang", "Kwanghyun Chung", "Youngmin Yi", "Soonhoi Ha"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196079", "OA papers": [{"PaperId": "https://openalex.org/W2808807359", "PaperTitle": "NNsim", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 3.0, "University of Seoul": 1.0}, "Authors": ["Jin-Taek Kang", "Kwang-Hyun Chung", "Youngmin Yi", "Soonhoi Ha"]}]}, {"DBLP title": "STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm.", "DBLP authors": ["Ujjwal Gupta", "Manoj Babu", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "\u00dcmit Y. Ogras"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196122", "OA papers": [{"PaperId": "https://openalex.org/W2809022629", "PaperTitle": "STAFF", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Arizona State University": 3.0, "INTEL Corporation#TAB#": 3.0}, "Authors": ["Ujjwal Gupta", "Manoj Babu", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Umit Y. Ogras"]}]}, {"DBLP title": "Extensive evaluation of programming models and ISAs impact on multicore soft error reliability.", "DBLP authors": ["Felipe da Rosa", "Vitor V. Bandeira", "Ricardo Reis", "Luciano Ost"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196050", "OA papers": [{"PaperId": "https://openalex.org/W2809063784", "PaperTitle": "Extensive evaluation of programming models and ISAs impact on multicore soft error reliability", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "Loughborough University": 1.0}, "Authors": ["Felipe Quartieri da Rosa", "Vitor Bandeira", "Ricardo Reis", "Luciano Ost"]}]}, {"DBLP title": "Optimized selection of wireless network topologies and components via efficient pruning of feasible paths.", "DBLP authors": ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "year": 2018, "doi": "https://doi.org/10.1145/3195970.3196086", "OA papers": [{"PaperId": "https://openalex.org/W2809514353", "PaperTitle": "Optimized selection of wireless network topologies and components via efficient pruning of feasible paths", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Trento": 2.0, "University of Southern California": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto Sangiovanni-Vincentelli"]}]}]