$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # a [3:0] $end
  $var wire 4 $ b [3:0] $end
  $var wire 4 % c [3:0] $end
  $var wire 1 & bgt $end
  $var wire 1 ' seq_bgt $end
  $scope module bigger $end
   $var wire 4 ( a [3:0] $end
   $var wire 4 ) b [3:0] $end
   $var wire 4 * c [3:0] $end
   $var wire 1 + bgt $end
   $var wire 1 , seq_bgt $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0011 #
b0010 $
b0001 %
1&
1'
b0011 (
b0010 )
b0001 *
1+
1,
#10
b0100 #
b0100 $
b0100 %
0&
0'
b0100 (
b0100 )
b0100 *
0+
0,
#20
b0101 #
b0011 $
b0001 %
1&
1'
b0101 (
b0011 )
b0001 *
1+
1,
#30
b0001 #
b0101 $
b0011 %
0&
0'
b0001 (
b0101 )
b0011 *
0+
0,
#40
b1111 #
b1110 $
b1101 %
1&
1'
b1111 (
b1110 )
b1101 *
1+
1,
#50
b1000 #
b0111 $
b0110 %
b1000 (
b0111 )
b0110 *
#60
b0111 #
b1000 $
0&
0'
b0111 (
b1000 )
0+
0,
#70
b0110 #
b0110 $
b0101 %
b0110 (
b0110 )
b0101 *
#80
b0000 #
b0000 $
b0000 %
b0000 (
b0000 )
b0000 *
#90
b0010 #
b0010 $
b0001 %
b0010 (
b0010 )
b0001 *
#100
b0001 $
1&
b0001 )
1+
#110
b1010 #
b0101 $
b0010 %
1'
b1010 (
b0101 )
b0010 *
1,
#120
b0110 %
0'
b0110 *
0,
#130
b1100 #
b1101 $
b1011 %
0&
b1100 (
b1101 )
b1011 *
0+
#140
b1001 #
b1000 $
b1001 %
1&
b1001 (
b1000 )
b1001 *
1+
#150
b0101 #
b0101 $
b0100 %
0&
b0101 (
b0101 )
b0100 *
0+
#160
b0001 #
b0010 $
b0011 %
b0001 (
b0010 )
b0011 *
#170
b1110 #
b1101 $
b1100 %
1&
1'
b1110 (
b1101 )
b1100 *
1+
1,
#180
b0000 #
b0001 $
b0010 %
0&
0'
b0000 (
b0001 )
b0010 *
0+
0,
#190
b0111 #
b0110 $
b0101 %
1&
1'
b0111 (
b0110 )
b0101 *
1+
1,
#210
#220
#230
#240
