============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sun Jul  7 20:37:12 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/syn_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/syn_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../f_measure_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../top_module.v(82)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../get_fre.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "elaborate -top top_module"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : port 'data_fx' remains unconnected for this instance in ../../top_module.v(70)
HDL-1007 : port 'cnt_sys' remains unconnected for this instance in ../../top_module.v(80)
HDL-1007 : port 'cnt_ext' remains unconnected for this instance in ../../top_module.v(80)
HDL-1007 : port 'rd_out_vld' remains unconnected for this instance in ../../top_module.v(195)
HDL-1007 : port 'full_pos_edge' remains unconnected for this instance in ../../top_module.v(195)
HDL-1007 : port 'empty_pos_edge' remains unconnected for this instance in ../../top_module.v(195)
HDL-1007 : elaborate module top_module in ../../top_module.v(23)
HDL-1007 : elaborate module clk_wizz_0 in ../../al_ip/clk_wizz_0.v(25)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=24,CLKC0_DIV=6,CLKC1_DIV=24,CLKC2_DIV=120,CLKC3_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=23,CLKC2_CPHASE=119,CLKC3_CPHASE=39,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/work/anlogic/arch/eagle_macro.v(930)
HDL-1007 : elaborate module f_measure_module in ../../f_measure_module.v(23)
HDL-1007 : elaborate module get_fre in ../../get_fre.v(1)
HDL-1007 : elaborate module f_div10_module in ../../f_div10_module.v(23)
HDL-1007 : elaborate module ad_delay_module in ../../ad_delay_module.v(23)
HDL-1007 : elaborate module clk_wiz_1 in ../../al_ip/clk_wiz_1.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=16,CLKC2_DIV=2,CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/work/anlogic/arch/eagle_macro.v(930)
HDL-1007 : elaborate module transfer_module in ../../transfer_module.v(23)
HDL-1007 : elaborate module ADC_get_module in ../../ADC_get_module.v(23)
HDL-1007 : elaborate module detect_module in ../../detect_module.v(23)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../fifo_module.v(50)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../fifo_module.v(50)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../fifo_module.v(50)
HDL-1007 : elaborate module fifo_module in ../../fifo_module.v(23)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../al_ip/FIFO.v(261)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../al_ip/FIFO.v(261)
HDL-1007 : elaborate module FIFO in ../../al_ip/FIFO.v(26)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_FIFO(ADDR_WIDTH=10) in ../../al_ip/FIFO.v(290)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_FIFO(ADDR_WIDTH=13) in ../../al_ip/FIFO.v(290)
HDL-1007 : elaborate module ram_infer_FIFO(DATAWIDTH_A=8,ADDRWIDTH_A=13,DATAWIDTH_B=64,ADDRWIDTH_B=10) in ../../al_ip/FIFO.v(378)
HDL-1007 : extracting RAM for identifier 'memory' in ../../al_ip/FIFO.v(443)
HDL-5007 WARNING: input port 'dib[63]' is not connected on this instance in ../../al_ip/FIFO.v(266)
HDL-1007 : elaborate module mux2_module in ../../mux2_module.v(23)
HDL-1007 : elaborate module SPI_slave_module in ../../SPI_slave_module.v(23)
HDL-1007 : elaborate module DA_top_module in ../../DA_top_module.v(23)
HDL-1007 : elaborate module clk_wiz_2 in ../../al_ip/clk_wiz_2.v(22)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=20,CLKC0_DIV=20,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/work/anlogic/arch/eagle_macro.v(930)
HDL-1007 : elaborate module DA_module in ../../DA_module.v(23)
HDL-1007 : elaborate module blk_mem_gen_0 in ../../al_ip/blk_mem_gen_0.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=256,DATA_DEPTH_B=256,MODE="SP",INIT_FILE="E:/work/anlogic/projects/fangbo_256.mif") in E:/work/anlogic/arch/eagle_macro.v(1032)
HDL-5007 WARNING: net 'rst_n' does not have a driver in ../../top_module.v(82)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is top_module
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top top_module" in  1.611356s wall, 1.515625s user + 0.062500s system = 1.578125s CPU (97.9%)

RUN-1004 : used memory is 203 MB, reserved memory is 176 MB, peak memory is 383 MB
RUN-1002 : start command "export_db fpga_elaborate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_adc ../../XUEZHANG.adc"
RUN-1002 : start command "set_pin_assignment  ad0_clk   LOCATION = H16; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  ad0_data[0]   LOCATION = B14; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[1]   LOCATION = B16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[2]   LOCATION = C16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[3]   LOCATION = E15; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[4]   LOCATION = E11; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[5]   LOCATION = D11; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[6]   LOCATION = F15; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[7]   LOCATION = G16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad1_clk   LOCATION = A13; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  cs_n_i   LOCATION = J16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  da_clk   LOCATION = H15; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[0]   LOCATION = A14; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[1]   LOCATION = B15; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[2]   LOCATION = C15; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[3]   LOCATION = D16; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[4]   LOCATION = C9; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[5]   LOCATION = C10; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[6]   LOCATION = E16; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[7]   LOCATION = F16; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  fifo_rst_n   LOCATION = B12; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  fx_clk   LOCATION = A11; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  miso_o   LOCATION = K15; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  mosi_i   LOCATION = M16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  sclk_i   LOCATION = N16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  sel   LOCATION = P15; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R15; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  sys_clk   LOCATION = T8; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  sys_rst_n   LOCATION = A12; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top_module"
SYN-1012 : SanityCheck: Model "ad_delay_module"
SYN-1012 : SanityCheck: Model "clk_wiz_1"
SYN-1012 : SanityCheck: Model "ADC_get_module"
SYN-1012 : SanityCheck: Model "detect_module"
SYN-1012 : SanityCheck: Model "DA_top_module"
SYN-1012 : SanityCheck: Model "clk_wiz_2"
SYN-1012 : SanityCheck: Model "DA_module"
SYN-1012 : SanityCheck: Model "blk_mem_gen_0"
SYN-1012 : SanityCheck: Model "f_div10_module"
SYN-1012 : SanityCheck: Model "f_measure_module"
SYN-1012 : SanityCheck: Model "fifo_module"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "ram_infer_FIFO(DATAWIDTH_A=8,ADDRWIDTH_A=13,DATAWIDTH_B=64,ADDRWIDTH_B=10)"
SYN-1012 : SanityCheck: Model "fifo_cross_domain_addr_process_al_FIFO(ADDR_WIDTH=10)"
SYN-1012 : SanityCheck: Model "fifo_cross_domain_addr_process_al_FIFO(ADDR_WIDTH=13)"
SYN-1012 : SanityCheck: Model "get_fre"
SYN-1012 : SanityCheck: Model "mux2_module"
SYN-1012 : SanityCheck: Model "clk_wizz_0"
SYN-1012 : SanityCheck: Model "SPI_slave_module"
SYN-1012 : SanityCheck: Model "transfer_module"
SYN-1043 : Mark clk_wizz_0 as IO macro for instance pll_inst
SYN-1043 : Mark clk_wiz_2 as IO macro for instance pll_inst
SYN-1043 : Mark DA_top_module as IO macro for instance instance_name_da
SYN-1043 : Mark clk_wiz_1 as IO macro for instance pll_inst
SYN-1043 : Mark ad_delay_module as IO macro for instance instance_name_my
SYN-1011 : Flatten model top_module
SYN-1032 : 23236/19804 useful/useless nets, 13063/8726 useful/useless insts
SYN-1001 : Optimize 128 less-than instances
SYN-1016 : Merged 4078 instances.
SYN-1032 : 7732/11376 useful/useless nets, 3269/5794 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-5011 WARNING: Undriven pin: model "top_module" / inst "fifo/fifo_generator_0_u/wr_to_rd_cross_inst/reg1_syn_2" in ../../al_ip/FIFO.v(347) / pin "d"
SYN-5013 WARNING: Undriven net: model "top_module" / net "fre/rst" in ../../get_fre.v(11)
SYN-5014 WARNING: the net's pin: pin "I" in ../../get_fre.v(26)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1032 : 7722/0 useful/useless nets, 4935/78 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1017 : Remove 996 const input seq instances
SYN-1002 :     fre/first_in_reg
SYN-1002 :     fre/real_door_reg
SYN-1002 :     fre/ref_door_reg
SYN-1002 :     fre/reg0_syn_2
SYN-1002 :     fre/reg0_syn_3
SYN-1002 :     fre/reg0_syn_4
SYN-1002 :     fre/reg0_syn_5
SYN-1002 :     fre/reg0_syn_6
SYN-1002 :     fre/reg0_syn_7
SYN-1002 :     fre/reg0_syn_8
SYN-1002 :     fre/reg0_syn_9
SYN-1002 :     fre/reg0_syn_10
SYN-1002 :     fre/reg0_syn_11
SYN-1002 :     fre/reg0_syn_12
SYN-1002 :     fre/reg0_syn_13
SYN-1002 :     fre/reg0_syn_14
SYN-1002 :     fre/reg0_syn_15
SYN-1002 :     fre/reg0_syn_16
SYN-1002 :     fre/reg0_syn_17
SYN-1002 :     fre/reg0_syn_18
SYN-1002 :     fre/reg0_syn_19
SYN-1002 :     fre/reg0_syn_20
SYN-1002 :     fre/reg0_syn_21
SYN-1002 :     fre/reg0_syn_22
SYN-1002 :     fre/reg0_syn_23
SYN-1002 :     fre/reg0_syn_24
SYN-1002 :     fre/reg0_syn_25
SYN-1002 :     fre/reg0_syn_26
SYN-1002 :     fre/reg0_syn_27
SYN-1002 :     fre/reg0_syn_28
SYN-1002 :     fre/reg0_syn_29
SYN-1002 :     fre/reg0_syn_30
SYN-1002 :     fre/reg0_syn_31
SYN-1002 :     fre/reg0_syn_32
SYN-1002 :     fre/reg0_syn_33
SYN-1002 :     fre/reg0_syn_34
SYN-1002 :     fre/reg0_syn_35
SYN-1002 :     fre/reg0_syn_36
SYN-1002 :     fre/reg0_syn_37
SYN-1002 :     fre/reg0_syn_38
SYN-1002 :     fre/reg0_syn_39
SYN-1002 :     fre/reg0_syn_40
SYN-1002 :     fre/reg0_syn_41
SYN-1002 :     fre/reg0_syn_42
SYN-1002 :     fre/reg0_syn_43
SYN-1002 :     fre/reg0_syn_44
SYN-1002 :     fre/reg0_syn_45
SYN-1002 :     fre/reg0_syn_46
SYN-1002 :     fre/reg0_syn_47
SYN-1002 :     fre/reg0_syn_48
SYN-1002 :     fre/reg0_syn_49
SYN-1002 :     fre/reg0_syn_50
SYN-1002 :     fre/reg0_syn_51
SYN-1002 :     fre/reg0_syn_52
SYN-1002 :     fre/reg0_syn_53
SYN-1002 :     fre/reg0_syn_54
SYN-1002 :     fre/reg0_syn_55
SYN-1002 :     fre/reg0_syn_56
SYN-1002 :     fre/reg0_syn_57
SYN-1002 :     fre/reg0_syn_58
SYN-1002 :     fre/reg0_syn_59
SYN-1002 :     fre/reg0_syn_60
SYN-1002 :     fre/reg0_syn_61
SYN-1002 :     fre/reg0_syn_62
SYN-1002 :     fre/reg0_syn_63
SYN-1002 :     fre/reg0_syn_64
SYN-1002 :     fre/reg0_syn_65
SYN-1002 :     fre/reg1_syn_2
SYN-1002 :     fre/reg1_syn_3
SYN-1002 :     fre/reg1_syn_4
SYN-1002 :     fre/reg1_syn_5
SYN-1002 :     fre/reg1_syn_6
SYN-1002 :     fre/reg1_syn_7
SYN-1002 :     fre/reg1_syn_8
SYN-1002 :     fre/reg1_syn_9
SYN-1002 :     fre/reg1_syn_10
SYN-1002 :     fre/reg1_syn_11
SYN-1002 :     fre/reg1_syn_12
SYN-1002 :     fre/reg1_syn_13
SYN-1002 :     fre/reg1_syn_14
SYN-1002 :     fre/reg1_syn_15
SYN-1002 :     fre/reg1_syn_16
SYN-1002 :     fre/reg1_syn_17
SYN-1002 :     fre/reg1_syn_18
SYN-1002 :     fre/reg1_syn_19
SYN-1002 :     fre/reg1_syn_20
SYN-1002 :     fre/reg1_syn_21
SYN-1002 :     fre/reg1_syn_22
SYN-1002 :     fre/reg1_syn_23
SYN-1002 :     fre/reg1_syn_24
SYN-1002 :     fre/reg1_syn_25
SYN-1002 :     fre/reg1_syn_26
SYN-1002 :     fre/reg1_syn_27
SYN-1002 :     fre/reg1_syn_28
SYN-1002 :     fre/reg1_syn_29
SYN-1002 :     fre/reg1_syn_30
SYN-1002 :     fre/reg1_syn_31
SYN-1002 :     fre/reg1_syn_32
SYN-1002 :     fre/reg1_syn_33
SYN-1002 :     fre/reg1_syn_34
SYN-1002 :     fre/reg1_syn_35
SYN-1002 :     fre/reg1_syn_36
SYN-1002 :     fre/reg1_syn_37
SYN-1002 :     fre/reg1_syn_38
SYN-1002 :     fre/reg1_syn_39
SYN-1002 :     fre/reg1_syn_40
SYN-1002 :     fre/reg1_syn_41
SYN-1002 :     fre/reg1_syn_42
SYN-1002 :     fre/reg1_syn_43
SYN-1002 :     fre/reg1_syn_44
SYN-1002 :     fre/reg1_syn_45
SYN-1002 :     fre/reg1_syn_46
SYN-1002 :     fre/reg1_syn_47
SYN-1002 :     fre/reg1_syn_48
SYN-1002 :     fre/reg1_syn_49
SYN-1002 :     fre/reg1_syn_50
SYN-1002 :     fre/reg1_syn_51
SYN-1002 :     fre/reg1_syn_52
SYN-1002 :     fre/reg1_syn_53
SYN-1002 :     fre/reg1_syn_54
SYN-1002 :     fre/reg1_syn_55
SYN-1002 :     fre/reg1_syn_56
SYN-1002 :     fre/reg1_syn_57
SYN-1002 :     fre/reg1_syn_58
SYN-1002 :     fre/reg1_syn_59
SYN-1002 :     fre/reg1_syn_60
SYN-1002 :     fre/reg1_syn_61
SYN-1002 :     fre/reg1_syn_62
SYN-1002 :     fre/reg1_syn_63
SYN-1002 :     fre/reg1_syn_64
SYN-1002 :     fre/reg1_syn_65
SYN-1002 :     fre/reg10_syn_2
SYN-1002 :     fre/reg10_syn_3
SYN-1002 :     fre/reg10_syn_4
SYN-1002 :     fre/reg10_syn_5
SYN-1002 :     fre/reg10_syn_6
SYN-1002 :     fre/reg10_syn_7
SYN-1002 :     fre/reg10_syn_8
SYN-1002 :     fre/reg10_syn_9
SYN-1002 :     fre/reg10_syn_10
SYN-1002 :     fre/reg10_syn_11
SYN-1002 :     fre/reg10_syn_12
SYN-1002 :     fre/reg10_syn_13
SYN-1002 :     fre/reg10_syn_14
SYN-1002 :     fre/reg10_syn_15
SYN-1002 :     fre/reg10_syn_16
SYN-1002 :     fre/reg10_syn_17
SYN-1002 :     fre/reg10_syn_18
SYN-1002 :     fre/reg10_syn_19
SYN-1002 :     fre/reg10_syn_20
SYN-1002 :     fre/reg10_syn_21
SYN-1002 :     fre/reg10_syn_22
SYN-1002 :     fre/reg10_syn_23
SYN-1002 :     fre/reg10_syn_24
SYN-1002 :     fre/reg10_syn_25
SYN-1002 :     fre/reg10_syn_26
SYN-1002 :     fre/reg10_syn_27
SYN-1002 :     fre/reg10_syn_28
SYN-1002 :     fre/reg10_syn_29
SYN-1002 :     fre/reg10_syn_30
SYN-1002 :     fre/reg10_syn_31
SYN-1002 :     fre/reg10_syn_32
SYN-1002 :     fre/reg10_syn_33
SYN-1002 :     fre/reg10_syn_34
SYN-1002 :     fre/reg10_syn_35
SYN-1002 :     fre/reg10_syn_36
SYN-1002 :     fre/reg10_syn_37
SYN-1002 :     fre/reg10_syn_38
SYN-1002 :     fre/reg10_syn_39
SYN-1002 :     fre/reg10_syn_40
SYN-1002 :     fre/reg10_syn_41
SYN-1002 :     fre/reg10_syn_42
SYN-1002 :     fre/reg10_syn_43
SYN-1002 :     fre/reg10_syn_44
SYN-1002 :     fre/reg10_syn_45
SYN-1002 :     fre/reg10_syn_46
SYN-1002 :     fre/reg10_syn_47
SYN-1002 :     fre/reg10_syn_48
SYN-1002 :     fre/reg10_syn_49
SYN-1002 :     fre/reg10_syn_50
SYN-1002 :     fre/reg10_syn_51
SYN-1002 :     fre/reg10_syn_52
SYN-1002 :     fre/reg10_syn_53
SYN-1002 :     fre/reg10_syn_54
SYN-1002 :     fre/reg10_syn_55
SYN-1002 :     fre/reg10_syn_56
SYN-1002 :     fre/reg10_syn_57
SYN-1002 :     fre/reg10_syn_58
SYN-1002 :     fre/reg10_syn_59
SYN-1002 :     fre/reg10_syn_60
SYN-1002 :     fre/reg10_syn_61
SYN-1002 :     fre/reg10_syn_62
SYN-1002 :     fre/reg10_syn_63
SYN-1002 :     fre/reg10_syn_64
SYN-1002 :     fre/reg10_syn_65
SYN-1002 :     fre/reg11_syn_2
SYN-1002 :     fre/reg11_syn_3
SYN-1002 :     fre/reg11_syn_4
SYN-1002 :     fre/reg11_syn_5
SYN-1002 :     fre/reg11_syn_6
SYN-1002 :     fre/reg11_syn_7
SYN-1002 :     fre/reg11_syn_8
SYN-1002 :     fre/reg11_syn_9
SYN-1002 :     fre/reg11_syn_10
SYN-1002 :     fre/reg11_syn_11
SYN-1002 :     fre/reg11_syn_12
SYN-1002 :     fre/reg11_syn_13
SYN-1002 :     fre/reg11_syn_14
SYN-1002 :     fre/reg11_syn_15
SYN-1002 :     fre/reg11_syn_16
SYN-1002 :     fre/reg11_syn_17
SYN-1002 :     fre/reg11_syn_18
SYN-1002 :     fre/reg11_syn_19
SYN-1002 :     fre/reg11_syn_20
SYN-1002 :     fre/reg11_syn_21
SYN-1002 :     fre/reg11_syn_22
SYN-1002 :     fre/reg11_syn_23
SYN-1002 :     fre/reg11_syn_24
SYN-1002 :     fre/reg11_syn_25
SYN-1002 :     fre/reg11_syn_26
SYN-1002 :     fre/reg11_syn_27
SYN-1002 :     fre/reg11_syn_28
SYN-1002 :     fre/reg11_syn_29
SYN-1002 :     fre/reg11_syn_30
SYN-1002 :     fre/reg11_syn_31
SYN-1002 :     fre/reg11_syn_32
SYN-1002 :     fre/reg11_syn_33
SYN-1002 :     fre/reg11_syn_34
SYN-1002 :     fre/reg11_syn_35
SYN-1002 :     fre/reg11_syn_36
SYN-1002 :     fre/reg11_syn_37
SYN-1002 :     fre/reg11_syn_38
SYN-1002 :     fre/reg11_syn_39
SYN-1002 :     fre/reg11_syn_40
SYN-1002 :     fre/reg11_syn_41
SYN-1002 :     fre/reg11_syn_42
SYN-1002 :     fre/reg11_syn_43
SYN-1002 :     fre/reg11_syn_44
SYN-1002 :     fre/reg11_syn_45
SYN-1002 :     fre/reg11_syn_46
SYN-1002 :     fre/reg11_syn_47
SYN-1002 :     fre/reg11_syn_48
SYN-1002 :     fre/reg11_syn_49
SYN-1002 :     fre/reg11_syn_50
SYN-1002 :     fre/reg11_syn_51
SYN-1002 :     fre/reg11_syn_52
SYN-1002 :     fre/reg11_syn_53
SYN-1002 :     fre/reg11_syn_54
SYN-1002 :     fre/reg11_syn_55
SYN-1002 :     fre/reg11_syn_56
SYN-1002 :     fre/reg11_syn_57
SYN-1002 :     fre/reg11_syn_58
SYN-1002 :     fre/reg11_syn_59
SYN-1002 :     fre/reg11_syn_60
SYN-1002 :     fre/reg11_syn_61
SYN-1002 :     fre/reg11_syn_62
SYN-1002 :     fre/reg11_syn_63
SYN-1002 :     fre/reg11_syn_64
SYN-1002 :     fre/reg11_syn_65
SYN-1002 :     fre/reg12_syn_2
SYN-1002 :     fre/reg12_syn_3
SYN-1002 :     fre/reg12_syn_4
SYN-1002 :     fre/reg12_syn_5
SYN-1002 :     fre/reg12_syn_6
SYN-1002 :     fre/reg12_syn_7
SYN-1002 :     fre/reg12_syn_8
SYN-1002 :     fre/reg12_syn_9
SYN-1002 :     fre/reg12_syn_10
SYN-1002 :     fre/reg12_syn_11
SYN-1002 :     fre/reg12_syn_12
SYN-1002 :     fre/reg12_syn_13
SYN-1002 :     fre/reg12_syn_14
SYN-1002 :     fre/reg12_syn_15
SYN-1002 :     fre/reg12_syn_16
SYN-1002 :     fre/reg12_syn_17
SYN-1002 :     fre/reg12_syn_18
SYN-1002 :     fre/reg12_syn_19
SYN-1002 :     fre/reg12_syn_20
SYN-1002 :     fre/reg12_syn_21
SYN-1002 :     fre/reg12_syn_22
SYN-1002 :     fre/reg12_syn_23
SYN-1002 :     fre/reg12_syn_24
SYN-1002 :     fre/reg12_syn_25
SYN-1002 :     fre/reg12_syn_26
SYN-1002 :     fre/reg12_syn_27
SYN-1002 :     fre/reg12_syn_28
SYN-1002 :     fre/reg12_syn_29
SYN-1002 :     fre/reg12_syn_30
SYN-1002 :     fre/reg12_syn_31
SYN-1002 :     fre/reg12_syn_32
SYN-1002 :     fre/reg12_syn_33
SYN-1002 :     fre/reg12_syn_34
SYN-1002 :     fre/reg12_syn_35
SYN-1002 :     fre/reg12_syn_36
SYN-1002 :     fre/reg12_syn_37
SYN-1002 :     fre/reg12_syn_38
SYN-1002 :     fre/reg12_syn_39
SYN-1002 :     fre/reg12_syn_40
SYN-1002 :     fre/reg12_syn_41
SYN-1002 :     fre/reg12_syn_42
SYN-1002 :     fre/reg12_syn_43
SYN-1002 :     fre/reg12_syn_44
SYN-1002 :     fre/reg12_syn_45
SYN-1002 :     fre/reg12_syn_46
SYN-1002 :     fre/reg12_syn_47
SYN-1002 :     fre/reg12_syn_48
SYN-1002 :     fre/reg12_syn_49
SYN-1002 :     fre/reg12_syn_50
SYN-1002 :     fre/reg12_syn_51
SYN-1002 :     fre/reg12_syn_52
SYN-1002 :     fre/reg12_syn_53
SYN-1002 :     fre/reg12_syn_54
SYN-1002 :     fre/reg12_syn_55
SYN-1002 :     fre/reg12_syn_56
SYN-1002 :     fre/reg12_syn_57
SYN-1002 :     fre/reg12_syn_58
SYN-1002 :     fre/reg12_syn_59
SYN-1002 :     fre/reg12_syn_60
SYN-1002 :     fre/reg12_syn_61
SYN-1002 :     fre/reg12_syn_62
SYN-1002 :     fre/reg12_syn_63
SYN-1002 :     fre/reg12_syn_64
SYN-1002 :     fre/reg12_syn_65
SYN-1002 :     fre/reg13_syn_2
SYN-1002 :     fre/reg13_syn_3
SYN-1002 :     fre/reg13_syn_4
SYN-1002 :     fre/reg13_syn_5
SYN-1002 :     fre/reg13_syn_6
SYN-1002 :     fre/reg13_syn_7
SYN-1002 :     fre/reg13_syn_8
SYN-1002 :     fre/reg13_syn_9
SYN-1002 :     fre/reg13_syn_10
SYN-1002 :     fre/reg13_syn_11
SYN-1002 :     fre/reg13_syn_12
SYN-1002 :     fre/reg13_syn_13
SYN-1002 :     fre/reg13_syn_14
SYN-1002 :     fre/reg13_syn_15
SYN-1002 :     fre/reg13_syn_16
SYN-1002 :     fre/reg13_syn_17
SYN-1002 :     fre/reg13_syn_18
SYN-1002 :     fre/reg13_syn_19
SYN-1002 :     fre/reg13_syn_20
SYN-1002 :     fre/reg13_syn_21
SYN-1002 :     fre/reg13_syn_22
SYN-1002 :     fre/reg13_syn_23
SYN-1002 :     fre/reg13_syn_24
SYN-1002 :     fre/reg13_syn_25
SYN-1002 :     fre/reg13_syn_26
SYN-1002 :     fre/reg13_syn_27
SYN-1002 :     fre/reg13_syn_28
SYN-1002 :     fre/reg13_syn_29
SYN-1002 :     fre/reg13_syn_30
SYN-1002 :     fre/reg13_syn_31
SYN-1002 :     fre/reg13_syn_32
SYN-1002 :     fre/reg13_syn_33
SYN-1002 :     fre/reg13_syn_34
SYN-1002 :     fre/reg13_syn_35
SYN-1002 :     fre/reg13_syn_36
SYN-1002 :     fre/reg13_syn_37
SYN-1002 :     fre/reg13_syn_38
SYN-1002 :     fre/reg13_syn_39
SYN-1002 :     fre/reg13_syn_40
SYN-1002 :     fre/reg13_syn_41
SYN-1002 :     fre/reg13_syn_42
SYN-1002 :     fre/reg13_syn_43
SYN-1002 :     fre/reg13_syn_44
SYN-1002 :     fre/reg13_syn_45
SYN-1002 :     fre/reg13_syn_46
SYN-1002 :     fre/reg13_syn_47
SYN-1002 :     fre/reg13_syn_48
SYN-1002 :     fre/reg13_syn_49
SYN-1002 :     fre/reg13_syn_50
SYN-1002 :     fre/reg13_syn_51
SYN-1002 :     fre/reg13_syn_52
SYN-1002 :     fre/reg13_syn_53
SYN-1002 :     fre/reg13_syn_54
SYN-1002 :     fre/reg13_syn_55
SYN-1002 :     fre/reg13_syn_56
SYN-1002 :     fre/reg13_syn_57
SYN-1002 :     fre/reg13_syn_58
SYN-1002 :     fre/reg13_syn_59
SYN-1002 :     fre/reg13_syn_60
SYN-1002 :     fre/reg13_syn_61
SYN-1002 :     fre/reg13_syn_62
SYN-1002 :     fre/reg13_syn_63
SYN-1002 :     fre/reg13_syn_64
SYN-1002 :     fre/reg13_syn_65
SYN-1002 :     fre/reg14_syn_2
SYN-1002 :     fre/reg14_syn_3
SYN-1002 :     fre/reg14_syn_4
SYN-1002 :     fre/reg14_syn_5
SYN-1002 :     fre/reg14_syn_6
SYN-1002 :     fre/reg14_syn_7
SYN-1002 :     fre/reg14_syn_8
SYN-1002 :     fre/reg14_syn_9
SYN-1002 :     fre/reg14_syn_10
SYN-1002 :     fre/reg14_syn_11
SYN-1002 :     fre/reg14_syn_12
SYN-1002 :     fre/reg14_syn_13
SYN-1002 :     fre/reg14_syn_14
SYN-1002 :     fre/reg14_syn_15
SYN-1002 :     fre/reg14_syn_16
SYN-1002 :     fre/reg14_syn_17
SYN-1002 :     fre/reg14_syn_18
SYN-1002 :     fre/reg14_syn_19
SYN-1002 :     fre/reg14_syn_20
SYN-1002 :     fre/reg14_syn_21
SYN-1002 :     fre/reg14_syn_22
SYN-1002 :     fre/reg14_syn_23
SYN-1002 :     fre/reg14_syn_24
SYN-1002 :     fre/reg14_syn_25
SYN-1002 :     fre/reg14_syn_26
SYN-1002 :     fre/reg14_syn_27
SYN-1002 :     fre/reg14_syn_28
SYN-1002 :     fre/reg14_syn_29
SYN-1002 :     fre/reg14_syn_30
SYN-1002 :     fre/reg14_syn_31
SYN-1002 :     fre/reg14_syn_32
SYN-1002 :     fre/reg14_syn_33
SYN-1002 :     fre/reg14_syn_34
SYN-1002 :     fre/reg14_syn_35
SYN-1002 :     fre/reg14_syn_36
SYN-1002 :     fre/reg14_syn_37
SYN-1002 :     fre/reg14_syn_38
SYN-1002 :     fre/reg14_syn_39
SYN-1002 :     fre/reg14_syn_40
SYN-1002 :     fre/reg14_syn_41
SYN-1002 :     fre/reg14_syn_42
SYN-1002 :     fre/reg14_syn_43
SYN-1002 :     fre/reg14_syn_44
SYN-1002 :     fre/reg14_syn_45
SYN-1002 :     fre/reg14_syn_46
SYN-1002 :     fre/reg14_syn_47
SYN-1002 :     fre/reg14_syn_48
SYN-1002 :     fre/reg14_syn_49
SYN-1002 :     fre/reg14_syn_50
SYN-1002 :     fre/reg14_syn_51
SYN-1002 :     fre/reg14_syn_52
SYN-1002 :     fre/reg14_syn_53
SYN-1002 :     fre/reg14_syn_54
SYN-1002 :     fre/reg14_syn_55
SYN-1002 :     fre/reg14_syn_56
SYN-1002 :     fre/reg14_syn_57
SYN-1002 :     fre/reg14_syn_58
SYN-1002 :     fre/reg14_syn_59
SYN-1002 :     fre/reg14_syn_60
SYN-1002 :     fre/reg14_syn_61
SYN-1002 :     fre/reg14_syn_62
SYN-1002 :     fre/reg14_syn_63
SYN-1002 :     fre/reg14_syn_64
SYN-1002 :     fre/reg14_syn_65
SYN-1002 :     fre/reg15_syn_2
SYN-1002 :     fre/reg15_syn_3
SYN-1002 :     fre/reg15_syn_4
SYN-1002 :     fre/reg15_syn_5
SYN-1002 :     fre/reg15_syn_6
SYN-1002 :     fre/reg15_syn_7
SYN-1002 :     fre/reg15_syn_8
SYN-1002 :     fre/reg15_syn_9
SYN-1002 :     fre/reg15_syn_10
SYN-1002 :     fre/reg15_syn_11
SYN-1002 :     fre/reg15_syn_12
SYN-1002 :     fre/reg15_syn_13
SYN-1002 :     fre/reg15_syn_14
SYN-1002 :     fre/reg15_syn_15
SYN-1002 :     fre/reg15_syn_16
SYN-1002 :     fre/reg15_syn_17
SYN-1002 :     fre/reg15_syn_18
SYN-1002 :     fre/reg15_syn_19
SYN-1002 :     fre/reg15_syn_20
SYN-1002 :     fre/reg15_syn_21
SYN-1002 :     fre/reg15_syn_22
SYN-1002 :     fre/reg15_syn_23
SYN-1002 :     fre/reg15_syn_24
SYN-1002 :     fre/reg15_syn_25
SYN-1002 :     fre/reg15_syn_26
SYN-1002 :     fre/reg15_syn_27
SYN-1002 :     fre/reg15_syn_28
SYN-1002 :     fre/reg15_syn_29
SYN-1002 :     fre/reg15_syn_30
SYN-1002 :     fre/reg15_syn_31
SYN-1002 :     fre/reg15_syn_32
SYN-1002 :     fre/reg15_syn_33
SYN-1002 :     fre/reg2_syn_2
SYN-1002 :     fre/reg2_syn_3
SYN-1002 :     fre/reg2_syn_4
SYN-1002 :     fre/reg2_syn_5
SYN-1002 :     fre/reg2_syn_6
SYN-1002 :     fre/reg2_syn_7
SYN-1002 :     fre/reg2_syn_8
SYN-1002 :     fre/reg2_syn_9
SYN-1002 :     fre/reg2_syn_10
SYN-1002 :     fre/reg2_syn_11
SYN-1002 :     fre/reg2_syn_12
SYN-1002 :     fre/reg2_syn_13
SYN-1002 :     fre/reg2_syn_14
SYN-1002 :     fre/reg2_syn_15
SYN-1002 :     fre/reg2_syn_16
SYN-1002 :     fre/reg2_syn_17
SYN-1002 :     fre/reg2_syn_18
SYN-1002 :     fre/reg2_syn_19
SYN-1002 :     fre/reg2_syn_20
SYN-1002 :     fre/reg2_syn_21
SYN-1002 :     fre/reg2_syn_22
SYN-1002 :     fre/reg2_syn_23
SYN-1002 :     fre/reg2_syn_24
SYN-1002 :     fre/reg2_syn_25
SYN-1002 :     fre/reg2_syn_26
SYN-1002 :     fre/reg2_syn_27
SYN-1002 :     fre/reg2_syn_28
SYN-1002 :     fre/reg2_syn_29
SYN-1002 :     fre/reg2_syn_30
SYN-1002 :     fre/reg2_syn_31
SYN-1002 :     fre/reg2_syn_32
SYN-1002 :     fre/reg2_syn_33
SYN-1002 :     fre/reg2_syn_34
SYN-1002 :     fre/reg2_syn_35
SYN-1002 :     fre/reg2_syn_36
SYN-1002 :     fre/reg2_syn_37
SYN-1002 :     fre/reg2_syn_38
SYN-1002 :     fre/reg2_syn_39
SYN-1002 :     fre/reg2_syn_40
SYN-1002 :     fre/reg2_syn_41
SYN-1002 :     fre/reg2_syn_42
SYN-1002 :     fre/reg2_syn_43
SYN-1002 :     fre/reg2_syn_44
SYN-1002 :     fre/reg2_syn_45
SYN-1002 :     fre/reg2_syn_46
SYN-1002 :     fre/reg2_syn_47
SYN-1002 :     fre/reg2_syn_48
SYN-1002 :     fre/reg2_syn_49
SYN-1002 :     fre/reg2_syn_50
SYN-1002 :     fre/reg2_syn_51
SYN-1002 :     fre/reg2_syn_52
SYN-1002 :     fre/reg2_syn_53
SYN-1002 :     fre/reg2_syn_54
SYN-1002 :     fre/reg2_syn_55
SYN-1002 :     fre/reg2_syn_56
SYN-1002 :     fre/reg2_syn_57
SYN-1002 :     fre/reg2_syn_58
SYN-1002 :     fre/reg2_syn_59
SYN-1002 :     fre/reg2_syn_60
SYN-1002 :     fre/reg2_syn_61
SYN-1002 :     fre/reg2_syn_62
SYN-1002 :     fre/reg2_syn_63
SYN-1002 :     fre/reg2_syn_64
SYN-1002 :     fre/reg2_syn_65
SYN-1002 :     fre/reg3_syn_2
SYN-1002 :     fre/reg3_syn_3
SYN-1002 :     fre/reg3_syn_4
SYN-1002 :     fre/reg3_syn_5
SYN-1002 :     fre/reg3_syn_6
SYN-1002 :     fre/reg3_syn_7
SYN-1002 :     fre/reg3_syn_8
SYN-1002 :     fre/reg3_syn_9
SYN-1002 :     fre/reg3_syn_10
SYN-1002 :     fre/reg3_syn_11
SYN-1002 :     fre/reg3_syn_12
SYN-1002 :     fre/reg3_syn_13
SYN-1002 :     fre/reg3_syn_14
SYN-1002 :     fre/reg3_syn_15
SYN-1002 :     fre/reg3_syn_16
SYN-1002 :     fre/reg3_syn_17
SYN-1002 :     fre/reg3_syn_18
SYN-1002 :     fre/reg3_syn_19
SYN-1002 :     fre/reg3_syn_20
SYN-1002 :     fre/reg3_syn_21
SYN-1002 :     fre/reg3_syn_22
SYN-1002 :     fre/reg3_syn_23
SYN-1002 :     fre/reg3_syn_24
SYN-1002 :     fre/reg3_syn_25
SYN-1002 :     fre/reg3_syn_26
SYN-1002 :     fre/reg3_syn_27
SYN-1002 :     fre/reg3_syn_28
SYN-1002 :     fre/reg3_syn_29
SYN-1002 :     fre/reg3_syn_30
SYN-1002 :     fre/reg3_syn_31
SYN-1002 :     fre/reg3_syn_32
SYN-1002 :     fre/reg3_syn_33
SYN-1002 :     fre/reg3_syn_34
SYN-1002 :     fre/reg3_syn_35
SYN-1002 :     fre/reg3_syn_36
SYN-1002 :     fre/reg3_syn_37
SYN-1002 :     fre/reg3_syn_38
SYN-1002 :     fre/reg3_syn_39
SYN-1002 :     fre/reg3_syn_40
SYN-1002 :     fre/reg3_syn_41
SYN-1002 :     fre/reg3_syn_42
SYN-1002 :     fre/reg3_syn_43
SYN-1002 :     fre/reg3_syn_44
SYN-1002 :     fre/reg3_syn_45
SYN-1002 :     fre/reg3_syn_46
SYN-1002 :     fre/reg3_syn_47
SYN-1002 :     fre/reg3_syn_48
SYN-1002 :     fre/reg3_syn_49
SYN-1002 :     fre/reg3_syn_50
SYN-1002 :     fre/reg3_syn_51
SYN-1002 :     fre/reg3_syn_52
SYN-1002 :     fre/reg3_syn_53
SYN-1002 :     fre/reg3_syn_54
SYN-1002 :     fre/reg3_syn_55
SYN-1002 :     fre/reg3_syn_56
SYN-1002 :     fre/reg3_syn_57
SYN-1002 :     fre/reg3_syn_58
SYN-1002 :     fre/reg3_syn_59
SYN-1002 :     fre/reg3_syn_60
SYN-1002 :     fre/reg3_syn_61
SYN-1002 :     fre/reg3_syn_62
SYN-1002 :     fre/reg3_syn_63
SYN-1002 :     fre/reg3_syn_64
SYN-1002 :     fre/reg3_syn_65
SYN-1002 :     fre/reg4_syn_2
SYN-1002 :     fre/reg4_syn_3
SYN-1002 :     fre/reg4_syn_4
SYN-1002 :     fre/reg4_syn_5
SYN-1002 :     fre/reg4_syn_6
SYN-1002 :     fre/reg4_syn_7
SYN-1002 :     fre/reg4_syn_8
SYN-1002 :     fre/reg4_syn_9
SYN-1002 :     fre/reg4_syn_10
SYN-1002 :     fre/reg4_syn_11
SYN-1002 :     fre/reg4_syn_12
SYN-1002 :     fre/reg4_syn_13
SYN-1002 :     fre/reg4_syn_14
SYN-1002 :     fre/reg4_syn_15
SYN-1002 :     fre/reg4_syn_16
SYN-1002 :     fre/reg4_syn_17
SYN-1002 :     fre/reg4_syn_18
SYN-1002 :     fre/reg4_syn_19
SYN-1002 :     fre/reg4_syn_20
SYN-1002 :     fre/reg4_syn_21
SYN-1002 :     fre/reg4_syn_22
SYN-1002 :     fre/reg4_syn_23
SYN-1002 :     fre/reg4_syn_24
SYN-1002 :     fre/reg4_syn_25
SYN-1002 :     fre/reg4_syn_26
SYN-1002 :     fre/reg4_syn_27
SYN-1002 :     fre/reg4_syn_28
SYN-1002 :     fre/reg4_syn_29
SYN-1002 :     fre/reg4_syn_30
SYN-1002 :     fre/reg4_syn_31
SYN-1002 :     fre/reg4_syn_32
SYN-1002 :     fre/reg4_syn_33
SYN-1002 :     fre/reg4_syn_34
SYN-1002 :     fre/reg4_syn_35
SYN-1002 :     fre/reg4_syn_36
SYN-1002 :     fre/reg4_syn_37
SYN-1002 :     fre/reg4_syn_38
SYN-1002 :     fre/reg4_syn_39
SYN-1002 :     fre/reg4_syn_40
SYN-1002 :     fre/reg4_syn_41
SYN-1002 :     fre/reg4_syn_42
SYN-1002 :     fre/reg4_syn_43
SYN-1002 :     fre/reg4_syn_44
SYN-1002 :     fre/reg4_syn_45
SYN-1002 :     fre/reg4_syn_46
SYN-1002 :     fre/reg4_syn_47
SYN-1002 :     fre/reg4_syn_48
SYN-1002 :     fre/reg4_syn_49
SYN-1002 :     fre/reg4_syn_50
SYN-1002 :     fre/reg4_syn_51
SYN-1002 :     fre/reg4_syn_52
SYN-1002 :     fre/reg4_syn_53
SYN-1002 :     fre/reg4_syn_54
SYN-1002 :     fre/reg4_syn_55
SYN-1002 :     fre/reg4_syn_56
SYN-1002 :     fre/reg4_syn_57
SYN-1002 :     fre/reg4_syn_58
SYN-1002 :     fre/reg4_syn_59
SYN-1002 :     fre/reg4_syn_60
SYN-1002 :     fre/reg4_syn_61
SYN-1002 :     fre/reg4_syn_62
SYN-1002 :     fre/reg4_syn_63
SYN-1002 :     fre/reg4_syn_64
SYN-1002 :     fre/reg4_syn_65
SYN-1002 :     fre/reg5_syn_2
SYN-1002 :     fre/reg5_syn_3
SYN-1002 :     fre/reg5_syn_4
SYN-1002 :     fre/reg5_syn_5
SYN-1002 :     fre/reg5_syn_6
SYN-1002 :     fre/reg5_syn_7
SYN-1002 :     fre/reg5_syn_8
SYN-1002 :     fre/reg5_syn_9
SYN-1002 :     fre/reg5_syn_10
SYN-1002 :     fre/reg5_syn_11
SYN-1002 :     fre/reg5_syn_12
SYN-1002 :     fre/reg5_syn_13
SYN-1002 :     fre/reg5_syn_14
SYN-1002 :     fre/reg5_syn_15
SYN-1002 :     fre/reg5_syn_16
SYN-1002 :     fre/reg5_syn_17
SYN-1002 :     fre/reg5_syn_18
SYN-1002 :     fre/reg5_syn_19
SYN-1002 :     fre/reg5_syn_20
SYN-1002 :     fre/reg5_syn_21
SYN-1002 :     fre/reg5_syn_22
SYN-1002 :     fre/reg5_syn_23
SYN-1002 :     fre/reg5_syn_24
SYN-1002 :     fre/reg5_syn_25
SYN-1002 :     fre/reg5_syn_26
SYN-1002 :     fre/reg5_syn_27
SYN-1002 :     fre/reg5_syn_28
SYN-1002 :     fre/reg5_syn_29
SYN-1002 :     fre/reg5_syn_30
SYN-1002 :     fre/reg5_syn_31
SYN-1002 :     fre/reg5_syn_32
SYN-1002 :     fre/reg5_syn_33
SYN-1002 :     fre/reg5_syn_34
SYN-1002 :     fre/reg5_syn_35
SYN-1002 :     fre/reg5_syn_36
SYN-1002 :     fre/reg5_syn_37
SYN-1002 :     fre/reg5_syn_38
SYN-1002 :     fre/reg5_syn_39
SYN-1002 :     fre/reg5_syn_40
SYN-1002 :     fre/reg5_syn_41
SYN-1002 :     fre/reg5_syn_42
SYN-1002 :     fre/reg5_syn_43
SYN-1002 :     fre/reg5_syn_44
SYN-1002 :     fre/reg5_syn_45
SYN-1002 :     fre/reg5_syn_46
SYN-1002 :     fre/reg5_syn_47
SYN-1002 :     fre/reg5_syn_48
SYN-1002 :     fre/reg5_syn_49
SYN-1002 :     fre/reg5_syn_50
SYN-1002 :     fre/reg5_syn_51
SYN-1002 :     fre/reg5_syn_52
SYN-1002 :     fre/reg5_syn_53
SYN-1002 :     fre/reg5_syn_54
SYN-1002 :     fre/reg5_syn_55
SYN-1002 :     fre/reg5_syn_56
SYN-1002 :     fre/reg5_syn_57
SYN-1002 :     fre/reg5_syn_58
SYN-1002 :     fre/reg5_syn_59
SYN-1002 :     fre/reg5_syn_60
SYN-1002 :     fre/reg5_syn_61
SYN-1002 :     fre/reg5_syn_62
SYN-1002 :     fre/reg5_syn_63
SYN-1002 :     fre/reg5_syn_64
SYN-1002 :     fre/reg5_syn_65
SYN-1002 :     fre/reg6_syn_2
SYN-1002 :     fre/reg6_syn_3
SYN-1002 :     fre/reg6_syn_4
SYN-1002 :     fre/reg6_syn_5
SYN-1002 :     fre/reg6_syn_6
SYN-1002 :     fre/reg6_syn_7
SYN-1002 :     fre/reg6_syn_8
SYN-1002 :     fre/reg6_syn_9
SYN-1002 :     fre/reg6_syn_10
SYN-1002 :     fre/reg6_syn_11
SYN-1002 :     fre/reg6_syn_12
SYN-1002 :     fre/reg6_syn_13
SYN-1002 :     fre/reg6_syn_14
SYN-1002 :     fre/reg6_syn_15
SYN-1002 :     fre/reg6_syn_16
SYN-1002 :     fre/reg6_syn_17
SYN-1002 :     fre/reg6_syn_18
SYN-1002 :     fre/reg6_syn_19
SYN-1002 :     fre/reg6_syn_20
SYN-1002 :     fre/reg6_syn_21
SYN-1002 :     fre/reg6_syn_22
SYN-1002 :     fre/reg6_syn_23
SYN-1002 :     fre/reg6_syn_24
SYN-1002 :     fre/reg6_syn_25
SYN-1002 :     fre/reg6_syn_26
SYN-1002 :     fre/reg6_syn_27
SYN-1002 :     fre/reg6_syn_28
SYN-1002 :     fre/reg6_syn_29
SYN-1002 :     fre/reg6_syn_30
SYN-1002 :     fre/reg6_syn_31
SYN-1002 :     fre/reg6_syn_32
SYN-1002 :     fre/reg6_syn_33
SYN-1002 :     fre/reg6_syn_34
SYN-1002 :     fre/reg6_syn_35
SYN-1002 :     fre/reg6_syn_36
SYN-1002 :     fre/reg6_syn_37
SYN-1002 :     fre/reg6_syn_38
SYN-1002 :     fre/reg6_syn_39
SYN-1002 :     fre/reg6_syn_40
SYN-1002 :     fre/reg6_syn_41
SYN-1002 :     fre/reg6_syn_42
SYN-1002 :     fre/reg6_syn_43
SYN-1002 :     fre/reg6_syn_44
SYN-1002 :     fre/reg6_syn_45
SYN-1002 :     fre/reg6_syn_46
SYN-1002 :     fre/reg6_syn_47
SYN-1002 :     fre/reg6_syn_48
SYN-1002 :     fre/reg6_syn_49
SYN-1002 :     fre/reg6_syn_50
SYN-1002 :     fre/reg6_syn_51
SYN-1002 :     fre/reg6_syn_52
SYN-1002 :     fre/reg6_syn_53
SYN-1002 :     fre/reg6_syn_54
SYN-1002 :     fre/reg6_syn_55
SYN-1002 :     fre/reg6_syn_56
SYN-1002 :     fre/reg6_syn_57
SYN-1002 :     fre/reg6_syn_58
SYN-1002 :     fre/reg6_syn_59
SYN-1002 :     fre/reg6_syn_60
SYN-1002 :     fre/reg6_syn_61
SYN-1002 :     fre/reg6_syn_62
SYN-1002 :     fre/reg6_syn_63
SYN-1002 :     fre/reg6_syn_64
SYN-1002 :     fre/reg6_syn_65
SYN-1002 :     fre/reg7_syn_2
SYN-1002 :     fre/reg7_syn_3
SYN-1002 :     fre/reg7_syn_4
SYN-1002 :     fre/reg7_syn_5
SYN-1002 :     fre/reg7_syn_6
SYN-1002 :     fre/reg7_syn_7
SYN-1002 :     fre/reg7_syn_8
SYN-1002 :     fre/reg7_syn_9
SYN-1002 :     fre/reg7_syn_10
SYN-1002 :     fre/reg7_syn_11
SYN-1002 :     fre/reg7_syn_12
SYN-1002 :     fre/reg7_syn_13
SYN-1002 :     fre/reg7_syn_14
SYN-1002 :     fre/reg7_syn_15
SYN-1002 :     fre/reg7_syn_16
SYN-1002 :     fre/reg7_syn_17
SYN-1002 :     fre/reg7_syn_18
SYN-1002 :     fre/reg7_syn_19
SYN-1002 :     fre/reg7_syn_20
SYN-1002 :     fre/reg7_syn_21
SYN-1002 :     fre/reg7_syn_22
SYN-1002 :     fre/reg7_syn_23
SYN-1002 :     fre/reg7_syn_24
SYN-1002 :     fre/reg7_syn_25
SYN-1002 :     fre/reg7_syn_26
SYN-1002 :     fre/reg7_syn_27
SYN-1002 :     fre/reg7_syn_28
SYN-1002 :     fre/reg7_syn_29
SYN-1002 :     fre/reg7_syn_30
SYN-1002 :     fre/reg7_syn_31
SYN-1002 :     fre/reg7_syn_32
SYN-1002 :     fre/reg7_syn_33
SYN-1002 :     fre/reg7_syn_34
SYN-1002 :     fre/reg7_syn_35
SYN-1002 :     fre/reg7_syn_36
SYN-1002 :     fre/reg7_syn_37
SYN-1002 :     fre/reg7_syn_38
SYN-1002 :     fre/reg7_syn_39
SYN-1002 :     fre/reg7_syn_40
SYN-1002 :     fre/reg7_syn_41
SYN-1002 :     fre/reg7_syn_42
SYN-1002 :     fre/reg7_syn_43
SYN-1002 :     fre/reg7_syn_44
SYN-1002 :     fre/reg7_syn_45
SYN-1002 :     fre/reg7_syn_46
SYN-1002 :     fre/reg7_syn_47
SYN-1002 :     fre/reg7_syn_48
SYN-1002 :     fre/reg7_syn_49
SYN-1002 :     fre/reg7_syn_50
SYN-1002 :     fre/reg7_syn_51
SYN-1002 :     fre/reg7_syn_52
SYN-1002 :     fre/reg7_syn_53
SYN-1002 :     fre/reg7_syn_54
SYN-1002 :     fre/reg7_syn_55
SYN-1002 :     fre/reg7_syn_56
SYN-1002 :     fre/reg7_syn_57
SYN-1002 :     fre/reg7_syn_58
SYN-1002 :     fre/reg7_syn_59
SYN-1002 :     fre/reg7_syn_60
SYN-1002 :     fre/reg7_syn_61
SYN-1002 :     fre/reg7_syn_62
SYN-1002 :     fre/reg7_syn_63
SYN-1002 :     fre/reg7_syn_64
SYN-1002 :     fre/reg7_syn_65
SYN-1002 :     fre/reg8_syn_2
SYN-1002 :     fre/reg8_syn_3
SYN-1002 :     fre/reg8_syn_4
SYN-1002 :     fre/reg8_syn_5
SYN-1002 :     fre/reg8_syn_6
SYN-1002 :     fre/reg8_syn_7
SYN-1002 :     fre/reg8_syn_8
SYN-1002 :     fre/reg8_syn_9
SYN-1002 :     fre/reg8_syn_10
SYN-1002 :     fre/reg8_syn_11
SYN-1002 :     fre/reg8_syn_12
SYN-1002 :     fre/reg8_syn_13
SYN-1002 :     fre/reg8_syn_14
SYN-1002 :     fre/reg8_syn_15
SYN-1002 :     fre/reg8_syn_16
SYN-1002 :     fre/reg8_syn_17
SYN-1002 :     fre/reg8_syn_18
SYN-1002 :     fre/reg8_syn_19
SYN-1002 :     fre/reg8_syn_20
SYN-1002 :     fre/reg8_syn_21
SYN-1002 :     fre/reg8_syn_22
SYN-1002 :     fre/reg8_syn_23
SYN-1002 :     fre/reg8_syn_24
SYN-1002 :     fre/reg8_syn_25
SYN-1002 :     fre/reg8_syn_26
SYN-1002 :     fre/reg8_syn_27
SYN-1002 :     fre/reg8_syn_28
SYN-1002 :     fre/reg8_syn_29
SYN-1002 :     fre/reg8_syn_30
SYN-1002 :     fre/reg8_syn_31
SYN-1002 :     fre/reg8_syn_32
SYN-1002 :     fre/reg8_syn_33
SYN-1002 :     fre/reg8_syn_34
SYN-1002 :     fre/reg8_syn_35
SYN-1002 :     fre/reg8_syn_36
SYN-1002 :     fre/reg8_syn_37
SYN-1002 :     fre/reg8_syn_38
SYN-1002 :     fre/reg8_syn_39
SYN-1002 :     fre/reg8_syn_40
SYN-1002 :     fre/reg8_syn_41
SYN-1002 :     fre/reg8_syn_42
SYN-1002 :     fre/reg8_syn_43
SYN-1002 :     fre/reg8_syn_44
SYN-1002 :     fre/reg8_syn_45
SYN-1002 :     fre/reg8_syn_46
SYN-1002 :     fre/reg8_syn_47
SYN-1002 :     fre/reg8_syn_48
SYN-1002 :     fre/reg8_syn_49
SYN-1002 :     fre/reg8_syn_50
SYN-1002 :     fre/reg8_syn_51
SYN-1002 :     fre/reg8_syn_52
SYN-1002 :     fre/reg8_syn_53
SYN-1002 :     fre/reg8_syn_54
SYN-1002 :     fre/reg8_syn_55
SYN-1002 :     fre/reg8_syn_56
SYN-1002 :     fre/reg8_syn_57
SYN-1002 :     fre/reg8_syn_58
SYN-1002 :     fre/reg8_syn_59
SYN-1002 :     fre/reg8_syn_60
SYN-1002 :     fre/reg8_syn_61
SYN-1002 :     fre/reg8_syn_62
SYN-1002 :     fre/reg8_syn_63
SYN-1002 :     fre/reg8_syn_64
SYN-1002 :     fre/reg8_syn_65
SYN-1002 :     fre/reg9_syn_2
SYN-1002 :     fre/reg9_syn_3
SYN-1002 :     fre/reg9_syn_4
SYN-1002 :     fre/reg9_syn_5
SYN-1002 :     fre/reg9_syn_6
SYN-1002 :     fre/reg9_syn_7
SYN-1002 :     fre/reg9_syn_8
SYN-1002 :     fre/reg9_syn_9
SYN-1002 :     fre/reg9_syn_10
SYN-1002 :     fre/reg9_syn_11
SYN-1002 :     fre/reg9_syn_12
SYN-1002 :     fre/reg9_syn_13
SYN-1002 :     fre/reg9_syn_14
SYN-1002 :     fre/reg9_syn_15
SYN-1002 :     fre/reg9_syn_16
SYN-1002 :     fre/reg9_syn_17
SYN-1002 :     fre/reg9_syn_18
SYN-1002 :     fre/reg9_syn_19
SYN-1002 :     fre/reg9_syn_20
SYN-1002 :     fre/reg9_syn_21
SYN-1002 :     fre/reg9_syn_22
SYN-1002 :     fre/reg9_syn_23
SYN-1002 :     fre/reg9_syn_24
SYN-1002 :     fre/reg9_syn_25
SYN-1002 :     fre/reg9_syn_26
SYN-1002 :     fre/reg9_syn_27
SYN-1002 :     fre/reg9_syn_28
SYN-1002 :     fre/reg9_syn_29
SYN-1002 :     fre/reg9_syn_30
SYN-1002 :     fre/reg9_syn_31
SYN-1002 :     fre/reg9_syn_32
SYN-1002 :     fre/reg9_syn_33
SYN-1002 :     fre/reg9_syn_34
SYN-1002 :     fre/reg9_syn_35
SYN-1002 :     fre/reg9_syn_36
SYN-1002 :     fre/reg9_syn_37
SYN-1002 :     fre/reg9_syn_38
SYN-1002 :     fre/reg9_syn_39
SYN-1002 :     fre/reg9_syn_40
SYN-1002 :     fre/reg9_syn_41
SYN-1002 :     fre/reg9_syn_42
SYN-1002 :     fre/reg9_syn_43
SYN-1002 :     fre/reg9_syn_44
SYN-1002 :     fre/reg9_syn_45
SYN-1002 :     fre/reg9_syn_46
SYN-1002 :     fre/reg9_syn_47
SYN-1002 :     fre/reg9_syn_48
SYN-1002 :     fre/reg9_syn_49
SYN-1002 :     fre/reg9_syn_50
SYN-1002 :     fre/reg9_syn_51
SYN-1002 :     fre/reg9_syn_52
SYN-1002 :     fre/reg9_syn_53
SYN-1002 :     fre/reg9_syn_54
SYN-1002 :     fre/reg9_syn_55
SYN-1002 :     fre/reg9_syn_56
SYN-1002 :     fre/reg9_syn_57
SYN-1002 :     fre/reg9_syn_58
SYN-1002 :     fre/reg9_syn_59
SYN-1002 :     fre/reg9_syn_60
SYN-1002 :     fre/reg9_syn_61
SYN-1002 :     fre/reg9_syn_62
SYN-1002 :     fre/reg9_syn_63
SYN-1002 :     fre/reg9_syn_64
SYN-1002 :     fre/reg9_syn_65
SYN-1002 :     mux/reg1_syn_57
SYN-1019 : Optimized 410 mux instances.
SYN-1001 : Optimize 3 less-than instances
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 125 instances.
SYN-1015 : Optimize round 1, 2281 better
SYN-1014 : Optimize round 2
SYN-1032 : 1768/4621 useful/useless nets, 1219/2202 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     mux/reg1_syn_56
SYN-1019 : Optimized 6 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 6715 better
SYN-1032 : 1739/20 useful/useless nets, 1200/1 useful/useless insts
SYN-3004 : Optimized 53 const0 DFF(s)
SYN-3004 : Optimized 7 const0 DFF(s)
SYN-3004 : Optimized 3 const0 DFF(s)
SYN-1032 : 503/1236 useful/useless nets, 392/745 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.833428s wall, 2.812500s user + 0.015625s system = 2.828125s CPU (99.8%)

RUN-1004 : used memory is 223 MB, reserved memory is 196 MB, peak memory is 383 MB
RUN-1002 : start command "report_area -file fpga_rtl.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        29
  #input                   17
  #output                  12
  #inout                    0

Gate Statistics
#Basic gates              250
  #and                      7
  #nand                     0
  #or                       0
  #nor                      0
  #xor                     39
  #xnor                     0
  #buf                      0
  #not                      8
  #bufif1                   0
  #MX21                     7
  #FADD                     0
  #DFF                    189
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   8
#MACRO_MUX                 20
#MACRO_OTHERS               1

Report Hierarchy Area:
+------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |gates  |seq    |macros |
+------------------------------------------------------------------------------------------+
|top                       |top_module                             |61     |189    |25     |
|  ad_delay                |ad_delay_module                        |3      |36     |4      |
|    instance_name_my      |clk_wiz_1                              |0      |0      |0      |
|  adget                   |ADC_get_module                         |0      |4      |2      |
|  csget                   |detect_module                          |2      |2      |0      |
|  dac                     |DA_top_module                          |1      |9      |4      |
|    instance_name_da      |clk_wiz_2                              |0      |0      |0      |
|    u_da_wave_send        |DA_module                              |1      |9      |3      |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0      |1      |
|  f_div                   |f_div10_module                         |0      |5      |3      |
|  f_div2                  |f_div10_module                         |0      |5      |3      |
|  fifo                    |fifo_module                            |51     |117    |7      |
|    fifo_generator_0_u    |FIFO                                   |43     |114    |6      |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |18     |40     |0      |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |21     |46     |0      |
|  mux                     |mux2_module                            |1      |11     |2      |
|  pll_clk                 |clk_wizz_0                             |0      |0      |0      |
|  transfer                |transfer_module                        |1      |0      |0      |
+------------------------------------------------------------------------------------------+

RUN-1002 : start command "export_db fpga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 133143986176"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 109560320753664"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "optimize_gate -maparea fpga_gate.area"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 29 IOs to PADs
SYN-1032 : 531/1 useful/useless nets, 420/1 useful/useless insts
RUN-1002 : start command "update_pll_param -module top_module"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "dac/u_rom_256x8b/inst"
SYN-2541 : Reading BRAM "dac/u_rom_256x8b/inst" init file "E:/work/anlogic/projects/fangbo_256.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 67 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1016 : Merged 12 instances.
SYN-1032 : 743/6 useful/useless nets, 633/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2100, tnet num: 743, tinst num: 632, tnode num: 2715, tedge num: 2883.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 82 (2.78), #lev = 9 (2.27)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 82 (2.78), #lev = 9 (2.27)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 199 instances into 88 LUTs, name keeping = 84%.
SYN-3001 : Mapper removed 1 lut buffers
RUN-1002 : start command "report_area -file fpga_gate.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        29
  #input                   17
  #output                  12
  #inout                    0

LUT Statistics
#Total_luts               205
  #lut4                    83
  #lut5                     4
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             118

Utilization Statistics
#lut                      205   out of  19600    1.05%
#reg                      188   out of  19600    0.96%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       29   out of    188   15.43%
  #ireg                     1
  #oreg                     0
  #treg                     0
#pll                        3   out of      4   75.00%

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |87      |118     |189     |1       |0       |
|  ad_delay                |ad_delay_module                        |17      |37      |36      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |1       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |0       |0       |1       |0       |0       |
|  dac                     |DA_top_module                          |1       |9       |9       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |1       |9       |9       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |5       |0       |5       |0       |0       |
|  f_div2                  |f_div10_module                         |5       |0       |5       |0       |0       |
|  fifo                    |fifo_module                            |46      |61      |117     |0       |0       |
|    fifo_generator_0_u    |FIFO                                   |44      |61      |114     |0       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |18      |0       |40      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |21      |0       |46      |0       |0       |
|  mux                     |mux2_module                            |7       |11      |11      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------------------+

SYN-1001 : Packing model "top_module" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 188 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 15 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "export_db fpga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20240707_203712.log"
