$date
  Sun Nov 20 23:36:17 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_decoder7seg $end
$var reg 4 ! a[3:0] $end
$var reg 8 " f[7:0] $end
$scope module dut $end
$var reg 4 # bcd_input[3:0] $end
$var reg 8 $ bcd_output[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b00000011 "
b0000 #
b00000011 $
#20000000
b0010 !
b00100101 "
b0010 #
b00100101 $
#40000000
b1000 !
b00000001 "
b1000 #
b00000001 $
#60000000
b1101 !
b00000011 "
b1101 #
b00000011 $
#80000000
