INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:10:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 buffer4/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            buffer14/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 1.691ns (19.681%)  route 6.901ns (80.319%))
  Logic Levels:           22  (CARRY4=7 LUT3=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1498, unset)         0.508     0.508    buffer4/clk
                         FDRE                                         r  buffer4/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer4/outs_reg[2]/Q
                         net (fo=3, unplaced)         0.406     1.140    buffer5/control/D[2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.259 f  buffer5/control/outs[2]_i_1/O
                         net (fo=2, unplaced)         0.388     1.647    cmpi1/minusOp_carry_i_7_0[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.690 r  cmpi1/minusOp_carry_i_63/O
                         net (fo=1, unplaced)         0.459     2.149    cmpi1/minusOp_carry_i_63_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.394 r  cmpi1/minusOp_carry_i_40/CO[3]
                         net (fo=1, unplaced)         0.007     2.401    cmpi1/minusOp_carry_i_40_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.451 r  cmpi1/minusOp_carry_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.451    cmpi1/minusOp_carry_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.501 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.501    cmpi1/minusOp_carry_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.551 f  cmpi1/minusOp_carry_i_7/CO[3]
                         net (fo=49, unplaced)        0.670     3.221    control_merge0/tehb/control/transmitValue_reg_19[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     3.264 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=8, unplaced)         0.415     3.679    buffer1/fifo/control_merge0_index
                         LUT5 (Prop_lut5_I1_O)        0.043     3.722 r  buffer1/fifo/dataReg[31]_i_4__1/O
                         net (fo=48, unplaced)        0.325     4.047    buffer9/control/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     4.090 r  buffer9/control/dataReg[10]_i_1__0/O
                         net (fo=2, unplaced)         0.255     4.345    buffer2/control/D[3]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.388 r  buffer2/control/outs[10]_i_2/O
                         net (fo=5, unplaced)         0.405     4.793    cmpi0/buffer2_outs[10]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.836 r  cmpi0/i__i_45/O
                         net (fo=1, unplaced)         0.459     5.295    cmpi0/i__i_45_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.540 r  cmpi0/i__i_25/CO[3]
                         net (fo=1, unplaced)         0.000     5.540    cmpi0/i__i_25_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.590 r  cmpi0/i__i_12/CO[3]
                         net (fo=1, unplaced)         0.000     5.590    cmpi0/i__i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.640 f  cmpi0/i__i_9/CO[3]
                         net (fo=13, unplaced)        0.638     6.278    buffer8/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     6.321 f  buffer8/fifo/ctrlEnd_ready_i_2/O
                         net (fo=11, unplaced)        0.290     6.611    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_11
                         LUT6 (Prop_lut6_I0_O)        0.043     6.654 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_3__13/O
                         net (fo=12, unplaced)        0.292     6.946    control_merge2/tehb/control/outputValid_reg_6
                         LUT5 (Prop_lut5_I0_O)        0.047     6.993 r  control_merge2/tehb/control/transmitValue_i_3__12/O
                         net (fo=20, unplaced)        0.304     7.297    control_merge2/tehb/control/transmitValue_i_3__12_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     7.340 f  control_merge2/tehb/control/outputValid_i_2/O
                         net (fo=38, unplaced)        0.319     7.659    fork14/control/generateBlocks[0].regblock/p_2_in
                         LUT6 (Prop_lut6_I2_O)        0.043     7.702 r  fork14/control/generateBlocks[0].regblock/outputValid_i_2__2/O
                         net (fo=8, unplaced)         0.282     7.984    fork12/control/generateBlocks[4].regblock/transmitValue_i_3__1
                         LUT6 (Prop_lut6_I3_O)        0.043     8.027 r  fork12/control/generateBlocks[4].regblock/fullReg_i_6__0/O
                         net (fo=2, unplaced)         0.388     8.415    fork12/control/generateBlocks[4].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     8.458 r  fork12/control/generateBlocks[4].regblock/fullReg_i_3__1/O
                         net (fo=8, unplaced)         0.282     8.740    buffer14/control/anyBlockStop
                         LUT6 (Prop_lut6_I1_O)        0.043     8.783 r  buffer14/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     9.100    buffer14/control_n_16
                         FDRE                                         r  buffer14/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=1498, unset)         0.483    15.183    buffer14/clk
                         FDRE                                         r  buffer14/dataReg_reg[0]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.955    buffer14/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  5.855    




