

================================================================
== Vivado HLS Report for 'mac_3_9_1'
================================================================
* Date:           Sun Apr 28 16:00:11 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.604|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   19|   19|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     34|    1667|    1202|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        0|      -|     608|      96|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     34|    2275|    1298|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |moblie_net_hadd_1bkb_U521  |moblie_net_hadd_1bkb  |        0|      2|  106|  112|
    |moblie_net_hadd_1bkb_U522  |moblie_net_hadd_1bkb  |        0|      2|  106|  112|
    |moblie_net_hadd_1bkb_U523  |moblie_net_hadd_1bkb  |        0|      2|  106|  112|
    |moblie_net_hadd_1bkb_U524  |moblie_net_hadd_1bkb  |        0|      2|  106|  112|
    |moblie_net_hadd_1bkb_U525  |moblie_net_hadd_1bkb  |        0|      2|  106|  112|
    |moblie_net_hadd_1bkb_U526  |moblie_net_hadd_1bkb  |        0|      2|  106|  112|
    |moblie_net_hadd_1bkb_U527  |moblie_net_hadd_1bkb  |        0|      2|  106|  112|
    |moblie_net_hadd_1bkb_U528  |moblie_net_hadd_1bkb  |        0|      2|  106|  112|
    |moblie_net_hmul_1cud_U529  |moblie_net_hmul_1cud  |        0|      2|   91|   34|
    |moblie_net_hmul_1cud_U530  |moblie_net_hmul_1cud  |        0|      2|   91|   34|
    |moblie_net_hmul_1cud_U531  |moblie_net_hmul_1cud  |        0|      2|   91|   34|
    |moblie_net_hmul_1cud_U532  |moblie_net_hmul_1cud  |        0|      2|   91|   34|
    |moblie_net_hmul_1cud_U533  |moblie_net_hmul_1cud  |        0|      2|   91|   34|
    |moblie_net_hmul_1cud_U534  |moblie_net_hmul_1cud  |        0|      2|   91|   34|
    |moblie_net_hmul_1cud_U535  |moblie_net_hmul_1cud  |        0|      2|   91|   34|
    |moblie_net_hmul_1cud_U536  |moblie_net_hmul_1cud  |        0|      2|   91|   34|
    |moblie_net_hmul_1cud_U537  |moblie_net_hmul_1cud  |        0|      2|   91|   34|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|     34| 1667| 1202|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |input_regs_0_read_int_reg    |  16|   0|   16|          0|
    |input_regs_1_read_int_reg    |  16|   0|   16|          0|
    |input_regs_2_read_int_reg    |  16|   0|   16|          0|
    |input_regs_3_read_int_reg    |  16|   0|   16|          0|
    |input_regs_4_read_int_reg    |  16|   0|   16|          0|
    |input_regs_5_read_int_reg    |  16|   0|   16|          0|
    |input_regs_6_read_int_reg    |  16|   0|   16|          0|
    |input_regs_7_read_int_reg    |  16|   0|   16|          0|
    |input_regs_8_read_1_reg_161  |  16|   0|   16|          0|
    |input_regs_8_read_int_reg    |  16|   0|   16|          0|
    |tmp1_reg_251                 |  16|   0|   16|          0|
    |tmp2_reg_256                 |  16|   0|   16|          0|
    |tmp3_reg_281                 |  16|   0|   16|          0|
    |tmp4_reg_261                 |  16|   0|   16|          0|
    |tmp5_reg_276                 |  16|   0|   16|          0|
    |tmp6_reg_266                 |  16|   0|   16|          0|
    |tmp_5_0_1_reg_211            |  16|   0|   16|          0|
    |tmp_5_0_2_reg_216            |  16|   0|   16|          0|
    |tmp_5_1_1_reg_226            |  16|   0|   16|          0|
    |tmp_5_1_2_reg_231            |  16|   0|   16|          0|
    |tmp_5_1_reg_221              |  16|   0|   16|          0|
    |tmp_5_2_1_reg_241            |  16|   0|   16|          0|
    |tmp_5_2_2_reg_246            |  16|   0|   16|          0|
    |tmp_5_2_reg_236              |  16|   0|   16|          0|
    |tmp_5_reg_206                |  16|   0|   16|          0|
    |tmp_reg_271                  |  16|   0|   16|          0|
    |input_regs_8_read_1_reg_161  |  64|  32|   16|          0|
    |tmp4_reg_261                 |  64|  32|   16|          0|
    |tmp_reg_271                  |  64|  32|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 608|  96|  464|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    mac<3, 9>.1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    mac<3, 9>.1    | return value |
|ap_return          | out |   16| ap_ctrl_hs |    mac<3, 9>.1    | return value |
|input_regs_0_read  |  in |   16|   ap_none  | input_regs_0_read |    scalar    |
|input_regs_1_read  |  in |   16|   ap_none  | input_regs_1_read |    scalar    |
|input_regs_2_read  |  in |   16|   ap_none  | input_regs_2_read |    scalar    |
|input_regs_3_read  |  in |   16|   ap_none  | input_regs_3_read |    scalar    |
|input_regs_4_read  |  in |   16|   ap_none  | input_regs_4_read |    scalar    |
|input_regs_5_read  |  in |   16|   ap_none  | input_regs_5_read |    scalar    |
|input_regs_6_read  |  in |   16|   ap_none  | input_regs_6_read |    scalar    |
|input_regs_7_read  |  in |   16|   ap_none  | input_regs_7_read |    scalar    |
|input_regs_8_read  |  in |   16|   ap_none  | input_regs_8_read |    scalar    |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.09>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_regs_8_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_8_read)" [mobile_net_hls_v1/conv.hpp:34]   --->   Operation 21 'read' 'input_regs_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_regs_7_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_7_read)" [mobile_net_hls_v1/conv.hpp:34]   --->   Operation 22 'read' 'input_regs_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_regs_6_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_6_read)" [mobile_net_hls_v1/conv.hpp:34]   --->   Operation 23 'read' 'input_regs_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_regs_5_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_5_read)" [mobile_net_hls_v1/conv.hpp:34]   --->   Operation 24 'read' 'input_regs_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_regs_4_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_4_read)" [mobile_net_hls_v1/conv.hpp:34]   --->   Operation 25 'read' 'input_regs_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_regs_3_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_3_read)" [mobile_net_hls_v1/conv.hpp:34]   --->   Operation 26 'read' 'input_regs_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_regs_2_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_2_read)" [mobile_net_hls_v1/conv.hpp:34]   --->   Operation 27 'read' 'input_regs_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_regs_1_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_1_read)" [mobile_net_hls_v1/conv.hpp:34]   --->   Operation 28 'read' 'input_regs_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_regs_0_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %input_regs_0_read)" [mobile_net_hls_v1/conv.hpp:34]   --->   Operation 29 'read' 'input_regs_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [4/4] (2.09ns)   --->   "%tmp_5 = fmul half %input_regs_0_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 30 'hmul' 'tmp_5' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [4/4] (2.09ns)   --->   "%tmp_5_0_1 = fmul half %input_regs_1_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 31 'hmul' 'tmp_5_0_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [4/4] (2.09ns)   --->   "%tmp_5_0_2 = fmul half %input_regs_2_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 32 'hmul' 'tmp_5_0_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [4/4] (2.09ns)   --->   "%tmp_5_1 = fmul half %input_regs_3_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 33 'hmul' 'tmp_5_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [4/4] (2.09ns)   --->   "%tmp_5_1_1 = fmul half %input_regs_4_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 34 'hmul' 'tmp_5_1_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [4/4] (2.09ns)   --->   "%tmp_5_1_2 = fmul half %input_regs_5_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 35 'hmul' 'tmp_5_1_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [4/4] (2.09ns)   --->   "%tmp_5_2 = fmul half %input_regs_6_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 36 'hmul' 'tmp_5_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [4/4] (2.09ns)   --->   "%tmp_5_2_1 = fmul half %input_regs_7_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 37 'hmul' 'tmp_5_2_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 38 [3/4] (2.09ns)   --->   "%tmp_5 = fmul half %input_regs_0_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 38 'hmul' 'tmp_5' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [3/4] (2.09ns)   --->   "%tmp_5_0_1 = fmul half %input_regs_1_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 39 'hmul' 'tmp_5_0_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [3/4] (2.09ns)   --->   "%tmp_5_0_2 = fmul half %input_regs_2_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 40 'hmul' 'tmp_5_0_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [3/4] (2.09ns)   --->   "%tmp_5_1 = fmul half %input_regs_3_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 41 'hmul' 'tmp_5_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [3/4] (2.09ns)   --->   "%tmp_5_1_1 = fmul half %input_regs_4_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 42 'hmul' 'tmp_5_1_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [3/4] (2.09ns)   --->   "%tmp_5_1_2 = fmul half %input_regs_5_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 43 'hmul' 'tmp_5_1_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [3/4] (2.09ns)   --->   "%tmp_5_2 = fmul half %input_regs_6_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 44 'hmul' 'tmp_5_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [3/4] (2.09ns)   --->   "%tmp_5_2_1 = fmul half %input_regs_7_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 45 'hmul' 'tmp_5_2_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 46 [2/4] (2.09ns)   --->   "%tmp_5 = fmul half %input_regs_0_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 46 'hmul' 'tmp_5' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/4] (2.09ns)   --->   "%tmp_5_0_1 = fmul half %input_regs_1_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 47 'hmul' 'tmp_5_0_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [2/4] (2.09ns)   --->   "%tmp_5_0_2 = fmul half %input_regs_2_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 48 'hmul' 'tmp_5_0_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/4] (2.09ns)   --->   "%tmp_5_1 = fmul half %input_regs_3_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 49 'hmul' 'tmp_5_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/4] (2.09ns)   --->   "%tmp_5_1_1 = fmul half %input_regs_4_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 50 'hmul' 'tmp_5_1_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/4] (2.09ns)   --->   "%tmp_5_1_2 = fmul half %input_regs_5_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 51 'hmul' 'tmp_5_1_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/4] (2.09ns)   --->   "%tmp_5_2 = fmul half %input_regs_6_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 52 'hmul' 'tmp_5_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/4] (2.09ns)   --->   "%tmp_5_2_1 = fmul half %input_regs_7_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 53 'hmul' 'tmp_5_2_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 54 [1/4] (2.09ns)   --->   "%tmp_5 = fmul half %input_regs_0_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 54 'hmul' 'tmp_5' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/4] (2.09ns)   --->   "%tmp_5_0_1 = fmul half %input_regs_1_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 55 'hmul' 'tmp_5_0_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/4] (2.09ns)   --->   "%tmp_5_0_2 = fmul half %input_regs_2_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 56 'hmul' 'tmp_5_0_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/4] (2.09ns)   --->   "%tmp_5_1 = fmul half %input_regs_3_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 57 'hmul' 'tmp_5_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/4] (2.09ns)   --->   "%tmp_5_1_1 = fmul half %input_regs_4_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 58 'hmul' 'tmp_5_1_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/4] (2.09ns)   --->   "%tmp_5_1_2 = fmul half %input_regs_5_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 59 'hmul' 'tmp_5_1_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/4] (2.09ns)   --->   "%tmp_5_2 = fmul half %input_regs_6_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 60 'hmul' 'tmp_5_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/4] (2.09ns)   --->   "%tmp_5_2_1 = fmul half %input_regs_7_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 61 'hmul' 'tmp_5_2_1' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 62 [4/4] (2.09ns)   --->   "%tmp_5_2_2 = fmul half %input_regs_8_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 62 'hmul' 'tmp_5_2_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [4/4] (3.60ns)   --->   "%tmp1 = fadd half %tmp_5, %tmp_5_0_1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 63 'hadd' 'tmp1' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [4/4] (3.60ns)   --->   "%tmp2 = fadd half %tmp_5_0_2, %tmp_5_1_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 64 'hadd' 'tmp2' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [4/4] (3.60ns)   --->   "%tmp4 = fadd half %tmp_5_1_1, %tmp_5_1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 65 'hadd' 'tmp4' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [4/4] (3.60ns)   --->   "%tmp6 = fadd half %tmp_5_2_1, %tmp_5_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 66 'hadd' 'tmp6' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.60>
ST_6 : Operation 67 [3/4] (2.09ns)   --->   "%tmp_5_2_2 = fmul half %input_regs_8_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 67 'hmul' 'tmp_5_2_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [3/4] (3.60ns)   --->   "%tmp1 = fadd half %tmp_5, %tmp_5_0_1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 68 'hadd' 'tmp1' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [3/4] (3.60ns)   --->   "%tmp2 = fadd half %tmp_5_0_2, %tmp_5_1_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 69 'hadd' 'tmp2' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [3/4] (3.60ns)   --->   "%tmp4 = fadd half %tmp_5_1_1, %tmp_5_1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 70 'hadd' 'tmp4' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [3/4] (3.60ns)   --->   "%tmp6 = fadd half %tmp_5_2_1, %tmp_5_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 71 'hadd' 'tmp6' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.60>
ST_7 : Operation 72 [2/4] (2.09ns)   --->   "%tmp_5_2_2 = fmul half %input_regs_8_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 72 'hmul' 'tmp_5_2_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [2/4] (3.60ns)   --->   "%tmp1 = fadd half %tmp_5, %tmp_5_0_1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 73 'hadd' 'tmp1' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [2/4] (3.60ns)   --->   "%tmp2 = fadd half %tmp_5_0_2, %tmp_5_1_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 74 'hadd' 'tmp2' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [2/4] (3.60ns)   --->   "%tmp4 = fadd half %tmp_5_1_1, %tmp_5_1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 75 'hadd' 'tmp4' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [2/4] (3.60ns)   --->   "%tmp6 = fadd half %tmp_5_2_1, %tmp_5_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 76 'hadd' 'tmp6' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.60>
ST_8 : Operation 77 [1/4] (2.09ns)   --->   "%tmp_5_2_2 = fmul half %input_regs_8_read_1, undef" [mobile_net_hls_v1/conv.hpp:47]   --->   Operation 77 'hmul' 'tmp_5_2_2' <Predicate = true> <Delay = 2.09> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/4] (3.60ns)   --->   "%tmp1 = fadd half %tmp_5, %tmp_5_0_1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 78 'hadd' 'tmp1' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/4] (3.60ns)   --->   "%tmp2 = fadd half %tmp_5_0_2, %tmp_5_1_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 79 'hadd' 'tmp2' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/4] (3.60ns)   --->   "%tmp4 = fadd half %tmp_5_1_1, %tmp_5_1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 80 'hadd' 'tmp4' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/4] (3.60ns)   --->   "%tmp6 = fadd half %tmp_5_2_1, %tmp_5_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 81 'hadd' 'tmp6' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.60>
ST_9 : Operation 82 [4/4] (3.60ns)   --->   "%tmp = fadd half %tmp2, %tmp1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 82 'hadd' 'tmp' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [4/4] (3.60ns)   --->   "%tmp5 = fadd half %tmp6, %tmp_5_2_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 83 'hadd' 'tmp5' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.60>
ST_10 : Operation 84 [3/4] (3.60ns)   --->   "%tmp = fadd half %tmp2, %tmp1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 84 'hadd' 'tmp' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [3/4] (3.60ns)   --->   "%tmp5 = fadd half %tmp6, %tmp_5_2_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 85 'hadd' 'tmp5' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.60>
ST_11 : Operation 86 [2/4] (3.60ns)   --->   "%tmp = fadd half %tmp2, %tmp1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 86 'hadd' 'tmp' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [2/4] (3.60ns)   --->   "%tmp5 = fadd half %tmp6, %tmp_5_2_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 87 'hadd' 'tmp5' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.60>
ST_12 : Operation 88 [1/4] (3.60ns)   --->   "%tmp = fadd half %tmp2, %tmp1" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 88 'hadd' 'tmp' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/4] (3.60ns)   --->   "%tmp5 = fadd half %tmp6, %tmp_5_2_2" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 89 'hadd' 'tmp5' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.60>
ST_13 : Operation 90 [4/4] (3.60ns)   --->   "%tmp3 = fadd half %tmp5, %tmp4" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 90 'hadd' 'tmp3' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.60>
ST_14 : Operation 91 [3/4] (3.60ns)   --->   "%tmp3 = fadd half %tmp5, %tmp4" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 91 'hadd' 'tmp3' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.60>
ST_15 : Operation 92 [2/4] (3.60ns)   --->   "%tmp3 = fadd half %tmp5, %tmp4" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 92 'hadd' 'tmp3' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.60>
ST_16 : Operation 93 [1/4] (3.60ns)   --->   "%tmp3 = fadd half %tmp5, %tmp4" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 93 'hadd' 'tmp3' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.60>
ST_17 : Operation 94 [4/4] (3.60ns)   --->   "%sum_1_2 = fadd half %tmp3, %tmp" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 94 'hadd' 'sum_1_2' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.60>
ST_18 : Operation 95 [3/4] (3.60ns)   --->   "%sum_1_2 = fadd half %tmp3, %tmp" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 95 'hadd' 'sum_1_2' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.60>
ST_19 : Operation 96 [2/4] (3.60ns)   --->   "%sum_1_2 = fadd half %tmp3, %tmp" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 96 'hadd' 'sum_1_2' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.60>
ST_20 : Operation 97 [1/4] (3.60ns)   --->   "%sum_1_2 = fadd half %tmp3, %tmp" [mobile_net_hls_v1/conv.hpp:68]   --->   Operation 97 'hadd' 'sum_1_2' <Predicate = true> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "ret half %sum_1_2" [mobile_net_hls_v1/conv.hpp:106]   --->   Operation 98 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_regs_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_regs_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_regs_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_regs_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_regs_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_regs_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_regs_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_regs_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_regs_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_regs_8_read_1 (read) [ 011111111000000000000]
input_regs_7_read_1 (read) [ 011110000000000000000]
input_regs_6_read_1 (read) [ 011110000000000000000]
input_regs_5_read_1 (read) [ 011110000000000000000]
input_regs_4_read_1 (read) [ 011110000000000000000]
input_regs_3_read_1 (read) [ 011110000000000000000]
input_regs_2_read_1 (read) [ 011110000000000000000]
input_regs_1_read_1 (read) [ 011110000000000000000]
input_regs_0_read_1 (read) [ 011110000000000000000]
tmp_5               (hmul) [ 010001111000000000000]
tmp_5_0_1           (hmul) [ 010001111000000000000]
tmp_5_0_2           (hmul) [ 010001111000000000000]
tmp_5_1             (hmul) [ 010001111000000000000]
tmp_5_1_1           (hmul) [ 010001111000000000000]
tmp_5_1_2           (hmul) [ 010001111000000000000]
tmp_5_2             (hmul) [ 010001111000000000000]
tmp_5_2_1           (hmul) [ 010001111000000000000]
tmp_5_2_2           (hmul) [ 010000000111100000000]
tmp1                (hadd) [ 010000000111100000000]
tmp2                (hadd) [ 010000000111100000000]
tmp4                (hadd) [ 010000000111111110000]
tmp6                (hadd) [ 010000000111100000000]
tmp                 (hadd) [ 010000000000011111111]
tmp5                (hadd) [ 010000000000011110000]
tmp3                (hadd) [ 010000000000000001111]
sum_1_2             (hadd) [ 000000000000000000000]
StgValue_98         (ret ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_regs_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_regs_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_regs_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_regs_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_regs_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_regs_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_regs_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_regs_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_regs_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_regs_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_regs_5_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_regs_5_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_regs_6_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_regs_6_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_regs_7_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_regs_7_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_regs_8_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_regs_8_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.half"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="input_regs_8_read_1_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="16" slack="0"/>
<pin id="24" dir="0" index="1" bw="16" slack="0"/>
<pin id="25" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_regs_8_read_1/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="input_regs_7_read_1_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="16" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_regs_7_read_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="input_regs_6_read_1_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_regs_6_read_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="input_regs_5_read_1_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_regs_5_read_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="input_regs_4_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_regs_4_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="input_regs_3_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_regs_3_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="input_regs_2_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_regs_2_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="input_regs_1_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_regs_1_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="input_regs_0_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_regs_0_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="1"/>
<pin id="78" dir="0" index="1" bw="16" slack="1"/>
<pin id="79" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="1"/>
<pin id="82" dir="0" index="1" bw="16" slack="1"/>
<pin id="83" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="1"/>
<pin id="86" dir="0" index="1" bw="16" slack="1"/>
<pin id="87" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="1"/>
<pin id="90" dir="0" index="1" bw="16" slack="1"/>
<pin id="91" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="tmp6/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="1"/>
<pin id="94" dir="0" index="1" bw="16" slack="1"/>
<pin id="95" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="1"/>
<pin id="98" dir="0" index="1" bw="16" slack="1"/>
<pin id="99" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="tmp5/9 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="1"/>
<pin id="102" dir="0" index="1" bw="16" slack="5"/>
<pin id="103" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="tmp3/13 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="1"/>
<pin id="106" dir="0" index="1" bw="16" slack="5"/>
<pin id="107" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="sum_1_2/17 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_5_0_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_5_0_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_5_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_5_1_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_5_1_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_5_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_5_2_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="4"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_5_2_2/5 "/>
</bind>
</comp>

<comp id="161" class="1005" name="input_regs_8_read_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="4"/>
<pin id="163" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="input_regs_8_read_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="input_regs_7_read_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_regs_7_read_1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="input_regs_6_read_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="1"/>
<pin id="173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_regs_6_read_1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="input_regs_5_read_1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="1"/>
<pin id="178" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_regs_5_read_1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="input_regs_4_read_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="1"/>
<pin id="183" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_regs_4_read_1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="input_regs_3_read_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_regs_3_read_1 "/>
</bind>
</comp>

<comp id="191" class="1005" name="input_regs_2_read_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="1"/>
<pin id="193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_regs_2_read_1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="input_regs_1_read_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_regs_1_read_1 "/>
</bind>
</comp>

<comp id="201" class="1005" name="input_regs_0_read_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="1"/>
<pin id="203" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_regs_0_read_1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_5_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="1"/>
<pin id="208" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_5_0_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="1"/>
<pin id="213" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_5_0_2_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="1"/>
<pin id="218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_5_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="1"/>
<pin id="223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="tmp_5_1_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="1"/>
<pin id="228" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_5_1_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="1"/>
<pin id="233" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_5_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="tmp_5_2_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="1"/>
<pin id="243" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_5_2_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="1"/>
<pin id="248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="1"/>
<pin id="253" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="1"/>
<pin id="258" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp4_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="5"/>
<pin id="263" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp6_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="1"/>
<pin id="268" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="5"/>
<pin id="273" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp5_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="1"/>
<pin id="278" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp3_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="18" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="16" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="18" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="14" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="18" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="12" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="112"><net_src comp="70" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="64" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="58" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="52" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="46" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="40" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="34" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="28" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="22" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="28" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="174"><net_src comp="34" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="179"><net_src comp="40" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="184"><net_src comp="46" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="189"><net_src comp="52" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="194"><net_src comp="58" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="199"><net_src comp="64" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="204"><net_src comp="70" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="209"><net_src comp="108" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="214"><net_src comp="114" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="219"><net_src comp="120" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="224"><net_src comp="126" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="229"><net_src comp="132" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="234"><net_src comp="138" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="239"><net_src comp="144" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="244"><net_src comp="150" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="249"><net_src comp="156" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="254"><net_src comp="76" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="259"><net_src comp="80" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="264"><net_src comp="84" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="269"><net_src comp="88" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="274"><net_src comp="92" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="279"><net_src comp="96" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="284"><net_src comp="100" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_regs_0_read | {}
	Port: input_regs_1_read | {}
	Port: input_regs_2_read | {}
	Port: input_regs_3_read | {}
	Port: input_regs_4_read | {}
	Port: input_regs_5_read | {}
	Port: input_regs_6_read | {}
	Port: input_regs_7_read | {}
	Port: input_regs_8_read | {}
 - Input state : 
	Port: mac<3, 9>.1 : input_regs_0_read | {1 }
	Port: mac<3, 9>.1 : input_regs_1_read | {1 }
	Port: mac<3, 9>.1 : input_regs_2_read | {1 }
	Port: mac<3, 9>.1 : input_regs_3_read | {1 }
	Port: mac<3, 9>.1 : input_regs_4_read | {1 }
	Port: mac<3, 9>.1 : input_regs_5_read | {1 }
	Port: mac<3, 9>.1 : input_regs_6_read | {1 }
	Port: mac<3, 9>.1 : input_regs_7_read | {1 }
	Port: mac<3, 9>.1 : input_regs_8_read | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		StgValue_98 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |            grp_fu_76           |    2    |   106   |   112   |
|          |            grp_fu_80           |    2    |   106   |   112   |
|          |            grp_fu_84           |    2    |   106   |   112   |
|   hadd   |            grp_fu_88           |    2    |   106   |   112   |
|          |            grp_fu_92           |    2    |   106   |   112   |
|          |            grp_fu_96           |    2    |   106   |   112   |
|          |           grp_fu_100           |    2    |   106   |   112   |
|          |           grp_fu_104           |    2    |   106   |   112   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_108           |    2    |    91   |    34   |
|          |           grp_fu_114           |    2    |    91   |    34   |
|          |           grp_fu_120           |    2    |    91   |    34   |
|          |           grp_fu_126           |    2    |    91   |    34   |
|   hmul   |           grp_fu_132           |    2    |    91   |    34   |
|          |           grp_fu_138           |    2    |    91   |    34   |
|          |           grp_fu_144           |    2    |    91   |    34   |
|          |           grp_fu_150           |    2    |    91   |    34   |
|          |           grp_fu_156           |    2    |    91   |    34   |
|----------|--------------------------------|---------|---------|---------|
|          | input_regs_8_read_1_read_fu_22 |    0    |    0    |    0    |
|          | input_regs_7_read_1_read_fu_28 |    0    |    0    |    0    |
|          | input_regs_6_read_1_read_fu_34 |    0    |    0    |    0    |
|          | input_regs_5_read_1_read_fu_40 |    0    |    0    |    0    |
|   read   | input_regs_4_read_1_read_fu_46 |    0    |    0    |    0    |
|          | input_regs_3_read_1_read_fu_52 |    0    |    0    |    0    |
|          | input_regs_2_read_1_read_fu_58 |    0    |    0    |    0    |
|          | input_regs_1_read_1_read_fu_64 |    0    |    0    |    0    |
|          | input_regs_0_read_1_read_fu_70 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    34   |   1667  |   1202  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|input_regs_0_read_1_reg_201|   16   |
|input_regs_1_read_1_reg_196|   16   |
|input_regs_2_read_1_reg_191|   16   |
|input_regs_3_read_1_reg_186|   16   |
|input_regs_4_read_1_reg_181|   16   |
|input_regs_5_read_1_reg_176|   16   |
|input_regs_6_read_1_reg_171|   16   |
|input_regs_7_read_1_reg_166|   16   |
|input_regs_8_read_1_reg_161|   16   |
|        tmp1_reg_251       |   16   |
|        tmp2_reg_256       |   16   |
|        tmp3_reg_281       |   16   |
|        tmp4_reg_261       |   16   |
|        tmp5_reg_276       |   16   |
|        tmp6_reg_266       |   16   |
|     tmp_5_0_1_reg_211     |   16   |
|     tmp_5_0_2_reg_216     |   16   |
|     tmp_5_1_1_reg_226     |   16   |
|     tmp_5_1_2_reg_231     |   16   |
|      tmp_5_1_reg_221      |   16   |
|     tmp_5_2_1_reg_241     |   16   |
|     tmp_5_2_2_reg_246     |   16   |
|      tmp_5_2_reg_236      |   16   |
|       tmp_5_reg_206       |   16   |
|        tmp_reg_271        |   16   |
+---------------------------+--------+
|           Total           |   400  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_108 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_114 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_120 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_126 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_132 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_138 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_144 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_150 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||  5.248  ||    72   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   34   |    -   |  1667  |  1202  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   72   |
|  Register |    -   |    -   |   400  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   34   |    5   |  2067  |  1274  |
+-----------+--------+--------+--------+--------+
