data_ram_0.v,verilog,xil_defaultlib,../../../../proj0.srcs/sources_1/ip/data_ram_0/sim/data_ram_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
