

================================================================
== Vivado HLS Report for 'ma_unitdatax_status_s'
================================================================
* Date:           Mon Nov  2 20:52:08 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.115 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%trans_sts_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %trans_sts) nounwind" [fyp/MA_UNITDATAX_STATUS_indication.c:11]   --->   Operation 2 'read' 'trans_sts_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.18ns)   --->   "%icmp_ln13 = icmp eq i3 %trans_sts_read, 0" [fyp/MA_UNITDATAX_STATUS_indication.c:13]   --->   Operation 3 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %1, label %2" [fyp/MA_UNITDATAX_STATUS_indication.c:13]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.18ns)   --->   "%icmp_ln15 = icmp eq i3 %trans_sts_read, 1" [fyp/MA_UNITDATAX_STATUS_indication.c:15]   --->   Operation 5 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %3, label %4" [fyp/MA_UNITDATAX_STATUS_indication.c:15]   --->   Operation 6 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.18ns)   --->   "%icmp_ln17 = icmp eq i3 %trans_sts_read, 2" [fyp/MA_UNITDATAX_STATUS_indication.c:17]   --->   Operation 7 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln13 & !icmp_ln15)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %5, label %6" [fyp/MA_UNITDATAX_STATUS_indication.c:17]   --->   Operation 8 'br' <Predicate = (!icmp_ln13 & !icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.18ns)   --->   "%icmp_ln19 = icmp eq i3 %trans_sts_read, 3" [fyp/MA_UNITDATAX_STATUS_indication.c:19]   --->   Operation 9 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %7, label %8" [fyp/MA_UNITDATAX_STATUS_indication.c:19]   --->   Operation 10 'br' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.18ns)   --->   "%icmp_ln21 = icmp eq i3 %trans_sts_read, -4" [fyp/MA_UNITDATAX_STATUS_indication.c:21]   --->   Operation 11 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & !icmp_ln19)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %9, label %._crit_edge" [fyp/MA_UNITDATAX_STATUS_indication.c:21]   --->   Operation 12 'br' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & !icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%queue_full_load = load i8* @queue_full, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:24]   --->   Operation 13 'load' 'queue_full_load' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & !icmp_ln19 & !icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.11ns)   --->   "%add_ln24 = add i8 %queue_full_load, 1" [fyp/MA_UNITDATAX_STATUS_indication.c:24]   --->   Operation 14 'add' 'add_ln24' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & !icmp_ln19 & !icmp_ln21)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i8 %add_ln24, i8* @queue_full, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:24]   --->   Operation 15 'store' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & !icmp_ln19 & !icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 16 'br' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & !icmp_ln19 & !icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%unsupported_tx_param_1 = load i8* @unsupported_tx_param, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:22]   --->   Operation 17 'load' 'unsupported_tx_param_1' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & !icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.11ns)   --->   "%add_ln22 = add i8 %unsupported_tx_param_1, 1" [fyp/MA_UNITDATAX_STATUS_indication.c:22]   --->   Operation 18 'add' 'add_ln22' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & !icmp_ln19 & icmp_ln21)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "store i8 %add_ln22, i8* @unsupported_tx_param, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:22]   --->   Operation 19 'store' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & !icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br label %10" [fyp/MA_UNITDATAX_STATUS_indication.c:23]   --->   Operation 20 'br' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & !icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 21 'br' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & !icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%unsupported_channel_1 = load i8* @unsupported_channel_s, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:20]   --->   Operation 22 'load' 'unsupported_channel_1' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.11ns)   --->   "%add_ln20 = add i8 %unsupported_channel_1, 1" [fyp/MA_UNITDATAX_STATUS_indication.c:20]   --->   Operation 23 'add' 'add_ln20' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & icmp_ln19)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "store i8 %add_ln20, i8* @unsupported_channel_s, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:20]   --->   Operation 24 'store' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br label %11" [fyp/MA_UNITDATAX_STATUS_indication.c:21]   --->   Operation 25 'br' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17 & icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 26 'br' <Predicate = (!icmp_ln13 & !icmp_ln15 & !icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%unsupported_service_1 = load i8* @unsupported_service_s, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:18]   --->   Operation 27 'load' 'unsupported_service_1' <Predicate = (!icmp_ln13 & !icmp_ln15 & icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.11ns)   --->   "%add_ln18 = add i8 %unsupported_service_1, 1" [fyp/MA_UNITDATAX_STATUS_indication.c:18]   --->   Operation 28 'add' 'add_ln18' <Predicate = (!icmp_ln13 & !icmp_ln15 & icmp_ln17)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "store i8 %add_ln18, i8* @unsupported_service_s, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:18]   --->   Operation 29 'store' <Predicate = (!icmp_ln13 & !icmp_ln15 & icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br label %12" [fyp/MA_UNITDATAX_STATUS_indication.c:19]   --->   Operation 30 'br' <Predicate = (!icmp_ln13 & !icmp_ln15 & icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %13"   --->   Operation 31 'br' <Predicate = (!icmp_ln13 & !icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%unsupported_priority_1 = load i8* @unsupported_priority, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:16]   --->   Operation 32 'load' 'unsupported_priority_1' <Predicate = (!icmp_ln13 & icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.11ns)   --->   "%add_ln16 = add i8 %unsupported_priority_1, 1" [fyp/MA_UNITDATAX_STATUS_indication.c:16]   --->   Operation 33 'add' 'add_ln16' <Predicate = (!icmp_ln13 & icmp_ln15)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "store i8 %add_ln16, i8* @unsupported_priority, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:16]   --->   Operation 34 'store' <Predicate = (!icmp_ln13 & icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br label %13" [fyp/MA_UNITDATAX_STATUS_indication.c:17]   --->   Operation 35 'br' <Predicate = (!icmp_ln13 & icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 36 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%successful_load = load i8* @successful, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:14]   --->   Operation 37 'load' 'successful_load' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.11ns)   --->   "%add_ln14 = add i8 %successful_load, 1" [fyp/MA_UNITDATAX_STATUS_indication.c:14]   --->   Operation 38 'add' 'add_ln14' <Predicate = (icmp_ln13)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "store i8 %add_ln14, i8* @successful, align 1" [fyp/MA_UNITDATAX_STATUS_indication.c:14]   --->   Operation 39 'store' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br label %14" [fyp/MA_UNITDATAX_STATUS_indication.c:15]   --->   Operation 40 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [fyp/MA_UNITDATAX_STATUS_indication.c:26]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.12ns
The critical path consists of the following:
	'load' operation ('queue_full_load', fyp/MA_UNITDATAX_STATUS_indication.c:24) on static variable 'queue_full' [25]  (0 ns)
	'add' operation ('add_ln24', fyp/MA_UNITDATAX_STATUS_indication.c:24) [26]  (2.12 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
