TimeQuest Timing Analyzer report for Uni_Projektas
Tue Jan 17 11:18:10 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Setup: 'Clock_divider:clock_divider1|clock_out'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Hold: 'Clock_divider:clock_divider1|clock_out'
 15. Slow Model Minimum Pulse Width: 'CLK'
 16. Slow Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLK'
 27. Fast Model Setup: 'Clock_divider:clock_divider1|clock_out'
 28. Fast Model Hold: 'CLK'
 29. Fast Model Hold: 'Clock_divider:clock_divider1|clock_out'
 30. Fast Model Minimum Pulse Width: 'CLK'
 31. Fast Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; CLK                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                    ;
; Clock_divider:clock_divider1|clock_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_divider:clock_divider1|clock_out } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                      ;
+------------+-----------------+----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                             ; Note ;
+------------+-----------------+----------------------------------------+------+
; 40.57 MHz  ; 40.57 MHz       ; CLK                                    ;      ;
; 153.56 MHz ; 153.56 MHz      ; Clock_divider:clock_divider1|clock_out ;      ;
+------------+-----------------+----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+----------------------------------------+---------+---------------+
; Clock                                  ; Slack   ; End Point TNS ;
+----------------------------------------+---------+---------------+
; CLK                                    ; -23.646 ; -9072.157     ;
; Clock_divider:clock_divider1|clock_out ; -5.512  ; -684.363      ;
+----------------------------------------+---------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; CLK                                    ; 0.457 ; 0.000         ;
; Clock_divider:clock_divider1|clock_out ; 0.499 ; 0.000         ;
+----------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLK                                    ; -2.567 ; -5491.785     ;
; Clock_divider:clock_divider1|clock_out ; -0.742 ; -477.848      ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                  ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -23.646 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.590     ;
; -23.636 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.580     ;
; -23.560 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.504     ;
; -23.550 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.494     ;
; -23.548 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 24.503     ;
; -23.498 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 24.453     ;
; -23.492 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.436     ;
; -23.462 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 24.417     ;
; -23.414 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.358     ;
; -23.412 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 24.367     ;
; -23.406 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.350     ;
; -23.394 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.334     ;
; -23.390 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.330     ;
; -23.390 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.330     ;
; -23.389 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.329     ;
; -23.370 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.314     ;
; -23.360 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.304     ;
; -23.328 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.272     ;
; -23.309 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.253     ;
; -23.308 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.248     ;
; -23.304 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.244     ;
; -23.304 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.244     ;
; -23.303 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.243     ;
; -23.284 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.228     ;
; -23.274 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.218     ;
; -23.272 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 24.227     ;
; -23.222 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 24.177     ;
; -23.216 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.160     ;
; -23.203 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 24.165     ;
; -23.198 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.142     ;
; -23.194 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.138     ;
; -23.188 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.132     ;
; -23.186 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 24.141     ;
; -23.138 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.082     ;
; -23.136 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 24.091     ;
; -23.130 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.074     ;
; -23.122 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 24.084     ;
; -23.118 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.058     ;
; -23.117 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 24.079     ;
; -23.114 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.054     ;
; -23.114 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.054     ;
; -23.113 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 24.053     ;
; -23.112 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.056     ;
; -23.104 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.048     ;
; -23.102 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 24.046     ;
; -23.100 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 24.055     ;
; -23.093 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 24.055     ;
; -23.052 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.996     ;
; -23.050 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 24.005     ;
; -23.045 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.989     ;
; -23.044 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.988     ;
; -23.036 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 23.998     ;
; -23.032 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.972     ;
; -23.028 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.968     ;
; -23.028 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.968     ;
; -23.027 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 23.989     ;
; -23.027 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.967     ;
; -23.014 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 23.969     ;
; -23.013 ; ADC_Manager:ADC_Manager1|c_long_func_input[0][0]                                           ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.014     ; 24.039     ;
; -23.007 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 23.969     ;
; -23.004 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.948     ;
; -22.989 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.933     ;
; -22.980 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 23.942     ;
; -22.979 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[13] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.923     ;
; -22.971 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 23.939     ;
; -22.969 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[13] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.913     ;
; -22.967 ; ADC_Manager:ADC_Manager1|c_long_func_input[0][1]                                           ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.014     ; 23.993     ;
; -22.966 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.910     ;
; -22.964 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 23.919     ;
; -22.958 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.902     ;
; -22.957 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 23.919     ;
; -22.952 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.896     ;
; -22.946 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.886     ;
; -22.945 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 23.913     ;
; -22.942 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.882     ;
; -22.942 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.882     ;
; -22.941 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 23.903     ;
; -22.941 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.881     ;
; -22.934 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.878     ;
; -22.930 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.874     ;
; -22.929 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 23.897     ;
; -22.927 ; ADC_Manager:ADC_Manager1|c_long_func_input[0][0]                                           ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.014     ; 23.953     ;
; -22.927 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 23.889     ;
; -22.921 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.865     ;
; -22.918 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.862     ;
; -22.916 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[99] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 23.884     ;
; -22.894 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 23.856     ;
; -22.882 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[12] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.826     ;
; -22.881 ; ADC_Manager:ADC_Manager1|c_long_func_input[0][1]                                           ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.014     ; 23.907     ;
; -22.881 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[13] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 23.836     ;
; -22.880 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.824     ;
; -22.871 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 23.833     ;
; -22.860 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.800     ;
; -22.856 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.796     ;
; -22.856 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.796     ;
; -22.855 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 23.795     ;
; -22.854 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 23.798     ;
; -22.846 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 23.808     ;
; -22.844 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 23.812     ;
; -22.841 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 23.803     ;
+---------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                          ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.512 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.556      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.436 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.480      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[0]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[1]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[3]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[4]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[6]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[7]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[8]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[9]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[10]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[11]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[12]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[15]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.378 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[2]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.413      ;
; -5.369 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[5]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.007     ; 6.402      ;
; -5.369 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[13]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.007     ; 6.402      ;
; -5.369 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[14]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.007     ; 6.402      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.342 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.386      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.322 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 6.366      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[0]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[1]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[3]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[4]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[6]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[7]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[8]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[9]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[10]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[11]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[12]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[15]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.302 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|counter[2]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 6.337      ;
; -5.300 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[16]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.340      ;
; -5.300 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[17]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.340      ;
; -5.300 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[18]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.340      ;
; -5.300 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[19]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.340      ;
; -5.300 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[20]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.340      ;
; -5.300 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[21]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.340      ;
; -5.300 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[22]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.340      ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                             ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.457 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[87]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.596      ; 1.320      ;
; 0.459 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[31]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.594      ; 1.320      ;
; 0.464 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[40]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.593      ; 1.324      ;
; 0.464 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[85]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.596      ; 1.327      ;
; 0.466 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[82]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.596      ; 1.329      ;
; 0.466 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[81]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.596      ; 1.329      ;
; 0.469 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[54]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg0  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.593      ; 1.329      ;
; 0.469 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[80]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.596      ; 1.332      ;
; 0.470 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[37]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.593      ; 1.330      ;
; 0.472 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[46]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.593      ; 1.332      ;
; 0.476 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[44]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.593      ; 1.336      ;
; 0.476 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[16]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg0  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.594      ; 1.337      ;
; 0.476 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[83]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.596      ; 1.339      ;
; 0.478 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[56]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg6  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.314      ;
; 0.478 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[86]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.596      ; 1.341      ;
; 0.481 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[38]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.593      ; 1.341      ;
; 0.481 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[69]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.593      ; 1.341      ;
; 0.481 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[0]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.593      ; 1.341      ;
; 0.482 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[84]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.596      ; 1.345      ;
; 0.485 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[121]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.593      ; 1.345      ;
; 0.485 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[120]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.593      ; 1.345      ;
; 0.486 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[41]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.593      ; 1.346      ;
; 0.491 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[44]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.327      ;
; 0.491 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[71]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.327      ;
; 0.491 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[80]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.572      ; 1.330      ;
; 0.491 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[127]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~porta_datain_reg1 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.327      ;
; 0.492 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[45]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.328      ;
; 0.492 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[53]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.328      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[46]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[41]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[38]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[37]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[70]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[61]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[60]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[58]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[99]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[98]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[15]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[13]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg9   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.494 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[6]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.330      ;
; 0.495 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[82]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.572      ; 1.334      ;
; 0.497 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[12]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.333      ;
; 0.498 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[20]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.570      ; 1.335      ;
; 0.498 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[96]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.334      ;
; 0.498 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[14]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.334      ;
; 0.499 ; Correlation_function:corr_long|first_part            ; Correlation_function:corr_long|first_part                                                                           ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[2]              ; Clock_divider:clock_divider1|counter[2]                                                                             ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[0]              ; Clock_divider:clock_divider1|counter[0]                                                                             ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0] ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1] ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2] ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[47]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.335      ;
; 0.499 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[68]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.335      ;
; 0.500 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[30]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.570      ; 1.337      ;
; 0.500 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[84]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.572      ; 1.339      ;
; 0.501 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[69]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.337      ;
; 0.501 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[100]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.337      ;
; 0.502 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[28]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.570      ; 1.339      ;
; 0.502 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[27]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.570      ; 1.339      ;
; 0.502 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[77]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.572      ; 1.341      ;
; 0.503 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[118]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.339      ;
; 0.503 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[116]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.339      ;
; 0.503 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[115]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.339      ;
; 0.503 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[120]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.339      ;
; 0.503 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[2]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.339      ;
; 0.504 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[40]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.340      ;
; 0.504 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[50]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg2  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.340      ;
; 0.507 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[59]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.343      ;
; 0.507 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[97]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.343      ;
; 0.508 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[101]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.344      ;
; 0.508 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[4]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.344      ;
; 0.734 ; ADC_Manager:ADC_Manager1|c_preamb_func[13][1]        ; ADC_Manager:ADC_Manager1|c_long_func_input[13][1]                                                                   ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; ADC_Manager:ADC_Manager1|c_preamb_func[13][5]        ; ADC_Manager:ADC_Manager1|c_long_func_input[13][5]                                                                   ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.040      ;
; 0.736 ; ADC_Manager:ADC_Manager1|c_preamb_func[13][2]        ; ADC_Manager:ADC_Manager1|c_long_func_input[13][2]                                                                   ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.042      ;
; 0.753 ; ADC_Manager:ADC_Manager1|ram_counter[31]             ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                            ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.755 ; ADC_Manager:ADC_Manager1|data_buffer[1]              ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                             ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.755 ; ADC_Manager:ADC_Manager1|data_buffer[3]              ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                             ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.757 ; ADC_Manager:ADC_Manager1|data_buffer[0]              ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                             ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.063      ;
; 0.808 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0] ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 1.114      ;
; 0.844 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[50]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg2  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.591      ; 1.702      ;
; 0.845 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[126]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg0 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.594      ; 1.706      ;
; 0.850 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[100]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.591      ; 1.708      ;
; 0.851 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[70]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.591      ; 1.709      ;
; 0.852 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[1]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.590      ; 1.709      ;
; 0.854 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[99]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.591      ; 1.712      ;
; 0.855 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[45]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.590      ; 1.712      ;
; 0.855 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[66]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.592      ; 1.714      ;
; 0.855 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[9]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.596      ; 1.718      ;
; 0.856 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[68]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.591      ; 1.714      ;
; 0.856 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[52]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.591      ; 1.714      ;
; 0.856 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[8]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.596      ; 1.719      ;
; 0.856 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[12]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.590      ; 1.713      ;
; 0.856 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[2]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.590      ; 1.713      ;
; 0.857 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[61]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.591      ; 1.715      ;
; 0.857 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[59]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.591      ; 1.715      ;
; 0.857 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[79]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.569      ; 1.693      ;
; 0.857 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[118]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.591      ; 1.715      ;
; 0.857 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[115]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.591      ; 1.715      ;
; 0.857 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[5]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.590      ; 1.714      ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                         ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                     ; ADC_Manager:ADC_Manager1|data_counts[0]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_done                                                          ; ADC_Manager:ADC_Manager1|data_done              ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|preambule_delay_done                                               ; ADC_Manager:ADC_Manager1|preambule_delay_done   ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; ADC_Manager:ADC_Manager1|counter[31]                                                        ; ADC_Manager:ADC_Manager1|counter[31]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.059      ;
; 1.164 ; ADC_Manager:ADC_Manager1|counter[15]                                                        ; ADC_Manager:ADC_Manager1|counter[15]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.470      ;
; 1.166 ; ADC_Manager:ADC_Manager1|counter[16]                                                        ; ADC_Manager:ADC_Manager1|counter[16]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; ADC_Manager:ADC_Manager1|counter[0]                                                         ; ADC_Manager:ADC_Manager1|counter[0]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.473      ;
; 1.175 ; ADC_Manager:ADC_Manager1|counter[1]                                                         ; ADC_Manager:ADC_Manager1|counter[1]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|counter[17]                                                        ; ADC_Manager:ADC_Manager1|counter[17]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[9]                                                         ; ADC_Manager:ADC_Manager1|counter[9]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[18]                                                        ; ADC_Manager:ADC_Manager1|counter[18]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[25]                                                        ; ADC_Manager:ADC_Manager1|counter[25]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[2]                                                         ; ADC_Manager:ADC_Manager1|counter[2]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[1]                                                     ; ADC_Manager:ADC_Manager1|data_counts[1]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[4]                                                         ; ADC_Manager:ADC_Manager1|counter[4]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[7]                                                         ; ADC_Manager:ADC_Manager1|counter[7]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[11]                                                        ; ADC_Manager:ADC_Manager1|counter[11]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[20]                                                        ; ADC_Manager:ADC_Manager1|counter[20]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[23]                                                        ; ADC_Manager:ADC_Manager1|counter[23]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[27]                                                        ; ADC_Manager:ADC_Manager1|counter[27]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[29]                                                        ; ADC_Manager:ADC_Manager1|counter[29]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[30]                                                        ; ADC_Manager:ADC_Manager1|counter[30]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                    ; ADC_Manager:ADC_Manager1|data_counts[30]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.221 ; ADC_Manager:ADC_Manager1|counter[3]                                                         ; ADC_Manager:ADC_Manager1|counter[3]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; ADC_Manager:ADC_Manager1|counter[6]                                                         ; ADC_Manager:ADC_Manager1|counter[6]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.527      ;
; 1.225 ; ADC_Manager:ADC_Manager1|counter[8]                                                         ; ADC_Manager:ADC_Manager1|counter[8]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|counter[10]                                                        ; ADC_Manager:ADC_Manager1|counter[10]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|counter[19]                                                        ; ADC_Manager:ADC_Manager1|counter[19]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|counter[24]                                                        ; ADC_Manager:ADC_Manager1|counter[24]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|counter[26]                                                        ; ADC_Manager:ADC_Manager1|counter[26]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[3]                                                     ; ADC_Manager:ADC_Manager1|data_counts[3]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[8]                                                     ; ADC_Manager:ADC_Manager1|data_counts[8]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[10]                                                    ; ADC_Manager:ADC_Manager1|data_counts[10]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[19]                                                    ; ADC_Manager:ADC_Manager1|data_counts[19]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[24]                                                    ; ADC_Manager:ADC_Manager1|data_counts[24]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[26]                                                    ; ADC_Manager:ADC_Manager1|data_counts[26]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[12]                                                        ; ADC_Manager:ADC_Manager1|counter[12]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[21]                                                        ; ADC_Manager:ADC_Manager1|counter[21]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[22]                                                        ; ADC_Manager:ADC_Manager1|counter[22]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[28]                                                        ; ADC_Manager:ADC_Manager1|counter[28]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[5]                                                     ; ADC_Manager:ADC_Manager1|data_counts[5]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[6]                                                     ; ADC_Manager:ADC_Manager1|data_counts[6]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[12]                                                    ; ADC_Manager:ADC_Manager1|data_counts[12]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[21]                                                    ; ADC_Manager:ADC_Manager1|data_counts[21]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[22]                                                    ; ADC_Manager:ADC_Manager1|data_counts[22]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[28]                                                    ; ADC_Manager:ADC_Manager1|data_counts[28]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.477 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[101] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.554     ; 1.229      ;
; 1.478 ; ADC_Manager:ADC_Manager1|data_done                                                          ; ADC_Manager:ADC_Manager1|data_counts[0]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.001     ; 1.783      ;
; 1.482 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[116] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[124] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.556     ; 1.232      ;
; 1.487 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[57]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[65]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.554     ; 1.239      ;
; 1.493 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[67]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[75]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.557     ; 1.242      ;
; 1.494 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[107] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[115] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.554     ; 1.246      ;
; 1.498 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[37]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[45]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.553     ; 1.251      ;
; 1.515 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                     ; ADC_Manager:ADC_Manager1|data_counts[1]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.821      ;
; 1.562 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[53]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[61]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.550     ; 1.318      ;
; 1.563 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[51]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[59]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.550     ; 1.319      ;
; 1.565 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[4]   ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[12]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.553     ; 1.318      ;
; 1.566 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[6]   ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[14]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.553     ; 1.319      ;
; 1.566 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[90]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[98]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.550     ; 1.322      ;
; 1.566 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[33]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[41]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.550     ; 1.322      ;
; 1.567 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[100] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.554     ; 1.319      ;
; 1.567 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[106] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[114] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.554     ; 1.319      ;
; 1.568 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[64]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.554     ; 1.320      ;
; 1.569 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[5]   ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[13]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.553     ; 1.322      ;
; 1.570 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[95]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[103] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.548     ; 1.328      ;
; 1.571 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[98]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.554     ; 1.323      ;
; 1.571 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[49]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.547     ; 1.330      ;
; 1.572 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[113] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.550     ; 1.328      ;
; 1.573 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[112] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.550     ; 1.329      ;
; 1.574 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[52]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[60]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.554     ; 1.326      ;
; 1.575 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[117] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.548     ; 1.333      ;
; 1.575 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[91]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[99]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.550     ; 1.331      ;
; 1.576 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[53]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[61]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.554     ; 1.328      ;
; 1.576 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[28]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.551     ; 1.331      ;
; 1.576 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[32]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.553     ; 1.329      ;
; 1.577 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[119] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.548     ; 1.335      ;
; 1.577 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[21]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[29]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.555     ; 1.328      ;
; 1.578 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]   ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[13]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.550     ; 1.334      ;
; 1.578 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[94]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[102] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.548     ; 1.336      ;
; 1.578 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[22]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[30]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.555     ; 1.329      ;
; 1.578 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[20]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[28]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.555     ; 1.329      ;
; 1.579 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[1]   ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.547     ; 1.338      ;
; 1.580 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[97]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.554     ; 1.332      ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[25] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[25] ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 5.419 ; 5.419 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 5.419 ; 5.419 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 5.233 ; 5.233 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 5.264 ; 5.264 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 5.183 ; 5.183 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 4.671 ; 4.671 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 4.654 ; 4.654 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 5.199 ; 5.199 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.860 ; 0.860 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; -0.594 ; -0.594 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -5.153 ; -5.153 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -4.967 ; -4.967 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -4.998 ; -4.998 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -4.917 ; -4.917 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -4.405 ; -4.405 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -4.388 ; -4.388 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -4.933 ; -4.933 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; -0.594 ; -0.594 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 7.671 ; 7.671 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 7.647 ; 7.647 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 7.622 ; 7.622 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.154 ; 7.154 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 7.271 ; 7.271 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.662 ; 7.662 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 7.671 ; 7.671 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 4.138 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 4.138 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 7.154 ; 7.154 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 7.647 ; 7.647 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 7.622 ; 7.622 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.154 ; 7.154 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 7.271 ; 7.271 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.662 ; 7.662 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 7.671 ; 7.671 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 4.138 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 4.138 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------+
; Fast Model Setup Summary                                        ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLK                                    ; -5.735 ; -2537.842     ;
; Clock_divider:clock_divider1|clock_out ; -1.181 ; -83.150       ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast Model Hold Summary                                         ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLK                                    ; -0.053 ; -2.914        ;
; Clock_divider:clock_divider1|clock_out ; 0.215  ; 0.000         ;
+----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLK                                    ; -2.000 ; -4153.900     ;
; Clock_divider:clock_divider1|clock_out ; -0.500 ; -322.000      ;
+----------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.735 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.710      ;
; -5.710 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.685      ;
; -5.700 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.675      ;
; -5.675 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.650      ;
; -5.673 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.656      ;
; -5.670 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.645      ;
; -5.648 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.631      ;
; -5.638 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.621      ;
; -5.635 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.610      ;
; -5.619 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.590      ;
; -5.617 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.588      ;
; -5.616 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.587      ;
; -5.616 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.587      ;
; -5.613 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.588      ;
; -5.613 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.596      ;
; -5.606 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.581      ;
; -5.597 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.572      ;
; -5.584 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.555      ;
; -5.582 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.553      ;
; -5.581 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.556      ;
; -5.581 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.552      ;
; -5.581 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.552      ;
; -5.578 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.553      ;
; -5.571 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.546      ;
; -5.561 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.536      ;
; -5.560 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.551      ;
; -5.546 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.521      ;
; -5.544 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.527      ;
; -5.541 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.516      ;
; -5.536 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.511      ;
; -5.532 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.531      ;
; -5.530 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.521      ;
; -5.528 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.519      ;
; -5.525 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.516      ;
; -5.522 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[88] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.521      ;
; -5.519 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.502      ;
; -5.517 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.516      ;
; -5.511 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.486      ;
; -5.509 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.492      ;
; -5.507 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.506      ;
; -5.506 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.481      ;
; -5.502 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[99] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.501      ;
; -5.501 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.476      ;
; -5.498 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.473      ;
; -5.495 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.486      ;
; -5.494 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.469      ;
; -5.493 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.484      ;
; -5.490 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.461      ;
; -5.488 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.459      ;
; -5.487 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.458      ;
; -5.487 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.458      ;
; -5.484 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.459      ;
; -5.484 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.467      ;
; -5.480 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.479      ;
; -5.476 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.451      ;
; -5.475 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.466      ;
; -5.474 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.457      ;
; -5.471 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.462      ;
; -5.471 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.446      ;
; -5.470 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[88] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.469      ;
; -5.467 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.442      ;
; -5.465 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[13] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.440      ;
; -5.465 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.464      ;
; -5.463 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.454      ;
; -5.462 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.437      ;
; -5.460 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[89] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.459      ;
; -5.458 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.433      ;
; -5.455 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.426      ;
; -5.455 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.454      ;
; -5.453 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.424      ;
; -5.452 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.423      ;
; -5.452 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.423      ;
; -5.450 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[99] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.449      ;
; -5.449 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.424      ;
; -5.449 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.432      ;
; -5.448 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|temp_int[18]   ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.425      ;
; -5.440 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.431      ;
; -5.439 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.422      ;
; -5.436 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.427      ;
; -5.436 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.411      ;
; -5.434 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.409      ;
; -5.432 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.407      ;
; -5.431 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.422      ;
; -5.430 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|output_int[12] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.405      ;
; -5.428 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.419      ;
; -5.426 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|output_int[13] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.401      ;
; -5.425 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.400      ;
; -5.425 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]  ; Correlation_function:corr_long|temp_int[18]   ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.402      ;
; -5.420 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.391      ;
; -5.419 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.394      ;
; -5.418 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.389      ;
; -5.417 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.388      ;
; -5.417 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 6.388      ;
; -5.416 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[72] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 6.409      ;
; -5.414 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 6.389      ;
; -5.414 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.397      ;
; -5.413 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 6.406      ;
; -5.409 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]  ; Correlation_function:corr_long|temp_int[19]   ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.386      ;
; -5.408 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[89] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 6.407      ;
; -5.401 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 6.392      ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                          ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.217      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.163 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.199      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; ADC_Manager:ADC_Manager1|counter[25] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.190      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.147 ; ADC_Manager:ADC_Manager1|counter[30] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.183      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[0]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[1]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[3]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[4]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[6]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[7]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[8]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[9]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[10]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[11]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[12]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[15]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.132 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[2]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.160      ;
; -1.126 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[5]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 2.153      ;
; -1.126 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[13]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 2.153      ;
; -1.126 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[14]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.005     ; 2.153      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[0]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[1]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[3]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[4]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[6]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[7]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[8]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[9]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[10]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[11]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[12]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[15]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; ADC_Manager:ADC_Manager1|counter[24] ; ADC_Manager:ADC_Manager1|counter[2]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.004     ; 2.142      ;
; -1.113 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[16]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.145      ;
; -1.113 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[17]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.145      ;
; -1.113 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[18]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.145      ;
; -1.113 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[19]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.145      ;
; -1.113 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[20]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.145      ;
; -1.113 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[21]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.145      ;
; -1.113 ; ADC_Manager:ADC_Manager1|counter[27] ; ADC_Manager:ADC_Manager1|counter[22]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.145      ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                                                                                             ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -0.053 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[31]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.453      ;
; -0.053 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[87]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.453      ;
; -0.052 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[40]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.454      ;
; -0.051 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[56]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg6  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.452      ;
; -0.051 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[54]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg0  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.370      ; 0.457      ;
; -0.051 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[85]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.455      ;
; -0.049 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[37]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.457      ;
; -0.049 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[82]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.457      ;
; -0.049 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[81]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.457      ;
; -0.048 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[46]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.458      ;
; -0.048 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[80]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.458      ;
; -0.047 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[44]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.459      ;
; -0.047 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[45]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.456      ;
; -0.047 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[99]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.367      ; 0.458      ;
; -0.047 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[98]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.367      ; 0.458      ;
; -0.046 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[44]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.457      ;
; -0.046 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[16]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg0  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.460      ;
; -0.046 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[71]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.457      ;
; -0.046 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[53]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.457      ;
; -0.046 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[96]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.367      ; 0.459      ;
; -0.046 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[127] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~porta_datain_reg1 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.457      ;
; -0.045 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[46]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.458      ;
; -0.045 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[41]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.458      ;
; -0.045 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[38]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.458      ;
; -0.045 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[37]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.458      ;
; -0.045 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[70]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.458      ;
; -0.045 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[61]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.458      ;
; -0.045 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[60]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.458      ;
; -0.045 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[58]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.458      ;
; -0.045 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[80]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.458      ;
; -0.044 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[47]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.459      ;
; -0.044 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[83]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.462      ;
; -0.044 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[82]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.459      ;
; -0.044 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[15]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.458      ;
; -0.044 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[13]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg9   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.458      ;
; -0.044 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[6]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.458      ;
; -0.043 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[38]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.463      ;
; -0.043 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[20]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.460      ;
; -0.043 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[69]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.463      ;
; -0.043 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[68]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.460      ;
; -0.043 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[100] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.367      ; 0.462      ;
; -0.043 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[86]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.463      ;
; -0.043 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[14]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.459      ;
; -0.043 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[12]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.459      ;
; -0.042 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[84]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.464      ;
; -0.042 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[0]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.367      ; 0.463      ;
; -0.041 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[41]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.368      ; 0.465      ;
; -0.041 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[30]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.462      ;
; -0.041 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[69]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.462      ;
; -0.041 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[97]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.367      ; 0.464      ;
; -0.041 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[121] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.367      ; 0.464      ;
; -0.041 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[120] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.367      ; 0.464      ;
; -0.040 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[40]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.463      ;
; -0.040 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[28]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.463      ;
; -0.040 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[27]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.463      ;
; -0.040 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[50]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg2  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.463      ;
; -0.040 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[101] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.367      ; 0.465      ;
; -0.040 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[84]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.463      ;
; -0.040 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[118] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.463      ;
; -0.040 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[116] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.463      ;
; -0.040 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[115] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.463      ;
; -0.039 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[59]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.464      ;
; -0.039 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[77]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.464      ;
; -0.039 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[120] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.463      ;
; -0.039 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[2]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.463      ;
; -0.037 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[4]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.465      ;
; 0.067  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[79]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.362      ; 0.567      ;
; 0.068  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[66]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.377      ; 0.583      ;
; 0.068  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[126] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg0 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.367      ; 0.573      ;
; 0.069  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[50]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg2  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.572      ;
; 0.070  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[100] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.366      ; 0.574      ;
; 0.070  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[102] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.363      ; 0.571      ;
; 0.070  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[8]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.372      ; 0.580      ;
; 0.071  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[70]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.574      ;
; 0.071  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[9]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.372      ; 0.581      ;
; 0.071  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[11]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.369      ; 0.578      ;
; 0.071  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[1]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.573      ;
; 0.072  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[45]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.575      ;
; 0.072  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[99]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.366      ; 0.576      ;
; 0.072  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[118] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.575      ;
; 0.073  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[67]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.377      ; 0.588      ;
; 0.073  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[66]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.576      ;
; 0.073  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[68]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.576      ;
; 0.073  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[52]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.576      ;
; 0.073  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[10]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.369      ; 0.580      ;
; 0.074  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[30]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.577      ;
; 0.074  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[61]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.577      ;
; 0.074  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[59]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.577      ;
; 0.074  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[57]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.577      ;
; 0.074  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[103] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.363      ; 0.575      ;
; 0.074  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[115] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.577      ;
; 0.074  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[10]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.372      ; 0.584      ;
; 0.074  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[12]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.576      ;
; 0.074  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[5]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.576      ;
; 0.074  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[2]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.364      ; 0.576      ;
; 0.075  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[57]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.362      ; 0.575      ;
; 0.075  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[85]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.362      ; 0.575      ;
; 0.075  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[78]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg6  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.578      ;
; 0.075  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[9]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.369      ; 0.582      ;
; 0.076  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[42]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.365      ; 0.579      ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.215 ; ADC_Manager:ADC_Manager1|data_counts[0]       ; ADC_Manager:ADC_Manager1|data_counts[0]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_done            ; ADC_Manager:ADC_Manager1|data_done            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|preambule_delay_done ; ADC_Manager:ADC_Manager1|preambule_delay_done ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; ADC_Manager:ADC_Manager1|counter[31]          ; ADC_Manager:ADC_Manager1|counter[31]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADC_Manager:ADC_Manager1|data_counts[31]      ; ADC_Manager:ADC_Manager1|data_counts[31]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.395      ;
; 0.355 ; ADC_Manager:ADC_Manager1|counter[0]           ; ADC_Manager:ADC_Manager1|counter[0]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ADC_Manager:ADC_Manager1|counter[16]          ; ADC_Manager:ADC_Manager1|counter[16]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ADC_Manager:ADC_Manager1|data_counts[16]      ; ADC_Manager:ADC_Manager1|data_counts[16]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; ADC_Manager:ADC_Manager1|counter[15]          ; ADC_Manager:ADC_Manager1|counter[15]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; ADC_Manager:ADC_Manager1|counter[1]           ; ADC_Manager:ADC_Manager1|counter[1]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|counter[17]          ; ADC_Manager:ADC_Manager1|counter[17]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|data_counts[17]      ; ADC_Manager:ADC_Manager1|data_counts[17]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[9]           ; ADC_Manager:ADC_Manager1|counter[9]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[11]          ; ADC_Manager:ADC_Manager1|counter[11]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[18]          ; ADC_Manager:ADC_Manager1|counter[18]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[25]          ; ADC_Manager:ADC_Manager1|counter[25]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[27]          ; ADC_Manager:ADC_Manager1|counter[27]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[2]           ; ADC_Manager:ADC_Manager1|counter[2]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[2]       ; ADC_Manager:ADC_Manager1|data_counts[2]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[9]       ; ADC_Manager:ADC_Manager1|data_counts[9]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[11]      ; ADC_Manager:ADC_Manager1|data_counts[11]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[18]      ; ADC_Manager:ADC_Manager1|data_counts[18]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[25]      ; ADC_Manager:ADC_Manager1|data_counts[25]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[27]      ; ADC_Manager:ADC_Manager1|data_counts[27]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[4]           ; ADC_Manager:ADC_Manager1|counter[4]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[7]           ; ADC_Manager:ADC_Manager1|counter[7]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[20]          ; ADC_Manager:ADC_Manager1|counter[20]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[23]          ; ADC_Manager:ADC_Manager1|counter[23]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[29]          ; ADC_Manager:ADC_Manager1|counter[29]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[30]          ; ADC_Manager:ADC_Manager1|counter[30]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[4]       ; ADC_Manager:ADC_Manager1|data_counts[4]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[7]       ; ADC_Manager:ADC_Manager1|data_counts[7]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[13]      ; ADC_Manager:ADC_Manager1|data_counts[13]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[14]      ; ADC_Manager:ADC_Manager1|data_counts[14]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[15]      ; ADC_Manager:ADC_Manager1|data_counts[15]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[20]      ; ADC_Manager:ADC_Manager1|data_counts[20]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[23]      ; ADC_Manager:ADC_Manager1|data_counts[23]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[29]      ; ADC_Manager:ADC_Manager1|data_counts[29]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[30]      ; ADC_Manager:ADC_Manager1|data_counts[30]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; ADC_Manager:ADC_Manager1|data_counts[1]       ; ADC_Manager:ADC_Manager1|data_counts[1]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.514      ;
; 0.369 ; ADC_Manager:ADC_Manager1|counter[3]           ; ADC_Manager:ADC_Manager1|counter[3]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; ADC_Manager:ADC_Manager1|counter[6]           ; ADC_Manager:ADC_Manager1|counter[6]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; ADC_Manager:ADC_Manager1|counter[8]           ; ADC_Manager:ADC_Manager1|counter[8]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|counter[10]          ; ADC_Manager:ADC_Manager1|counter[10]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|counter[19]          ; ADC_Manager:ADC_Manager1|counter[19]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|counter[24]          ; ADC_Manager:ADC_Manager1|counter[24]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|counter[26]          ; ADC_Manager:ADC_Manager1|counter[26]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[3]       ; ADC_Manager:ADC_Manager1|data_counts[3]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[8]       ; ADC_Manager:ADC_Manager1|data_counts[8]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[10]      ; ADC_Manager:ADC_Manager1|data_counts[10]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[19]      ; ADC_Manager:ADC_Manager1|data_counts[19]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[24]      ; ADC_Manager:ADC_Manager1|data_counts[24]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[26]      ; ADC_Manager:ADC_Manager1|data_counts[26]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[12]          ; ADC_Manager:ADC_Manager1|counter[12]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[21]          ; ADC_Manager:ADC_Manager1|counter[21]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[22]          ; ADC_Manager:ADC_Manager1|counter[22]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[28]          ; ADC_Manager:ADC_Manager1|counter[28]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[5]       ; ADC_Manager:ADC_Manager1|data_counts[5]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[6]       ; ADC_Manager:ADC_Manager1|data_counts[6]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[12]      ; ADC_Manager:ADC_Manager1|data_counts[12]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[21]      ; ADC_Manager:ADC_Manager1|data_counts[21]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[22]      ; ADC_Manager:ADC_Manager1|data_counts[22]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[28]      ; ADC_Manager:ADC_Manager1|data_counts[28]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.443 ; ADC_Manager:ADC_Manager1|data_done            ; ADC_Manager:ADC_Manager1|data_counts[0]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.001     ; 0.594      ;
; 0.449 ; ADC_Manager:ADC_Manager1|data_counts[0]       ; ADC_Manager:ADC_Manager1|data_counts[1]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.601      ;
; 0.493 ; ADC_Manager:ADC_Manager1|counter[0]           ; ADC_Manager:ADC_Manager1|counter[1]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; ADC_Manager:ADC_Manager1|counter[16]          ; ADC_Manager:ADC_Manager1|counter[17]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; ADC_Manager:ADC_Manager1|data_counts[16]      ; ADC_Manager:ADC_Manager1|data_counts[17]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.645      ;
; 0.497 ; ADC_Manager:ADC_Manager1|counter[17]          ; ADC_Manager:ADC_Manager1|counter[18]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; ADC_Manager:ADC_Manager1|counter[1]           ; ADC_Manager:ADC_Manager1|counter[2]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; ADC_Manager:ADC_Manager1|data_counts[1]       ; ADC_Manager:ADC_Manager1|data_counts[2]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; ADC_Manager:ADC_Manager1|data_counts[17]      ; ADC_Manager:ADC_Manager1|data_counts[18]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[2]           ; ADC_Manager:ADC_Manager1|counter[3]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[9]           ; ADC_Manager:ADC_Manager1|counter[10]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[18]          ; ADC_Manager:ADC_Manager1|counter[19]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[25]          ; ADC_Manager:ADC_Manager1|counter[26]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[2]       ; ADC_Manager:ADC_Manager1|data_counts[3]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[9]       ; ADC_Manager:ADC_Manager1|data_counts[10]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[18]      ; ADC_Manager:ADC_Manager1|data_counts[19]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[25]      ; ADC_Manager:ADC_Manager1|data_counts[26]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[11]          ; ADC_Manager:ADC_Manager1|counter[12]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[27]          ; ADC_Manager:ADC_Manager1|counter[28]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[11]      ; ADC_Manager:ADC_Manager1|data_counts[12]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[27]      ; ADC_Manager:ADC_Manager1|data_counts[28]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[30]          ; ADC_Manager:ADC_Manager1|counter[31]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[30]      ; ADC_Manager:ADC_Manager1|data_counts[31]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[29]          ; ADC_Manager:ADC_Manager1|counter[30]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[13]      ; ADC_Manager:ADC_Manager1|data_counts[14]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[14]      ; ADC_Manager:ADC_Manager1|data_counts[15]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[29]      ; ADC_Manager:ADC_Manager1|data_counts[30]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[20]          ; ADC_Manager:ADC_Manager1|counter[21]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[4]       ; ADC_Manager:ADC_Manager1|data_counts[5]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[20]      ; ADC_Manager:ADC_Manager1|data_counts[21]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.509 ; ADC_Manager:ADC_Manager1|counter[3]           ; ADC_Manager:ADC_Manager1|counter[4]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; ADC_Manager:ADC_Manager1|counter[6]           ; ADC_Manager:ADC_Manager1|counter[7]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; ADC_Manager:ADC_Manager1|counter[8]           ; ADC_Manager:ADC_Manager1|counter[9]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|counter[10]          ; ADC_Manager:ADC_Manager1|counter[11]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|counter[24]          ; ADC_Manager:ADC_Manager1|counter[25]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|counter[26]          ; ADC_Manager:ADC_Manager1|counter[27]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|data_counts[8]       ; ADC_Manager:ADC_Manager1|data_counts[9]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[25] ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 2.572 ; 2.572 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 2.572 ; 2.572 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 2.459 ; 2.459 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 2.548 ; 2.548 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 2.448 ; 2.448 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 2.260 ; 2.260 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 2.243 ; 2.243 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 2.438 ; 2.438 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.139 ; 0.139 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; -0.019 ; -0.019 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -2.452 ; -2.452 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -2.339 ; -2.339 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -2.428 ; -2.428 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -2.328 ; -2.328 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -2.140 ; -2.140 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -2.123 ; -2.123 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -2.318 ; -2.318 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; -0.019 ; -0.019 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.591 ; 3.591 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.577 ; 3.577 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.566 ; 3.566 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.355 ; 3.355 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.453 ; 3.453 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.587 ; 3.587 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.591 ; 3.591 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.791 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.791 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.355 ; 3.355 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.577 ; 3.577 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.566 ; 3.566 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.355 ; 3.355 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.453 ; 3.453 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.587 ; 3.587 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.591 ; 3.591 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.791 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.791 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+-----------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                   ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                        ; -23.646   ; -0.053 ; N/A      ; N/A     ; -2.567              ;
;  CLK                                    ; -23.646   ; -0.053 ; N/A      ; N/A     ; -2.567              ;
;  Clock_divider:clock_divider1|clock_out ; -5.512    ; 0.215  ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                         ; -9756.52  ; -2.914 ; 0.0      ; 0.0     ; -5969.633           ;
;  CLK                                    ; -9072.157 ; -2.914 ; N/A      ; N/A     ; -5491.785           ;
;  Clock_divider:clock_divider1|clock_out ; -684.363  ; 0.000  ; N/A      ; N/A     ; -477.848            ;
+-----------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 5.419 ; 5.419 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 5.419 ; 5.419 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 5.233 ; 5.233 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 5.264 ; 5.264 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 5.183 ; 5.183 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 4.671 ; 4.671 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 4.654 ; 4.654 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 5.199 ; 5.199 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.860 ; 0.860 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; -0.019 ; -0.019 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -2.452 ; -2.452 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -2.339 ; -2.339 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -2.428 ; -2.428 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -2.328 ; -2.328 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -2.140 ; -2.140 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -2.123 ; -2.123 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -2.318 ; -2.318 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; -0.019 ; -0.019 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 7.671 ; 7.671 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 7.647 ; 7.647 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 7.622 ; 7.622 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.154 ; 7.154 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 7.271 ; 7.271 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.662 ; 7.662 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 7.671 ; 7.671 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 4.138 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 4.138 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.355 ; 3.355 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.577 ; 3.577 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.566 ; 3.566 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.355 ; 3.355 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.453 ; 3.453 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.587 ; 3.587 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.591 ; 3.591 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.791 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.791 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                              ;
+----------------------------------------+----------------------------------------+-----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+-----------+----------+----------+----------+
; CLK                                    ; CLK                                    ; 361625348 ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out ; CLK                                    ; 507       ; 0        ; 0        ; 0        ;
; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 380       ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 3396      ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                               ;
+----------------------------------------+----------------------------------------+-----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+-----------+----------+----------+----------+
; CLK                                    ; CLK                                    ; 361625348 ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out ; CLK                                    ; 507       ; 0        ; 0        ; 0        ;
; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 380       ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 3396      ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 17 11:18:09 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Uni_Projektas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name Clock_divider:clock_divider1|clock_out Clock_divider:clock_divider1|clock_out
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -23.646
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -23.646     -9072.157 CLK 
    Info (332119):    -5.512      -684.363 Clock_divider:clock_divider1|clock_out 
Info (332146): Worst-case hold slack is 0.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.457         0.000 CLK 
    Info (332119):     0.499         0.000 Clock_divider:clock_divider1|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567     -5491.785 CLK 
    Info (332119):    -0.742      -477.848 Clock_divider:clock_divider1|clock_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.735
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.735     -2537.842 CLK 
    Info (332119):    -1.181       -83.150 Clock_divider:clock_divider1|clock_out 
Info (332146): Worst-case hold slack is -0.053
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.053        -2.914 CLK 
    Info (332119):     0.215         0.000 Clock_divider:clock_divider1|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -4153.900 CLK 
    Info (332119):    -0.500      -322.000 Clock_divider:clock_divider1|clock_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4576 megabytes
    Info: Processing ended: Tue Jan 17 11:18:10 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


