
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v
# synth_design -part xc7z020clg484-3 -top dft_16_top_18 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top dft_16_top_18 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45177 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 243678 ; free virtual = 311736
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dft_16_top_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:3]
INFO: [Synth 8-6157] synthesizing module 'codeBlock88206_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:762]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_5_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1426]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_5_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1426]
INFO: [Synth 8-6157] synthesizing module 'addfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1314]
INFO: [Synth 8-6155] done synthesizing module 'addfxp_18_1' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1314]
INFO: [Synth 8-6157] synthesizing module 'subfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1458]
INFO: [Synth 8-6155] done synthesizing module 'subfxp_18_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1458]
INFO: [Synth 8-6157] synthesizing module 'multfix_alt_dsp_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1330]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1366]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1366]
INFO: [Synth 8-6155] done synthesizing module 'multfix_alt_dsp_18' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1330]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock88206_18' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:762]
INFO: [Synth 8-6157] synthesizing module 'codeBlock89324_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:383]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_2_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1403]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_2_1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1403]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock89324_18' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:383]
INFO: [Synth 8-6155] done synthesizing module 'dft_16_top_18' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.301 ; gain = 71.660 ; free physical = 243654 ; free virtual = 311712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.301 ; gain = 71.660 ; free physical = 243653 ; free virtual = 311711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.297 ; gain = 79.656 ; free physical = 243652 ; free virtual = 311711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1563.301 ; gain = 87.660 ; free physical = 243643 ; free virtual = 311701
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 144   
+---Registers : 
	               36 Bit    Registers := 24    
	               18 Bit    Registers := 256   
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shiftRegFIFO_5_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module addfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_36_0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module codeBlock88206_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 80    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_2_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module codeBlock89324_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'sub88248/res_0_reg[17:0]' into 'add88218/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88263/res_0_reg[17:0]' into 'add88233/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88308/res_0_reg[17:0]' into 'add88278/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88323/res_0_reg[17:0]' into 'add88293/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88456/res_0_reg[17:0]' into 'add88426/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88471/res_0_reg[17:0]' into 'add88441/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88516/res_0_reg[17:0]' into 'add88486/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88531/res_0_reg[17:0]' into 'add88501/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88776/res_0_reg[17:0]' into 'add88746/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88791/res_0_reg[17:0]' into 'add88761/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88836/res_0_reg[17:0]' into 'add88806/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88851/res_0_reg[17:0]' into 'add88821/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89042/res_0_reg[17:0]' into 'add89012/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89057/res_0_reg[17:0]' into 'add89027/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89102/res_0_reg[17:0]' into 'add89072/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89117/res_0_reg[17:0]' into 'add89087/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88344/res_0_reg[17:0]' into 'add88330/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88351/res_0_reg[17:0]' into 'add88337/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88388/res_0_reg[17:0]' into 'add88374/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'add88395/res_0_reg[17:0]' into 'sub88381/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'add88538/res_0_reg[17:0]' into 'sub88552/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'add88545/res_0_reg[17:0]' into 'sub88559/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'sub88624/res_0_reg[17:0]' into 'add88610/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'add88631/res_0_reg[17:0]' into 'sub88617/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'sub88872/res_0_reg[17:0]' into 'add88858/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88879/res_0_reg[17:0]' into 'add88865/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88917/res_0_reg[17:0]' into 'add88903/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'add88924/res_0_reg[17:0]' into 'sub88910/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'add89124/res_0_reg[17:0]' into 'sub89138/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'add89131/res_0_reg[17:0]' into 'sub89145/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'sub89211/res_0_reg[17:0]' into 'add89197/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'add89218/res_0_reg[17:0]' into 'sub89204/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'tm30_reg[17:0]' into 'tm24_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1263]
INFO: [Synth 8-4471] merging register 'tm31_reg[17:0]' into 'tm25_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1279]
INFO: [Synth 8-4471] merging register 'tm32_reg[17:0]' into 'tm26_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1098]
INFO: [Synth 8-4471] merging register 'tm33_reg[17:0]' into 'tm27_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1264]
INFO: [Synth 8-4471] merging register 'tm34_reg[17:0]' into 'tm28_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1280]
INFO: [Synth 8-4471] merging register 'tm35_reg[17:0]' into 'tm29_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1099]
INFO: [Synth 8-4471] merging register 'tm42_reg[17:0]' into 'tm36_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1267]
INFO: [Synth 8-4471] merging register 'tm43_reg[17:0]' into 'tm37_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1283]
INFO: [Synth 8-4471] merging register 'tm44_reg[17:0]' into 'tm38_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1102]
INFO: [Synth 8-4471] merging register 'tm45_reg[17:0]' into 'tm39_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1268]
INFO: [Synth 8-4471] merging register 'tm46_reg[17:0]' into 'tm40_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1284]
INFO: [Synth 8-4471] merging register 'tm47_reg[17:0]' into 'tm41_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1103]
INFO: [Synth 8-4471] merging register 'tm60_reg[17:0]' into 'tm57_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1273]
INFO: [Synth 8-4471] merging register 'tm61_reg[17:0]' into 'tm58_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1289]
INFO: [Synth 8-4471] merging register 'tm62_reg[17:0]' into 'tm59_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1114]
INFO: [Synth 8-4471] merging register 'sub88587/res_0_reg[17:0]' into 'add88580/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub88952/res_0_reg[17:0]' into 'add88945/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'add88980/res_0_reg[17:0]' into 'sub88973/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'add89173/res_0_reg[17:0]' into 'sub89166/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'm88576/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1383]
INFO: [Synth 8-4471] merging register 'm88574/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
INFO: [Synth 8-4471] merging register 'm88576/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
INFO: [Synth 8-4471] merging register 'm88574/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1383]
INFO: [Synth 8-4471] merging register 'm88580/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1383]
INFO: [Synth 8-4471] merging register 'm88580/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
INFO: [Synth 8-4471] merging register 'm88590/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
INFO: [Synth 8-4471] merging register 'm88588/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
INFO: [Synth 8-4471] merging register 'm88590/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1383]
INFO: [Synth 8-4471] merging register 'm88588/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1383]
INFO: [Synth 8-4471] merging register 'sub88715/res_0_reg[17:0]' into 'add88652/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'add88694/res_0_reg[17:0]' into 'sub88673/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'sub88973/res_0_reg[17:0]' into 'add88945/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'sub89302/res_0_reg[17:0]' into 'add89239/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'add89281/res_0_reg[17:0]' into 'sub89260/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1383]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1383]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1383]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1382]
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88910/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register add88903/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89138/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89145/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88559/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88552/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
INFO: [Synth 8-4471] merging register 'sub89366/res_0_reg[17:0]' into 'add89336/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89381/res_0_reg[17:0]' into 'add89351/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89426/res_0_reg[17:0]' into 'add89396/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89441/res_0_reg[17:0]' into 'add89411/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89574/res_0_reg[17:0]' into 'add89544/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89589/res_0_reg[17:0]' into 'add89559/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89634/res_0_reg[17:0]' into 'add89604/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89649/res_0_reg[17:0]' into 'add89619/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89782/res_0_reg[17:0]' into 'add89752/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89797/res_0_reg[17:0]' into 'add89767/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89842/res_0_reg[17:0]' into 'add89812/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89857/res_0_reg[17:0]' into 'add89827/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89990/res_0_reg[17:0]' into 'add89960/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub90005/res_0_reg[17:0]' into 'add89975/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub90050/res_0_reg[17:0]' into 'add90020/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub90065/res_0_reg[17:0]' into 'add90035/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89462/res_0_reg[17:0]' into 'add89448/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89469/res_0_reg[17:0]' into 'add89455/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89506/res_0_reg[17:0]' into 'add89492/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'add89513/res_0_reg[17:0]' into 'sub89499/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'sub89670/res_0_reg[17:0]' into 'add89656/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89677/res_0_reg[17:0]' into 'add89663/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89714/res_0_reg[17:0]' into 'add89700/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'add89721/res_0_reg[17:0]' into 'sub89707/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'sub89878/res_0_reg[17:0]' into 'add89864/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89885/res_0_reg[17:0]' into 'add89871/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub89922/res_0_reg[17:0]' into 'add89908/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'add89929/res_0_reg[17:0]' into 'sub89915/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-4471] merging register 'sub90086/res_0_reg[17:0]' into 'add90072/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub90093/res_0_reg[17:0]' into 'add90079/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'sub90130/res_0_reg[17:0]' into 'add90116/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1466]
INFO: [Synth 8-4471] merging register 'add90137/res_0_reg[17:0]' into 'sub90123/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v:1322]
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[0]' (FDE) to 'codeBlock89324_18_inst/X3_reg[0]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[1]' (FDE) to 'codeBlock89324_18_inst/X3_reg[1]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[2]' (FDE) to 'codeBlock89324_18_inst/X3_reg[2]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[3]' (FDE) to 'codeBlock89324_18_inst/X3_reg[3]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[4]' (FDE) to 'codeBlock89324_18_inst/X3_reg[4]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[5]' (FDE) to 'codeBlock89324_18_inst/X3_reg[5]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[6]' (FDE) to 'codeBlock89324_18_inst/X3_reg[6]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[7]' (FDE) to 'codeBlock89324_18_inst/X3_reg[7]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[8]' (FDE) to 'codeBlock89324_18_inst/X3_reg[8]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[9]' (FDE) to 'codeBlock89324_18_inst/X3_reg[9]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[10]' (FDE) to 'codeBlock89324_18_inst/X3_reg[10]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[11]' (FDE) to 'codeBlock89324_18_inst/X3_reg[11]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[12]' (FDE) to 'codeBlock89324_18_inst/X3_reg[12]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[13]' (FDE) to 'codeBlock89324_18_inst/X3_reg[13]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[14]' (FDE) to 'codeBlock89324_18_inst/X3_reg[14]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[15]' (FDE) to 'codeBlock89324_18_inst/X3_reg[15]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[16]' (FDE) to 'codeBlock89324_18_inst/X3_reg[16]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X7_reg[17]' (FDE) to 'codeBlock89324_18_inst/X3_reg[17]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[0]' (FDE) to 'codeBlock89324_18_inst/X10_reg[0]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[0]' (FDE) to 'codeBlock89324_18_inst/X26_reg[0]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[1]' (FDE) to 'codeBlock89324_18_inst/X10_reg[1]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[1]' (FDE) to 'codeBlock89324_18_inst/X26_reg[1]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[2]' (FDE) to 'codeBlock89324_18_inst/X10_reg[2]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[2]' (FDE) to 'codeBlock89324_18_inst/X26_reg[2]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[3]' (FDE) to 'codeBlock89324_18_inst/X10_reg[3]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[3]' (FDE) to 'codeBlock89324_18_inst/X26_reg[3]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[4]' (FDE) to 'codeBlock89324_18_inst/X10_reg[4]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[4]' (FDE) to 'codeBlock89324_18_inst/X26_reg[4]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[5]' (FDE) to 'codeBlock89324_18_inst/X10_reg[5]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[5]' (FDE) to 'codeBlock89324_18_inst/X26_reg[5]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[6]' (FDE) to 'codeBlock89324_18_inst/X10_reg[6]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[6]' (FDE) to 'codeBlock89324_18_inst/X26_reg[6]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[7]' (FDE) to 'codeBlock89324_18_inst/X10_reg[7]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[7]' (FDE) to 'codeBlock89324_18_inst/X26_reg[7]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[8]' (FDE) to 'codeBlock89324_18_inst/X10_reg[8]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[8]' (FDE) to 'codeBlock89324_18_inst/X26_reg[8]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[9]' (FDE) to 'codeBlock89324_18_inst/X10_reg[9]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[9]' (FDE) to 'codeBlock89324_18_inst/X26_reg[9]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[10]' (FDE) to 'codeBlock89324_18_inst/X10_reg[10]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[10]' (FDE) to 'codeBlock89324_18_inst/X26_reg[10]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[11]' (FDE) to 'codeBlock89324_18_inst/X10_reg[11]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[11]' (FDE) to 'codeBlock89324_18_inst/X26_reg[11]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[12]' (FDE) to 'codeBlock89324_18_inst/X10_reg[12]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[12]' (FDE) to 'codeBlock89324_18_inst/X26_reg[12]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[13]' (FDE) to 'codeBlock89324_18_inst/X10_reg[13]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[13]' (FDE) to 'codeBlock89324_18_inst/X26_reg[13]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[14]' (FDE) to 'codeBlock89324_18_inst/X10_reg[14]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[14]' (FDE) to 'codeBlock89324_18_inst/X26_reg[14]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[15]' (FDE) to 'codeBlock89324_18_inst/X10_reg[15]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[15]' (FDE) to 'codeBlock89324_18_inst/X26_reg[15]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[16]' (FDE) to 'codeBlock89324_18_inst/X10_reg[16]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[16]' (FDE) to 'codeBlock89324_18_inst/X26_reg[16]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X15_reg[17]' (FDE) to 'codeBlock89324_18_inst/X10_reg[17]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X31_reg[17]' (FDE) to 'codeBlock89324_18_inst/X26_reg[17]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[0]' (FDE) to 'codeBlock89324_18_inst/X2_reg[0]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[0]' (FDE) to 'codeBlock89324_18_inst/X19_reg[0]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[1]' (FDE) to 'codeBlock89324_18_inst/X2_reg[1]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[1]' (FDE) to 'codeBlock89324_18_inst/X19_reg[1]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[2]' (FDE) to 'codeBlock89324_18_inst/X2_reg[2]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[2]' (FDE) to 'codeBlock89324_18_inst/X19_reg[2]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[3]' (FDE) to 'codeBlock89324_18_inst/X2_reg[3]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[3]' (FDE) to 'codeBlock89324_18_inst/X19_reg[3]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[4]' (FDE) to 'codeBlock89324_18_inst/X2_reg[4]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[4]' (FDE) to 'codeBlock89324_18_inst/X19_reg[4]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[5]' (FDE) to 'codeBlock89324_18_inst/X2_reg[5]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[5]' (FDE) to 'codeBlock89324_18_inst/X19_reg[5]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[6]' (FDE) to 'codeBlock89324_18_inst/X2_reg[6]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[6]' (FDE) to 'codeBlock89324_18_inst/X19_reg[6]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[7]' (FDE) to 'codeBlock89324_18_inst/X2_reg[7]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[7]' (FDE) to 'codeBlock89324_18_inst/X19_reg[7]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[8]' (FDE) to 'codeBlock89324_18_inst/X2_reg[8]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[8]' (FDE) to 'codeBlock89324_18_inst/X19_reg[8]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[9]' (FDE) to 'codeBlock89324_18_inst/X2_reg[9]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[9]' (FDE) to 'codeBlock89324_18_inst/X19_reg[9]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[10]' (FDE) to 'codeBlock89324_18_inst/X2_reg[10]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[10]' (FDE) to 'codeBlock89324_18_inst/X19_reg[10]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[11]' (FDE) to 'codeBlock89324_18_inst/X2_reg[11]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[11]' (FDE) to 'codeBlock89324_18_inst/X19_reg[11]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[12]' (FDE) to 'codeBlock89324_18_inst/X2_reg[12]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[12]' (FDE) to 'codeBlock89324_18_inst/X19_reg[12]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[13]' (FDE) to 'codeBlock89324_18_inst/X2_reg[13]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[13]' (FDE) to 'codeBlock89324_18_inst/X19_reg[13]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[14]' (FDE) to 'codeBlock89324_18_inst/X2_reg[14]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[14]' (FDE) to 'codeBlock89324_18_inst/X19_reg[14]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[15]' (FDE) to 'codeBlock89324_18_inst/X2_reg[15]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[15]' (FDE) to 'codeBlock89324_18_inst/X19_reg[15]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[16]' (FDE) to 'codeBlock89324_18_inst/X2_reg[16]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[16]' (FDE) to 'codeBlock89324_18_inst/X19_reg[16]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X6_reg[17]' (FDE) to 'codeBlock89324_18_inst/X2_reg[17]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X22_reg[17]' (FDE) to 'codeBlock89324_18_inst/X19_reg[17]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X14_reg[0]' (FDE) to 'codeBlock89324_18_inst/X11_reg[0]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X14_reg[1]' (FDE) to 'codeBlock89324_18_inst/X11_reg[1]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X14_reg[2]' (FDE) to 'codeBlock89324_18_inst/X11_reg[2]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X14_reg[3]' (FDE) to 'codeBlock89324_18_inst/X11_reg[3]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X14_reg[4]' (FDE) to 'codeBlock89324_18_inst/X11_reg[4]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X14_reg[5]' (FDE) to 'codeBlock89324_18_inst/X11_reg[5]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X14_reg[6]' (FDE) to 'codeBlock89324_18_inst/X11_reg[6]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X14_reg[7]' (FDE) to 'codeBlock89324_18_inst/X11_reg[7]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X14_reg[8]' (FDE) to 'codeBlock89324_18_inst/X11_reg[8]'
INFO: [Synth 8-3886] merging instance 'codeBlock89324_18_inst/X14_reg[9]' (FDE) to 'codeBlock89324_18_inst/X11_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.039 ; gain = 228.398 ; free physical = 243987 ; free virtual = 312049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.043 ; gain = 228.402 ; free physical = 244011 ; free virtual = 312072
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.141 ; gain = 233.500 ; free physical = 243993 ; free virtual = 312054
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.145 ; gain = 233.504 ; free physical = 243991 ; free virtual = 312052
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.145 ; gain = 233.504 ; free physical = 243990 ; free virtual = 312052
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1709.145 ; gain = 233.504 ; free physical = 243987 ; free virtual = 312049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1709.145 ; gain = 233.504 ; free physical = 243991 ; free virtual = 312053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1709.145 ; gain = 233.504 ; free physical = 243989 ; free virtual = 312052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1709.145 ; gain = 233.504 ; free physical = 243989 ; free virtual = 312054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dft_16_top_18 | codeBlock89324_18_inst/X24_reg[17] | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|dft_16_top_18 | codeBlock89324_18_inst/X8_reg[17]  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|dft_16_top_18 | codeBlock89324_18_inst/X16_reg[17] | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|dft_16_top_18 | codeBlock89324_18_inst/X25_reg[17] | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|dft_16_top_18 | codeBlock89324_18_inst/X9_reg[17]  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|dft_16_top_18 | codeBlock89324_18_inst/X21_reg[17] | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|dft_16_top_18 | codeBlock89324_18_inst/X3_reg[0]   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|dft_16_top_18 | codeBlock89324_18_inst/X2_reg[0]   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|dft_16_top_18 | codeBlock89324_18_inst/X1_reg[0]   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|dft_16_top_18 | codeBlock89324_18_inst/X0_reg[0]   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|dft_16_top_18 | codeBlock89324_18_inst/X17_reg[0]  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
+--------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   375|
|2     |DSP48E1 |    14|
|3     |LUT1    |    69|
|4     |LUT2    |  1280|
|5     |SRL16E  |   198|
|6     |FDRE    |  2151|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------+--------------------------------------+------+
|      |Instance                                      |Module                                |Cells |
+------+----------------------------------------------+--------------------------------------+------+
|1     |top                                           |                                      |  4087|
|2     |  codeBlock88206_18_inst                      |codeBlock88206_18                     |  2392|
|3     |    add88218                                  |addfxp_18_1_30                        |    77|
|4     |    add88233                                  |addfxp_18_1_31                        |    77|
|5     |    add88278                                  |addfxp_18_1_32                        |    41|
|6     |    add88293                                  |addfxp_18_1_33                        |    41|
|7     |    add88330                                  |addfxp_18_1_34                        |    23|
|8     |    add88337                                  |addfxp_18_1_35                        |    23|
|9     |    add88374                                  |addfxp_18_1_36                        |    23|
|10    |    add88426                                  |addfxp_18_1_37                        |    77|
|11    |    add88441                                  |addfxp_18_1_38                        |    77|
|12    |    add88486                                  |addfxp_18_1_39                        |    41|
|13    |    add88501                                  |addfxp_18_1_40                        |    41|
|14    |    add88538                                  |addfxp_18_1_41                        |     5|
|15    |    add88545                                  |addfxp_18_1_42                        |     5|
|16    |    add88580                                  |addfxp_18_1_43                        |    41|
|17    |    add88610                                  |addfxp_18_1_44                        |     5|
|18    |    add88652                                  |addfxp_18_1_45                        |    41|
|19    |    add88746                                  |addfxp_18_1_46                        |    77|
|20    |    add88761                                  |addfxp_18_1_47                        |    77|
|21    |    add88806                                  |addfxp_18_1_48                        |    41|
|22    |    add88821                                  |addfxp_18_1_49                        |    41|
|23    |    add88858                                  |addfxp_18_1_50                        |    23|
|24    |    add88865                                  |addfxp_18_1_51                        |    23|
|25    |    add88903                                  |addfxp_18_1_52                        |     5|
|26    |    add88945                                  |addfxp_18_1_53                        |    41|
|27    |    add89012                                  |addfxp_18_1_54                        |    77|
|28    |    add89027                                  |addfxp_18_1_55                        |    77|
|29    |    add89072                                  |addfxp_18_1_56                        |    41|
|30    |    add89087                                  |addfxp_18_1_57                        |    41|
|31    |    add89124                                  |addfxp_18_1_58                        |     5|
|32    |    add89131                                  |addfxp_18_1_59                        |     5|
|33    |    add89197                                  |addfxp_18_1_60                        |     5|
|34    |    add89239                                  |addfxp_18_1_61                        |    41|
|35    |    m88566                                    |multfix_alt_dsp_18                    |     2|
|36    |      dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_84 |     2|
|37    |    m88570                                    |multfix_alt_dsp_18_62                 |     2|
|38    |      dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_83 |     2|
|39    |    m88572                                    |multfix_alt_dsp_18_63                 |     2|
|40    |      dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_82 |     2|
|41    |    m88578                                    |multfix_alt_dsp_18_64                 |     2|
|42    |      dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_81 |     2|
|43    |    m88582                                    |multfix_alt_dsp_18_65                 |     2|
|44    |      dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_80 |     2|
|45    |    m88584                                    |multfix_alt_dsp_18_66                 |     2|
|46    |      dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_79 |     2|
|47    |    m88586                                    |multfix_alt_dsp_18_67                 |     2|
|48    |      dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0    |     2|
|49    |    shiftRegFIFO_5_1_inst                     |shiftRegFIFO_5_1                      |     5|
|50    |    sub88381                                  |subfxp_18_1_68                        |    23|
|51    |    sub88552                                  |subfxp_18_1_69                        |    18|
|52    |    sub88559                                  |subfxp_18_1_70                        |    18|
|53    |    sub88617                                  |subfxp_18_1_71                        |     5|
|54    |    sub88673                                  |subfxp_18_1_72                        |    41|
|55    |    sub88910                                  |subfxp_18_1_73                        |     5|
|56    |    sub89138                                  |subfxp_18_1_74                        |    18|
|57    |    sub89145                                  |subfxp_18_1_75                        |    18|
|58    |    sub89166                                  |subfxp_18_1_76                        |    41|
|59    |    sub89204                                  |subfxp_18_1_77                        |     5|
|60    |    sub89260                                  |subfxp_18_1_78                        |    41|
|61    |  codeBlock89324_18_inst                      |codeBlock89324_18                     |  1695|
|62    |    add89336                                  |addfxp_18_1                           |    77|
|63    |    add89351                                  |addfxp_18_1_0                         |    77|
|64    |    add89396                                  |addfxp_18_1_1                         |    41|
|65    |    add89411                                  |addfxp_18_1_2                         |    41|
|66    |    add89448                                  |addfxp_18_1_3                         |    23|
|67    |    add89455                                  |addfxp_18_1_4                         |    23|
|68    |    add89492                                  |addfxp_18_1_5                         |    23|
|69    |    add89544                                  |addfxp_18_1_6                         |    77|
|70    |    add89559                                  |addfxp_18_1_7                         |    77|
|71    |    add89604                                  |addfxp_18_1_8                         |    41|
|72    |    add89619                                  |addfxp_18_1_9                         |    41|
|73    |    add89656                                  |addfxp_18_1_10                        |    23|
|74    |    add89663                                  |addfxp_18_1_11                        |    23|
|75    |    add89700                                  |addfxp_18_1_12                        |    23|
|76    |    add89752                                  |addfxp_18_1_13                        |    77|
|77    |    add89767                                  |addfxp_18_1_14                        |    77|
|78    |    add89812                                  |addfxp_18_1_15                        |    41|
|79    |    add89827                                  |addfxp_18_1_16                        |    41|
|80    |    add89864                                  |addfxp_18_1_17                        |    23|
|81    |    add89871                                  |addfxp_18_1_18                        |    23|
|82    |    add89908                                  |addfxp_18_1_19                        |    23|
|83    |    add89960                                  |addfxp_18_1_20                        |    78|
|84    |    add89975                                  |addfxp_18_1_21                        |    77|
|85    |    add90020                                  |addfxp_18_1_22                        |    41|
|86    |    add90035                                  |addfxp_18_1_23                        |    42|
|87    |    add90072                                  |addfxp_18_1_24                        |    23|
|88    |    add90079                                  |addfxp_18_1_25                        |    23|
|89    |    add90116                                  |addfxp_18_1_26                        |    23|
|90    |    shiftRegFIFO_2_1_inst                     |shiftRegFIFO_2_1                      |     2|
|91    |    sub89499                                  |subfxp_18_1                           |    23|
|92    |    sub89707                                  |subfxp_18_1_27                        |    23|
|93    |    sub89915                                  |subfxp_18_1_28                        |    23|
|94    |    sub90123                                  |subfxp_18_1_29                        |    23|
+------+----------------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1709.145 ; gain = 233.504 ; free physical = 243989 ; free virtual = 312054
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1709.145 ; gain = 233.504 ; free physical = 243992 ; free virtual = 312056
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1709.148 ; gain = 233.504 ; free physical = 243999 ; free virtual = 312063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.285 ; gain = 0.000 ; free physical = 243917 ; free virtual = 311978
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
226 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1800.285 ; gain = 324.742 ; free physical = 243975 ; free virtual = 312036
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2419.969 ; gain = 619.684 ; free physical = 243373 ; free virtual = 311435
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.969 ; gain = 0.000 ; free physical = 243373 ; free virtual = 311434
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2443.980 ; gain = 0.000 ; free physical = 243371 ; free virtual = 311435
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2550.242 ; gain = 0.004 ; free physical = 243229 ; free virtual = 311290

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ba639b3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243234 ; free virtual = 311295

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ba639b3b

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243214 ; free virtual = 311275
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ba639b3b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243227 ; free virtual = 311288
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 119d880c7

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243218 ; free virtual = 311279
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 119d880c7

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243216 ; free virtual = 311277
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 138197674

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243226 ; free virtual = 311287
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 138197674

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243225 ; free virtual = 311287
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243225 ; free virtual = 311287
Ending Logic Optimization Task | Checksum: 138197674

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243225 ; free virtual = 311287

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 138197674

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243227 ; free virtual = 311288

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 138197674

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243226 ; free virtual = 311287

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243226 ; free virtual = 311287
Ending Netlist Obfuscation Task | Checksum: 138197674

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.242 ; gain = 0.000 ; free physical = 243226 ; free virtual = 311287
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.242 ; gain = 0.004 ; free physical = 243226 ; free virtual = 311287
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 138197674
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module dft_16_top_18 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2615.242 ; gain = 33.004 ; free physical = 243135 ; free virtual = 311197
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.201 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2619.242 ; gain = 37.004 ; free physical = 243131 ; free virtual = 311192
IDT: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2715.285 ; gain = 100.043 ; free physical = 243133 ; free virtual = 311194
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2811.418 ; gain = 96.133 ; free physical = 243128 ; free virtual = 311189
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2811.418 ; gain = 229.180 ; free physical = 243128 ; free virtual = 311189

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243179 ; free virtual = 311241


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design dft_16_top_18 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2151
Number of SRLs augmented: 0  newly gated: 0 Total: 198
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 138197674

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243179 ; free virtual = 311241
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 138197674
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2811.418 ; gain = 261.176 ; free physical = 243184 ; free virtual = 311245
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27172264 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 138197674

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243181 ; free virtual = 311243
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 138197674

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243181 ; free virtual = 311242
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 138197674

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243179 ; free virtual = 311241
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 138197674

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243182 ; free virtual = 311243
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 138197674

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243181 ; free virtual = 311242

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243181 ; free virtual = 311242
Ending Netlist Obfuscation Task | Checksum: 138197674

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243180 ; free virtual = 311242
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243171 ; free virtual = 311232
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 592383be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243170 ; free virtual = 311232
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243172 ; free virtual = 311233

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dcc9b41f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243155 ; free virtual = 311216

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1943e148b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243159 ; free virtual = 311220

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1943e148b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243159 ; free virtual = 311220
Phase 1 Placer Initialization | Checksum: 1943e148b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243159 ; free virtual = 311220

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 130df230b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243145 ; free virtual = 311207

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243111 ; free virtual = 311172

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1fce6c42f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243109 ; free virtual = 311171
Phase 2 Global Placement | Checksum: 11960fb58

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243103 ; free virtual = 311165

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11960fb58

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243102 ; free virtual = 311164

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e006e5ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243110 ; free virtual = 311171

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15aaf57c3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243108 ; free virtual = 311169

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b4aa20b7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243108 ; free virtual = 311169

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13ffb2a36

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243115 ; free virtual = 311176

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13ffb2a36

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243114 ; free virtual = 311176

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12cee2e1b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243116 ; free virtual = 311178
Phase 3 Detail Placement | Checksum: 12cee2e1b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243115 ; free virtual = 311177

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12c299e3f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 12c299e3f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243193 ; free virtual = 311253
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.980. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11d772ef4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243209 ; free virtual = 311269
Phase 4.1 Post Commit Optimization | Checksum: 11d772ef4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243221 ; free virtual = 311281

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11d772ef4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243249 ; free virtual = 311309

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11d772ef4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243293 ; free virtual = 311353

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243300 ; free virtual = 311360
Phase 4.4 Final Placement Cleanup | Checksum: 99d0fe93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243446 ; free virtual = 311506
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 99d0fe93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243597 ; free virtual = 311657
Ending Placer Task | Checksum: 7d69275e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243845 ; free virtual = 311905
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 243914 ; free virtual = 311974
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244257 ; free virtual = 312317
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244250 ; free virtual = 312311
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244172 ; free virtual = 312236
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2445a3a0 ConstDB: 0 ShapeSum: 592383be RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "X23[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X23[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X23[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X7[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X7[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X30[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X30[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X14[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X14[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X15[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X15[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X31[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X31[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: d28a918a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244185 ; free virtual = 312246
Post Restoration Checksum: NetGraph: adabb497 NumContArr: 24dedcf3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d28a918a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244182 ; free virtual = 312243

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d28a918a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244208 ; free virtual = 312269

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d28a918a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244208 ; free virtual = 312269
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 251935a11

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244187 ; free virtual = 312248
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.058  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 218bb49be

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244176 ; free virtual = 312237

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c8ea0f17

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244172 ; free virtual = 312233

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.232  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12d8a58fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244160 ; free virtual = 312221
Phase 4 Rip-up And Reroute | Checksum: 12d8a58fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244160 ; free virtual = 312221

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12d8a58fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244159 ; free virtual = 312220

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12d8a58fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244158 ; free virtual = 312219
Phase 5 Delay and Skew Optimization | Checksum: 12d8a58fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244158 ; free virtual = 312219

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11867127f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244152 ; free virtual = 312213
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.232  | TNS=0.000  | WHS=0.072  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c4c5a3b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244151 ; free virtual = 312212
Phase 6 Post Hold Fix | Checksum: 1c4c5a3b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244151 ; free virtual = 312211

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.315678 %
  Global Horizontal Routing Utilization  = 0.496704 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c4c5a3b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244159 ; free virtual = 312220

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c4c5a3b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244157 ; free virtual = 312218

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 165347662

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244142 ; free virtual = 312203

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.232  | TNS=0.000  | WHS=0.072  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 165347662

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244155 ; free virtual = 312215
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244188 ; free virtual = 312249

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244189 ; free virtual = 312250
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244187 ; free virtual = 312248
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244176 ; free virtual = 312240
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2811.418 ; gain = 0.000 ; free physical = 244164 ; free virtual = 312230
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2907.492 ; gain = 0.000 ; free physical = 243258 ; free virtual = 311319
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:57:08 2022...
