Warning (10268): Verilog HDL information at test_tea_asmd.sv(42): always construct contains both blocking and non-blocking assignments File: C:/Users/krzys/Programs/Verilog/SYCY/TEA_ASMD/test_tea_asmd.sv Line: 42
