// Seed: 573123110
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input uwire id_2,
    output supply0 id_3
);
  initial $clog2(3);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd72,
    parameter id_1 = 32'd78
) (
    input wire _id_0,
    input tri0 _id_1,
    input wire id_2
    , id_14,
    output uwire id_3,
    output wor id_4,
    output uwire id_5,
    output tri1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand id_9,
    output wor id_10,
    input tri1 id_11,
    output supply0 id_12
);
  wire [~  id_1 : id_0] id_15;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
