INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/flag_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.srcs/sim_1/new/flag_gen_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_gen_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/tonedeaf/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
