// Seed: 36029876
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_5(
      1
  );
  wire id_6;
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output wand id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    id_18,
    output uwire id_11,
    input uwire id_12,
    input uwire id_13,
    input supply0 id_14,
    input tri id_15,
    output tri id_16
);
  wire id_19;
  assign id_5 = (id_3);
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18
  );
  assign id_5 = -1'b0;
  wire id_20;
endmodule
