{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702382747508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702382747508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 12:05:47 2023 " "Processing started: Tue Dec 12 12:05:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702382747508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702382747508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4task2 -c lab4task2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4task2 -c lab4task2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702382747508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702382749223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702382749223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4task2_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4task2_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4task2_top " "Found entity 1: lab4task2_top" {  } { { "lab4task2_top.sv" "" { Text "C:/Users/jenni/OneDrive/Documents/CircuitsLab/Lab4/Task2/lab4task2_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702382765789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702382765789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jenni/onedrive/documents/circuitslab/mylib/hexto7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jenni/onedrive/documents/circuitslab/mylib/hexto7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "../../MyLib/hexto7seg.sv" "" { Text "C:/Users/jenni/OneDrive/Documents/CircuitsLab/MyLib/hexto7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702382765789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702382765789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jenni/onedrive/documents/circuitslab/mylib/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jenni/onedrive/documents/circuitslab/mylib/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../MyLib/counter.sv" "" { Text "C:/Users/jenni/OneDrive/Documents/CircuitsLab/MyLib/counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702382765789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702382765789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jenni/onedrive/documents/circuitslab/mylib/bin2bcd_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jenni/onedrive/documents/circuitslab/mylib/bin2bcd_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "../../MyLib/bin2bcd_16.sv" "" { Text "C:/Users/jenni/OneDrive/Documents/CircuitsLab/MyLib/bin2bcd_16.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702382765789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702382765789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktick.sv 1 1 " "Found 1 design units, including 1 entities, in source file clktick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clktick " "Found entity 1: clktick" {  } { { "clktick.sv" "" { Text "C:/Users/jenni/OneDrive/Documents/CircuitsLab/Lab4/Task2/clktick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702382765789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702382765789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tick lab4task2_top.sv(11) " "Verilog HDL Implicit Net warning at lab4task2_top.sv(11): created implicit net for \"tick\"" {  } { { "lab4task2_top.sv" "" { Text "C:/Users/jenni/OneDrive/Documents/CircuitsLab/Lab4/Task2/lab4task2_top.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702382765789 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4task2_top.sv(27) " "Verilog HDL Instantiation warning at lab4task2_top.sv(27): instance has no name" {  } { { "lab4task2_top.sv" "" { Text "C:/Users/jenni/OneDrive/Documents/CircuitsLab/Lab4/Task2/lab4task2_top.sv" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1702382765789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4task2_top " "Elaborating entity \"lab4task2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702382765883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick clktick:click " "Elaborating entity \"clktick\" for hierarchy \"clktick:click\"" {  } { { "lab4task2_top.sv" "click" { Text "C:/Users/jenni/OneDrive/Documents/CircuitsLab/Lab4/Task2/lab4task2_top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702382765925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:CTR16 " "Elaborating entity \"counter\" for hierarchy \"counter:CTR16\"" {  } { { "lab4task2_top.sv" "CTR16" { Text "C:/Users/jenni/OneDrive/Documents/CircuitsLab/Lab4/Task2/lab4task2_top.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702382765925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_16 bin2bcd_16:comb_8 " "Elaborating entity \"bin2bcd_16\" for hierarchy \"bin2bcd_16:comb_8\"" {  } { { "lab4task2_top.sv" "comb_8" { Text "C:/Users/jenni/OneDrive/Documents/CircuitsLab/Lab4/Task2/lab4task2_top.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702382765925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7seg hexto7seg:SEG0 " "Elaborating entity \"hexto7seg\" for hierarchy \"hexto7seg:SEG0\"" {  } { { "lab4task2_top.sv" "SEG0" { Text "C:/Users/jenni/OneDrive/Documents/CircuitsLab/Lab4/Task2/lab4task2_top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702382765932 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702382767007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702382769198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702382771449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702382771449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702382771775 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702382771775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "210 " "Implemented 210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702382771775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702382771775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702382771796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 12:06:11 2023 " "Processing ended: Tue Dec 12 12:06:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702382771796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702382771796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702382771796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702382771796 ""}
