;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <20, @12
	ADD 60, -36
	SUB 12, @10
	SUB 12, @10
	SUB @127, 106
	SUB #12, @200
	DJN 6, 0
	DJN 6, 0
	DAT <0, #0
	DJN -1, @-20
	SUB @121, @703
	SUB 300, 90
	SUB #72, @200
	SUB #0, -2
	SUB #12, @200
	SUB #0, -2
	JMP 60, -36
	SUB #12, @200
	SUB #12, @200
	SLT #270, <32
	SUB @121, 103
	SUB <20, @12
	JMP 0, 12
	SLT @-127, 103
	SUB 12, @10
	CMP 0, 6
	CMP #30, -2
	MOV @-127, 100
	MOV @-127, 100
	SUB 60, -36
	CMP 67, -36
	MOV <100, 0
	SLT <100, 4
	SUB #30, -2
	SLT 300, 10
	SLT 300, 10
	SPL 0, <-22
	SUB @121, @703
	SUB @121, 103
	CMP @121, 103
	SPL 0, <-22
	DJN -1, @-20
	SUB 300, 90
	MOV -7, <-20
