Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 02:25:37 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.060ns (35.111%)  route 1.959ns (64.889%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 6.618 - 4.000 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.220ns (routing 1.366ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.958ns (routing 1.239ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=6003, routed)        2.220     3.171    Delay1No10_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X144Y209       FDCE                                         r  Delay1No10_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y209       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.250 r  Delay1No10_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.475     3.725    Delay1No10_instance/Q[0]
    SLICE_X135Y212       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.849 r  Delay1No10_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.009     3.858    Sum10_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X135Y212       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.048 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.074    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X135Y213       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.089 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.115    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X135Y214       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.167 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.258     4.425    Delay1No11_instance/CO[0]
    SLICE_X134Y215       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     4.493 r  Delay1No11_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.232     4.725    Delay1No10_instance/Y_reg[23]_0[0]
    SLICE_X135Y214       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.815 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.148     4.963    Delay1No10_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X136Y213       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     5.085 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.330     5.415    Delay1No11_instance/shiftVal__5[0]
    SLICE_X133Y208       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     5.516 r  Delay1No11_instance/shiftedFracY_d1[8]_i_2__0/O
                         net (fo=4, routed)           0.269     5.785    Delay1No11_instance/Sum10_1_impl_instance/level2[9]
    SLICE_X130Y210       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.882 r  Delay1No11_instance/shiftedFracY_d1[8]_i_1__0/O
                         net (fo=2, routed)           0.137     6.019    Delay1No10_instance/Y_reg[26]_0[2]
    SLICE_X130Y210       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     6.141 r  Delay1No10_instance/shiftedFracY_d1[24]_i_1__0/O
                         net (fo=1, routed)           0.049     6.190    Sum10_1_impl_instance/FPAddSubOp_instance/D[13]
    SLICE_X130Y210       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=6003, routed)        1.958     6.618    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y210       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.454     7.072    
                         clock uncertainty           -0.035     7.036    
    SLICE_X130Y210       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.061    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  0.872    




