/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set Clock_1__DIV_ID, 0x00000042
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Timer_1 */
.set Timer_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT_CC
.set Timer_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT_CC_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT_COUNTER
.set Timer_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT_INTR
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT_INTR_MASK
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT_INTR_MASKED
.set Timer_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT_INTR_SET
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT_PERIOD
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT_PERIOD_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT_STATUS
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT_TR_CTRL0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT_TR_CTRL1
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT_TR_CTRL2

/* isr_WDT */
.set isr_WDT__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_WDT__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_WDT__INTC_MASK, 0x10
.set isr_WDT__INTC_NUMBER, 4
.set isr_WDT__INTC_PRIOR_MASK, 0xC0
.set isr_WDT__INTC_PRIOR_NUM, 3
.set isr_WDT__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set isr_WDT__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_WDT__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CapSense */
.set CapSense_Cmod__0__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Cmod__0__HSIOM_MASK, 0x000F0000
.set CapSense_Cmod__0__HSIOM_SHIFT, 16
.set CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Cmod__0__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Cmod__0__MASK, 0x10
.set CapSense_Cmod__0__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Cmod__0__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Cmod__0__PORT, 0
.set CapSense_Cmod__0__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Cmod__0__SHIFT, 4
.set CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Cmod__Cmod__MASK, 0x10
.set CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Cmod__Cmod__PORT, 0
.set CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Cmod__Cmod__SHIFT, 4
.set CapSense_Cmod__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Cmod__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Cmod__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Cmod__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Cmod__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Cmod__MASK, 0x10
.set CapSense_Cmod__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Cmod__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Cmod__PORT, 0
.set CapSense_Cmod__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Cmod__SHIFT, 4
.set CapSense_CSD_FFB__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_CSD_FFB__CSD_COUNTER, CYREG_CSD_COUNTER
.set CapSense_CSD_FFB__CSD_ID, CYREG_CSD_ID
.set CapSense_CSD_FFB__CSD_INTR, CYREG_CSD_INTR
.set CapSense_CSD_FFB__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_CSD_FFB__CSD_NUMBER, 0
.set CapSense_CSD_FFB__CSD_PWM, CYREG_CSD_PWM
.set CapSense_CSD_FFB__CSD_STATUS, CYREG_CSD_STATUS
.set CapSense_IDAC1_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16
.set CapSense_IDAC2_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER, 2
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_ISR__INTC_MASK, 0x80
.set CapSense_ISR__INTC_NUMBER, 7
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC0000000
.set CapSense_ISR__INTC_PRIOR_NUM, 3
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set CapSense_SampleClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set CapSense_SampleClk__DIV_ID, 0x00000040
.set CapSense_SampleClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CapSense_SampleClk__PA_DIV_ID, 0x000000FF
.set CapSense_SenseClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set CapSense_SenseClk__DIV_ID, 0x00000041
.set CapSense_SenseClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set CapSense_SenseClk__PA_DIV_ID, 0x000000FF
.set CapSense_Sns__0__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__0__HSIOM_MASK, 0x000F0000
.set CapSense_Sns__0__HSIOM_SHIFT, 16
.set CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__0__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__0__MASK, 0x10
.set CapSense_Sns__0__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__0__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__0__PORT, 1
.set CapSense_Sns__0__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__0__SHIFT, 4
.set CapSense_Sns__1__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__1__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__1__HSIOM_SHIFT, 4
.set CapSense_Sns__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__1__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__1__MASK, 0x02
.set CapSense_Sns__1__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__1__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__1__PORT, 1
.set CapSense_Sns__1__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__1__SHIFT, 1
.set CapSense_Sns__2__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__2__HSIOM_MASK, 0x00000F00
.set CapSense_Sns__2__HSIOM_SHIFT, 8
.set CapSense_Sns__2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__2__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__2__MASK, 0x04
.set CapSense_Sns__2__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__2__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__2__PORT, 1
.set CapSense_Sns__2__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__2__SHIFT, 2
.set CapSense_Sns__3__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__3__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__3__HSIOM_SHIFT, 20
.set CapSense_Sns__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__3__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__3__MASK, 0x20
.set CapSense_Sns__3__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__3__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__3__PORT, 1
.set CapSense_Sns__3__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__3__SHIFT, 5
.set CapSense_Sns__4__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__4__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__4__HSIOM_SHIFT, 0
.set CapSense_Sns__4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__4__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__4__MASK, 0x01
.set CapSense_Sns__4__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__4__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__4__PORT, 1
.set CapSense_Sns__4__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__4__SHIFT, 0
.set CapSense_Sns__5__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__5__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__5__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__5__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__5__HSIOM_MASK, 0x0000F000
.set CapSense_Sns__5__HSIOM_SHIFT, 12
.set CapSense_Sns__5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__5__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__5__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__5__MASK, 0x08
.set CapSense_Sns__5__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__5__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__5__PORT, 1
.set CapSense_Sns__5__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__5__SHIFT, 3
.set CapSense_Sns__Button0__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button0__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button0__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button0__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button0__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button0__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button0__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button0__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button0__BTN__MASK, 0x10
.set CapSense_Sns__Button0__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button0__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button0__BTN__PORT, 1
.set CapSense_Sns__Button0__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button0__BTN__SHIFT, 4
.set CapSense_Sns__Button1__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button1__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button1__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button1__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button1__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button1__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button1__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button1__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button1__BTN__MASK, 0x02
.set CapSense_Sns__Button1__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button1__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button1__BTN__PORT, 1
.set CapSense_Sns__Button1__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button1__BTN__SHIFT, 1
.set CapSense_Sns__Button2__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button2__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button2__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button2__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button2__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button2__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button2__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button2__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button2__BTN__MASK, 0x04
.set CapSense_Sns__Button2__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button2__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button2__BTN__PORT, 1
.set CapSense_Sns__Button2__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button2__BTN__SHIFT, 2
.set CapSense_Sns__Button3__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button3__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button3__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button3__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button3__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button3__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button3__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button3__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button3__BTN__MASK, 0x20
.set CapSense_Sns__Button3__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button3__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button3__BTN__PORT, 1
.set CapSense_Sns__Button3__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button3__BTN__SHIFT, 5
.set CapSense_Sns__Button4__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button4__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button4__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button4__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button4__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button4__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button4__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button4__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button4__BTN__MASK, 0x01
.set CapSense_Sns__Button4__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button4__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button4__BTN__PORT, 1
.set CapSense_Sns__Button4__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button4__BTN__SHIFT, 0
.set CapSense_Sns__Button5__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button5__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button5__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button5__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button5__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button5__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button5__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button5__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button5__BTN__MASK, 0x08
.set CapSense_Sns__Button5__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button5__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button5__BTN__PORT, 1
.set CapSense_Sns__Button5__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button5__BTN__SHIFT, 3
.set CapSense_Sns__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__PORT, 1
.set CapSense_Sns__PS, CYREG_GPIO_PRT1_PS

/* Pin_Power */
.set Pin_Power__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_Power__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Power__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Power__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Power__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_Power__0__HSIOM_MASK, 0x00000F00
.set Pin_Power__0__HSIOM_SHIFT, 8
.set Pin_Power__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Power__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Power__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Power__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Power__0__MASK, 0x04
.set Pin_Power__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_Power__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Power__0__PORT, 3
.set Pin_Power__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_Power__0__SHIFT, 2
.set Pin_Power__DR, CYREG_GPIO_PRT3_DR
.set Pin_Power__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Power__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Power__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Power__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Power__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Power__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Power__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Power__MASK, 0x04
.set Pin_Power__PC, CYREG_GPIO_PRT3_PC
.set Pin_Power__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Power__PORT, 3
.set Pin_Power__PS, CYREG_GPIO_PRT3_PS
.set Pin_Power__SHIFT, 2

/* TC_CC_ISR */
.set TC_CC_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set TC_CC_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set TC_CC_ISR__INTC_MASK, 0x100
.set TC_CC_ISR__INTC_NUMBER, 8
.set TC_CC_ISR__INTC_PRIOR_MASK, 0xC0
.set TC_CC_ISR__INTC_PRIOR_NUM, 3
.set TC_CC_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set TC_CC_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set TC_CC_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UnUsedPin_9 */
.set UnUsedPin_9__0__DR, CYREG_GPIO_PRT0_DR
.set UnUsedPin_9__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UnUsedPin_9__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UnUsedPin_9__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UnUsedPin_9__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UnUsedPin_9__0__HSIOM_MASK, 0x00F00000
.set UnUsedPin_9__0__HSIOM_SHIFT, 20
.set UnUsedPin_9__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_9__0__INTR, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_9__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_9__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_9__0__MASK, 0x20
.set UnUsedPin_9__0__PC, CYREG_GPIO_PRT0_PC
.set UnUsedPin_9__0__PC2, CYREG_GPIO_PRT0_PC2
.set UnUsedPin_9__0__PORT, 0
.set UnUsedPin_9__0__PS, CYREG_GPIO_PRT0_PS
.set UnUsedPin_9__0__SHIFT, 5
.set UnUsedPin_9__DR, CYREG_GPIO_PRT0_DR
.set UnUsedPin_9__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UnUsedPin_9__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UnUsedPin_9__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UnUsedPin_9__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_9__INTR, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_9__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_9__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_9__MASK, 0x20
.set UnUsedPin_9__PC, CYREG_GPIO_PRT0_PC
.set UnUsedPin_9__PC2, CYREG_GPIO_PRT0_PC2
.set UnUsedPin_9__PORT, 0
.set UnUsedPin_9__PS, CYREG_GPIO_PRT0_PS
.set UnUsedPin_9__SHIFT, 5

/* hawkeye_clk */
.set hawkeye_clk__0__DR, CYREG_GPIO_PRT3_DR
.set hawkeye_clk__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set hawkeye_clk__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set hawkeye_clk__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set hawkeye_clk__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set hawkeye_clk__0__HSIOM_MASK, 0x000000F0
.set hawkeye_clk__0__HSIOM_SHIFT, 4
.set hawkeye_clk__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set hawkeye_clk__0__INTR, CYREG_GPIO_PRT3_INTR
.set hawkeye_clk__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set hawkeye_clk__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set hawkeye_clk__0__MASK, 0x02
.set hawkeye_clk__0__PC, CYREG_GPIO_PRT3_PC
.set hawkeye_clk__0__PC2, CYREG_GPIO_PRT3_PC2
.set hawkeye_clk__0__PORT, 3
.set hawkeye_clk__0__PS, CYREG_GPIO_PRT3_PS
.set hawkeye_clk__0__SHIFT, 1
.set hawkeye_clk__DR, CYREG_GPIO_PRT3_DR
.set hawkeye_clk__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set hawkeye_clk__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set hawkeye_clk__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set hawkeye_clk__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set hawkeye_clk__INTR, CYREG_GPIO_PRT3_INTR
.set hawkeye_clk__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set hawkeye_clk__INTSTAT, CYREG_GPIO_PRT3_INTR
.set hawkeye_clk__MASK, 0x02
.set hawkeye_clk__PC, CYREG_GPIO_PRT3_PC
.set hawkeye_clk__PC2, CYREG_GPIO_PRT3_PC2
.set hawkeye_clk__PORT, 3
.set hawkeye_clk__PS, CYREG_GPIO_PRT3_PS
.set hawkeye_clk__SHIFT, 1

/* UnUsedPin_10 */
.set UnUsedPin_10__0__DR, CYREG_GPIO_PRT0_DR
.set UnUsedPin_10__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UnUsedPin_10__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UnUsedPin_10__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UnUsedPin_10__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UnUsedPin_10__0__HSIOM_MASK, 0x0F000000
.set UnUsedPin_10__0__HSIOM_SHIFT, 24
.set UnUsedPin_10__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_10__0__INTR, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_10__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_10__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_10__0__MASK, 0x40
.set UnUsedPin_10__0__PC, CYREG_GPIO_PRT0_PC
.set UnUsedPin_10__0__PC2, CYREG_GPIO_PRT0_PC2
.set UnUsedPin_10__0__PORT, 0
.set UnUsedPin_10__0__PS, CYREG_GPIO_PRT0_PS
.set UnUsedPin_10__0__SHIFT, 6
.set UnUsedPin_10__DR, CYREG_GPIO_PRT0_DR
.set UnUsedPin_10__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UnUsedPin_10__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UnUsedPin_10__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UnUsedPin_10__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_10__INTR, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_10__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_10__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_10__MASK, 0x40
.set UnUsedPin_10__PC, CYREG_GPIO_PRT0_PC
.set UnUsedPin_10__PC2, CYREG_GPIO_PRT0_PC2
.set UnUsedPin_10__PORT, 0
.set UnUsedPin_10__PS, CYREG_GPIO_PRT0_PS
.set UnUsedPin_10__SHIFT, 6

/* UnUsedPin_14 */
.set UnUsedPin_14__0__DR, CYREG_GPIO_PRT0_DR
.set UnUsedPin_14__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UnUsedPin_14__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UnUsedPin_14__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UnUsedPin_14__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UnUsedPin_14__0__HSIOM_MASK, 0x0000000F
.set UnUsedPin_14__0__HSIOM_SHIFT, 0
.set UnUsedPin_14__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_14__0__INTR, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_14__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_14__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_14__0__MASK, 0x01
.set UnUsedPin_14__0__PC, CYREG_GPIO_PRT0_PC
.set UnUsedPin_14__0__PC2, CYREG_GPIO_PRT0_PC2
.set UnUsedPin_14__0__PORT, 0
.set UnUsedPin_14__0__PS, CYREG_GPIO_PRT0_PS
.set UnUsedPin_14__0__SHIFT, 0
.set UnUsedPin_14__DR, CYREG_GPIO_PRT0_DR
.set UnUsedPin_14__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UnUsedPin_14__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UnUsedPin_14__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UnUsedPin_14__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_14__INTR, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_14__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_14__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_14__MASK, 0x01
.set UnUsedPin_14__PC, CYREG_GPIO_PRT0_PC
.set UnUsedPin_14__PC2, CYREG_GPIO_PRT0_PC2
.set UnUsedPin_14__PORT, 0
.set UnUsedPin_14__PS, CYREG_GPIO_PRT0_PS
.set UnUsedPin_14__SHIFT, 0

/* UnUsedPin_15 */
.set UnUsedPin_15__0__DR, CYREG_GPIO_PRT0_DR
.set UnUsedPin_15__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UnUsedPin_15__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UnUsedPin_15__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UnUsedPin_15__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UnUsedPin_15__0__HSIOM_MASK, 0x000000F0
.set UnUsedPin_15__0__HSIOM_SHIFT, 4
.set UnUsedPin_15__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_15__0__INTR, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_15__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_15__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_15__0__MASK, 0x02
.set UnUsedPin_15__0__PC, CYREG_GPIO_PRT0_PC
.set UnUsedPin_15__0__PC2, CYREG_GPIO_PRT0_PC2
.set UnUsedPin_15__0__PORT, 0
.set UnUsedPin_15__0__PS, CYREG_GPIO_PRT0_PS
.set UnUsedPin_15__0__SHIFT, 1
.set UnUsedPin_15__DR, CYREG_GPIO_PRT0_DR
.set UnUsedPin_15__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UnUsedPin_15__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UnUsedPin_15__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UnUsedPin_15__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_15__INTR, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_15__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_15__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_15__MASK, 0x02
.set UnUsedPin_15__PC, CYREG_GPIO_PRT0_PC
.set UnUsedPin_15__PC2, CYREG_GPIO_PRT0_PC2
.set UnUsedPin_15__PORT, 0
.set UnUsedPin_15__PS, CYREG_GPIO_PRT0_PS
.set UnUsedPin_15__SHIFT, 1

/* UnUsedPin_16 */
.set UnUsedPin_16__0__DR, CYREG_GPIO_PRT0_DR
.set UnUsedPin_16__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UnUsedPin_16__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UnUsedPin_16__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UnUsedPin_16__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UnUsedPin_16__0__HSIOM_MASK, 0x00000F00
.set UnUsedPin_16__0__HSIOM_SHIFT, 8
.set UnUsedPin_16__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_16__0__INTR, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_16__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_16__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_16__0__MASK, 0x04
.set UnUsedPin_16__0__PC, CYREG_GPIO_PRT0_PC
.set UnUsedPin_16__0__PC2, CYREG_GPIO_PRT0_PC2
.set UnUsedPin_16__0__PORT, 0
.set UnUsedPin_16__0__PS, CYREG_GPIO_PRT0_PS
.set UnUsedPin_16__0__SHIFT, 2
.set UnUsedPin_16__DR, CYREG_GPIO_PRT0_DR
.set UnUsedPin_16__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UnUsedPin_16__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UnUsedPin_16__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UnUsedPin_16__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_16__INTR, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_16__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UnUsedPin_16__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UnUsedPin_16__MASK, 0x04
.set UnUsedPin_16__PC, CYREG_GPIO_PRT0_PC
.set UnUsedPin_16__PC2, CYREG_GPIO_PRT0_PC2
.set UnUsedPin_16__PORT, 0
.set UnUsedPin_16__PS, CYREG_GPIO_PRT0_PS
.set UnUsedPin_16__SHIFT, 2

/* UnUsedPin_18 */
.set UnUsedPin_18__0__DR, CYREG_GPIO_PRT1_DR
.set UnUsedPin_18__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UnUsedPin_18__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UnUsedPin_18__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UnUsedPin_18__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UnUsedPin_18__0__HSIOM_MASK, 0x0F000000
.set UnUsedPin_18__0__HSIOM_SHIFT, 24
.set UnUsedPin_18__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UnUsedPin_18__0__INTR, CYREG_GPIO_PRT1_INTR
.set UnUsedPin_18__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UnUsedPin_18__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UnUsedPin_18__0__MASK, 0x40
.set UnUsedPin_18__0__PC, CYREG_GPIO_PRT1_PC
.set UnUsedPin_18__0__PC2, CYREG_GPIO_PRT1_PC2
.set UnUsedPin_18__0__PORT, 1
.set UnUsedPin_18__0__PS, CYREG_GPIO_PRT1_PS
.set UnUsedPin_18__0__SHIFT, 6
.set UnUsedPin_18__DR, CYREG_GPIO_PRT1_DR
.set UnUsedPin_18__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UnUsedPin_18__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UnUsedPin_18__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UnUsedPin_18__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UnUsedPin_18__INTR, CYREG_GPIO_PRT1_INTR
.set UnUsedPin_18__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UnUsedPin_18__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UnUsedPin_18__MASK, 0x40
.set UnUsedPin_18__PC, CYREG_GPIO_PRT1_PC
.set UnUsedPin_18__PC2, CYREG_GPIO_PRT1_PC2
.set UnUsedPin_18__PORT, 1
.set UnUsedPin_18__PS, CYREG_GPIO_PRT1_PS
.set UnUsedPin_18__SHIFT, 6

/* hawkeye_data */
.set hawkeye_data__0__DR, CYREG_GPIO_PRT3_DR
.set hawkeye_data__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set hawkeye_data__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set hawkeye_data__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set hawkeye_data__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set hawkeye_data__0__HSIOM_MASK, 0x0000000F
.set hawkeye_data__0__HSIOM_SHIFT, 0
.set hawkeye_data__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set hawkeye_data__0__INTR, CYREG_GPIO_PRT3_INTR
.set hawkeye_data__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set hawkeye_data__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set hawkeye_data__0__MASK, 0x01
.set hawkeye_data__0__PC, CYREG_GPIO_PRT3_PC
.set hawkeye_data__0__PC2, CYREG_GPIO_PRT3_PC2
.set hawkeye_data__0__PORT, 3
.set hawkeye_data__0__PS, CYREG_GPIO_PRT3_PS
.set hawkeye_data__0__SHIFT, 0
.set hawkeye_data__DR, CYREG_GPIO_PRT3_DR
.set hawkeye_data__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set hawkeye_data__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set hawkeye_data__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set hawkeye_data__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set hawkeye_data__INTR, CYREG_GPIO_PRT3_INTR
.set hawkeye_data__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set hawkeye_data__INTSTAT, CYREG_GPIO_PRT3_INTR
.set hawkeye_data__MASK, 0x01
.set hawkeye_data__PC, CYREG_GPIO_PRT3_PC
.set hawkeye_data__PC2, CYREG_GPIO_PRT3_PC2
.set hawkeye_data__PORT, 3
.set hawkeye_data__PS, CYREG_GPIO_PRT3_PS
.set hawkeye_data__SHIFT, 0

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 12000000
.set CYDEV_BCLK__HFCLK__KHZ, 12000
.set CYDEV_BCLK__HFCLK__MHZ, 12
.set CYDEV_BCLK__SYSCLK__HZ, 12000000
.set CYDEV_BCLK__SYSCLK__KHZ, 12000
.set CYDEV_BCLK__SYSCLK__MHZ, 12
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0A48119A
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4D
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4D_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0200
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDD, 5
.set CYDEV_VDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
