{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 20:35:31 2015 " "Info: Processing started: Wed Mar 18 20:35:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buffer4 -c buffer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off buffer4 -c buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file buffer4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer4-selector " "Info: Found design unit 1: buffer4-selector" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 buffer4 " "Info: Found entity 1: buffer4" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "buffer4 " "Info: Elaborating entity \"buffer4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(45) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(45): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(46) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(46): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(55) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(55): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(56) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(56): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(65) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(65): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(66) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(66): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(75) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(75): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(76) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(76): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output buffer4.vhd(32) " "Warning (10631): VHDL Process Statement warning at buffer4.vhd(32): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_length buffer4.vhd(32) " "Warning (10631): VHDL Process Statement warning at buffer4.vhd(32): inferring latch(es) for signal or variable \"current_length\", which holds its previous value in one or more paths through the process" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[0\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[0\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[1\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[1\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[2\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[2\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[3\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[3\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[4\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[4\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[5\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[5\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[6\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[6\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[7\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[7\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[8\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[8\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[9\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[9\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[10\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[10\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[11\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[11\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[12\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[12\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[13\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[13\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[14\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[14\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[15\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[15\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[0\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[1\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[2\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[3\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[4\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[5\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[6\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[7\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Info: Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Info: Implemented 51 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 20:35:33 2015 " "Info: Processing ended: Wed Mar 18 20:35:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
