Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1$reg0		6	9		#r2
hw_input_global_wrapper_stencil$d_reg__U10$reg0		8	5		#r3
hw_input_global_wrapper_stencil$d_reg__U11$reg0		14	9		#r4
hw_input_global_wrapper_stencil$d_reg__U12$reg0		14	11		#r5
hw_input_global_wrapper_stencil$d_reg__U13$reg0		16	5		#r6
hw_input_global_wrapper_stencil$d_reg__U14$reg0		14	5		#r7
hw_input_global_wrapper_stencil$d_reg__U2$reg0		6	11		#r8
hw_input_global_wrapper_stencil$d_reg__U3$reg0		6	13		#r9
hw_input_global_wrapper_stencil$d_reg__U4$reg0		4	11		#r10
hw_input_global_wrapper_stencil$d_reg__U5$reg0		2	11		#r11
hw_input_global_wrapper_stencil$d_reg__U6$reg0		2	9		#r12
hw_input_global_wrapper_stencil$d_reg__U7$reg0		4	9		#r13
hw_input_global_wrapper_stencil$d_reg__U8$reg0		4	7		#r14
hw_input_global_wrapper_stencil$d_reg__U9$reg0		6	5		#r15
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet		15	8		#m16
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_0_garnet		7	6		#m17
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_1_garnet		15	10		#m18
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_2_garnet		7	12		#m19
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_3_garnet		7	4		#m20
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_4_garnet		15	2		#m21
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_5_garnet		15	6		#m22
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_6_garnet		15	4		#m23
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_7_garnet		7	2		#m24
hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_8_garnet		7	10		#m25
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		2	5		#r40
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I42
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		4	3		#r43
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		4	5		#r44
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		6	7		#r45
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5		8	7		#r46
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6		10	7		#r47
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0		5	0		#I48
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg10		12	5		#r52
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg11		10	11		#r53
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg12		10	9		#r54
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg13		12	9		#r55
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg14		8	11		#r56
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg15		8	9		#r57
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg16		14	3		#r58
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg17		12	7		#r59
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg18		14	7		#r60
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg19		12	3		#r61
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg20		8	13		#r62
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg7		10	1		#r49
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg8		10	5		#r50
io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg9		12	11		#r51
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		6	3		#r41
op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131		9	4		#p34
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$_join_i2175_i1808		5	8		#p39
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$_join_i2167_i364		11	8		#p36
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_0$opN_0$_join_i2143_i1110		11	4		#p35
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_0$opN_1$_join_i2150_i2127		13	8		#p33
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$_join_i2166_i1808		11	10		#p31
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$opN_0$_join_i2158_i2127		13	6		#p28
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$opN_1$_join_i2165_i2127		9	8		#p30
op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_1$_join_i2174_i2127		9	6		#p38
op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_414_i2146_i1461		13	4		#p32
op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_416_i2154_i1461		13	10		#p27
op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_418_i2161_i1461		11	6		#p29
op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_420_i2170_i1461		5	6		#p37
op_hcompute_hw_output_stencil_port_controller_garnet		7	8		#m26
