

================================================================
== Vivado HLS Report for 'getNeuron3'
================================================================
* Date:           Sat Nov 10 15:42:24 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        neuron_hls
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      4.64|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         2|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_4 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x i64]* %agg_result_weights_V), !map !157

ST_1: StgValue_5 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %agg_result_activation), !map !163

ST_1: StgValue_6 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([4 x i64]* %weights_V), !map !169

ST_1: StgValue_7 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %activation), !map !173

ST_1: activation_read (9)  [1/1] 0.00ns
:4  %activation_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %activation)

ST_1: StgValue_9 (10)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @getNeuron3_str) nounwind

ST_1: StgValue_10 (11)  [1/1] 0.00ns  loc: neuron_hls/src/neuron_class.h:12->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:6  call void @_ssdm_op_Write.ap_auto.i1P(i1* %agg_result_activation, i1 %activation_read)

ST_1: StgValue_11 (12)  [1/1] 1.59ns  loc: neuron_hls/src/neuron_class.h:13->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:7  br label %1


 <State 2>: 2.32ns
ST_2: p_012_0_i_i (14)  [1/1] 0.00ns
:0  %p_012_0_i_i = phi i3 [ 0, %0 ], [ %i_V, %2 ]

ST_2: tmp (15)  [1/1] 2.07ns  loc: neuron_hls/src/neuron_class.h:13->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:1  %tmp = icmp eq i3 %p_012_0_i_i, -4

ST_2: empty (16)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: i_V (17)  [1/1] 2.26ns  loc: neuron_hls/src/neuron_class.h:13->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:3  %i_V = add i3 %p_012_0_i_i, 1

ST_2: StgValue_16 (18)  [1/1] 0.00ns  loc: neuron_hls/src/neuron_class.h:13->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:4  br i1 %tmp, label %NeuronC.exit, label %2

ST_2: tmp_1 (20)  [1/1] 0.00ns  loc: neuron_hls/src/neuron_class.h:13->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:0  %tmp_1 = zext i3 %p_012_0_i_i to i32

ST_2: weights_V_addr (21)  [1/1] 0.00ns  loc: neuron_hls/src/neuron_class.h:13->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:1  %weights_V_addr = getelementptr [4 x i64]* %weights_V, i32 0, i32 %tmp_1

ST_2: weights_V_load (22)  [2/2] 2.32ns  loc: neuron_hls/src/neuron_class.h:13->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:2  %weights_V_load = load i64* %weights_V_addr, align 8

ST_2: StgValue_20 (27)  [1/1] 0.00ns  loc: neuron_hls/src/neuron_main.cpp:25
NeuronC.exit:0  ret void


 <State 3>: 4.64ns
ST_3: weights_V_load (22)  [1/2] 2.32ns  loc: neuron_hls/src/neuron_class.h:13->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:2  %weights_V_load = load i64* %weights_V_addr, align 8

ST_3: agg_result_weights_s (23)  [1/1] 0.00ns  loc: neuron_hls/src/neuron_class.h:13->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:3  %agg_result_weights_s = getelementptr [4 x i64]* %agg_result_weights_V, i32 0, i32 %tmp_1

ST_3: StgValue_23 (24)  [1/1] 2.32ns  loc: neuron_hls/src/neuron_class.h:13->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:4  store i64 %weights_V_load, i64* %agg_result_weights_s, align 8

ST_3: StgValue_24 (25)  [1/1] 0.00ns  loc: neuron_hls/src/neuron_class.h:13->neuron_hls/src/neuron_class.h:14->neuron_hls/src/neuron_main.cpp:25
:5  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ agg_result_activation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4           (specbitsmap      ) [ 0000]
StgValue_5           (specbitsmap      ) [ 0000]
StgValue_6           (specbitsmap      ) [ 0000]
StgValue_7           (specbitsmap      ) [ 0000]
activation_read      (read             ) [ 0000]
StgValue_9           (spectopmodule    ) [ 0000]
StgValue_10          (write            ) [ 0000]
StgValue_11          (br               ) [ 0111]
p_012_0_i_i          (phi              ) [ 0010]
tmp                  (icmp             ) [ 0011]
empty                (speclooptripcount) [ 0000]
i_V                  (add              ) [ 0111]
StgValue_16          (br               ) [ 0000]
tmp_1                (zext             ) [ 0001]
weights_V_addr       (getelementptr    ) [ 0001]
StgValue_20          (ret              ) [ 0000]
weights_V_load       (load             ) [ 0000]
agg_result_weights_s (getelementptr    ) [ 0000]
StgValue_23          (store            ) [ 0000]
StgValue_24          (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_weights_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_weights_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_activation">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_activation"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="activation">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="getNeuron3_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="activation_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activation_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="StgValue_10_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="1" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="weights_V_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="3" slack="0"/>
<pin id="48" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_V_addr/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="2" slack="0"/>
<pin id="53" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="54" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_V_load/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="agg_result_weights_s_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="3" slack="1"/>
<pin id="60" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_weights_s/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="StgValue_23_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="2" slack="0"/>
<pin id="65" dir="0" index="1" bw="64" slack="0"/>
<pin id="66" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/3 "/>
</bind>
</comp>

<comp id="69" class="1005" name="p_012_0_i_i_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="1"/>
<pin id="71" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_012_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="p_012_0_i_i_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_012_0_i_i/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="3" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_V_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="105" class="1005" name="tmp_1_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="weights_V_addr_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="1"/>
<pin id="112" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="30" pin="2"/><net_sink comp="36" pin=2"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="51" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="73" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="73" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="73" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="103"><net_src comp="86" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="108"><net_src comp="92" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="113"><net_src comp="44" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="51" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_weights_V | {3 }
	Port: agg_result_activation | {1 }
 - Input state : 
	Port: getNeuron3 : weights_V | {2 3 }
	Port: getNeuron3 : activation | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_V : 1
		StgValue_16 : 2
		tmp_1 : 1
		weights_V_addr : 2
		weights_V_load : 3
	State 3
		StgValue_23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |          i_V_fu_86         |    14   |    9    |
|----------|----------------------------|---------|---------|
|   icmp   |          tmp_fu_80         |    0    |    1    |
|----------|----------------------------|---------|---------|
|   read   | activation_read_read_fu_30 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   StgValue_10_write_fu_36  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |         tmp_1_fu_92        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    14   |    10   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_V_reg_100     |    3   |
|  p_012_0_i_i_reg_69  |    3   |
|     tmp_1_reg_105    |   32   |
|weights_V_addr_reg_110|    2   |
+----------------------+--------+
|         Total        |   40   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    4   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   14   |   10   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   40   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   54   |   19   |
+-----------+--------+--------+--------+
