// Seed: 1718814073
module module_0 (
    input wire id_0
);
  assign id_2 = !1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5
    , id_13,
    output supply1 id_6,
    input wire id_7
    , id_14,
    input uwire id_8,
    input uwire id_9,
    input logic id_10
    , id_15,
    input tri id_11
    , id_16
);
  assign id_15 = 1;
  module_0(
      id_9
  );
  always begin
    id_13 <= id_10;
  end
endmodule
