// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_HH_
#define _compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.h"
#include "shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.h"

namespace ap_rtl {

struct compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > in_elem_data_0_V_read;
    sc_in< sc_lv<16> > in_elem_data_1_V_read;
    sc_in< sc_lv<16> > in_elem_data_2_V_read;
    sc_in< sc_lv<16> > in_elem_data_3_V_read;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;


    // Module declarations
    compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s(sc_module_name name);
    SC_HAS_PROCESS(compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s);

    ~compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s();

    sc_trace_file* mVcdFile;

    dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s* grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_197;
    shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s* call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > kernel_data_V_1_4;
    sc_signal< sc_lv<16> > kernel_data_V_1_5;
    sc_signal< sc_lv<16> > kernel_data_V_1_6;
    sc_signal< sc_lv<16> > kernel_data_V_1_7;
    sc_signal< sc_lv<16> > kernel_data_V_1_8;
    sc_signal< sc_lv<16> > kernel_data_V_1_9;
    sc_signal< sc_lv<16> > kernel_data_V_1_10;
    sc_signal< sc_lv<16> > kernel_data_V_1_11;
    sc_signal< sc_lv<16> > kernel_data_V_1_16;
    sc_signal< sc_lv<16> > kernel_data_V_1_17;
    sc_signal< sc_lv<16> > kernel_data_V_1_18;
    sc_signal< sc_lv<16> > kernel_data_V_1_19;
    sc_signal< sc_lv<16> > kernel_data_V_1_20;
    sc_signal< sc_lv<16> > kernel_data_V_1_21;
    sc_signal< sc_lv<16> > kernel_data_V_1_22;
    sc_signal< sc_lv<16> > kernel_data_V_1_23;
    sc_signal< sc_lv<16> > kernel_data_V_1_28;
    sc_signal< sc_lv<16> > kernel_data_V_1_29;
    sc_signal< sc_lv<16> > kernel_data_V_1_30;
    sc_signal< sc_lv<16> > kernel_data_V_1_31;
    sc_signal< sc_lv<16> > kernel_data_V_1_32;
    sc_signal< sc_lv<16> > kernel_data_V_1_33;
    sc_signal< sc_lv<16> > kernel_data_V_1_34;
    sc_signal< sc_lv<16> > kernel_data_V_1_35;
    sc_signal< sc_lv<16> > kernel_data_V_1_0;
    sc_signal< sc_lv<16> > kernel_data_V_1_1;
    sc_signal< sc_lv<16> > kernel_data_V_1_2;
    sc_signal< sc_lv<16> > kernel_data_V_1_3;
    sc_signal< sc_lv<16> > kernel_data_V_1_12;
    sc_signal< sc_lv<16> > kernel_data_V_1_13;
    sc_signal< sc_lv<16> > kernel_data_V_1_14;
    sc_signal< sc_lv<16> > kernel_data_V_1_15;
    sc_signal< sc_lv<16> > kernel_data_V_1_24;
    sc_signal< sc_lv<16> > kernel_data_V_1_25;
    sc_signal< sc_lv<16> > kernel_data_V_1_26;
    sc_signal< sc_lv<16> > kernel_data_V_1_27;
    sc_signal< sc_lv<32> > sX_2;
    sc_signal< sc_lv<32> > sY_2;
    sc_signal< sc_lv<32> > pY_2;
    sc_signal< sc_lv<32> > pX_2;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > and_ln289_2_reg_1020;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_lv<32> > sX_2_load_reg_988;
    sc_signal< sc_lv<1> > icmp_ln289_fu_813_p2;
    sc_signal< sc_lv<1> > icmp_ln289_reg_993;
    sc_signal< sc_lv<32> > sY_2_load_reg_998;
    sc_signal< sc_lv<1> > icmp_ln289_1_fu_823_p2;
    sc_signal< sc_lv<1> > icmp_ln289_1_reg_1003;
    sc_signal< sc_lv<32> > pY_2_load_reg_1008;
    sc_signal< sc_lv<32> > pX_2_load_reg_1014;
    sc_signal< sc_lv<1> > and_ln289_2_fu_881_p2;
    sc_signal< sc_lv<16> > res_out_0_V_reg_1024;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_197_ap_ready;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_197_ap_done;
    sc_signal< sc_lv<16> > res_out_1_V_reg_1029;
    sc_signal< sc_lv<16> > res_out_2_V_reg_1034;
    sc_signal< sc_lv<16> > res_out_3_V_reg_1039;
    sc_signal< sc_lv<1> > icmp_ln313_fu_903_p2;
    sc_signal< sc_lv<1> > icmp_ln313_reg_1044;
    sc_signal< sc_logic > io_acc_block_signal_op130;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<32> > select_ln328_fu_924_p3;
    sc_signal< sc_lv<32> > select_ln328_reg_1048;
    sc_signal< sc_lv<1> > icmp_ln317_fu_943_p2;
    sc_signal< sc_lv<1> > icmp_ln317_reg_1053;
    sc_signal< sc_lv<32> > select_ln323_fu_964_p3;
    sc_signal< sc_lv<32> > select_ln323_reg_1057;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_197_ap_start;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_197_ap_idle;
    sc_signal< sc_lv<16> > grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_197_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_197_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_197_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_197_ap_return_3;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_start;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_done;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_idle;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_ready;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_0;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_1;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_2;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_3;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_4;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_5;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_6;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_7;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_8;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_9;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_10;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_11;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_12;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_13;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_14;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_15;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_16;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_17;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_18;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_19;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_20;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_21;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_22;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_23;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_24;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_25;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_26;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_27;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_28;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_29;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_30;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_31;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_32;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_33;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_34;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_return_35;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_phi_fu_190_p4;
    sc_signal< sc_lv<32> > storemerge_reg_186;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_197_ap_start_reg;
    sc_signal< sc_lv<32> > add_ln321_fu_948_p2;
    sc_signal< sc_lv<32> > add_ln326_fu_908_p2;
    sc_signal< sc_lv<31> > tmp_89_fu_833_p4;
    sc_signal< sc_lv<31> > tmp_90_fu_853_p4;
    sc_signal< sc_lv<1> > icmp_ln289_2_fu_843_p2;
    sc_signal< sc_lv<1> > icmp_ln289_3_fu_863_p2;
    sc_signal< sc_lv<1> > and_ln289_1_fu_875_p2;
    sc_signal< sc_lv<1> > and_ln289_fu_869_p2;
    sc_signal< sc_lv<32> > add_ln328_fu_919_p2;
    sc_signal< sc_lv<32> > add_ln323_fu_959_p2;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< bool > ap_condition_139;
    sc_signal< bool > ap_condition_148;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln321_fu_948_p2();
    void thread_add_ln323_fu_959_p2();
    void thread_add_ln326_fu_908_p2();
    void thread_add_ln328_fu_919_p2();
    void thread_and_ln289_1_fu_875_p2();
    void thread_and_ln289_2_fu_881_p2();
    void thread_and_ln289_fu_869_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_state3();
    void thread_ap_condition_139();
    void thread_ap_condition_148();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_storemerge_phi_fu_190_p4();
    void thread_ap_ready();
    void thread_call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_277_ap_start();
    void thread_grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_197_ap_start();
    void thread_icmp_ln289_1_fu_823_p2();
    void thread_icmp_ln289_2_fu_843_p2();
    void thread_icmp_ln289_3_fu_863_p2();
    void thread_icmp_ln289_fu_813_p2();
    void thread_icmp_ln313_fu_903_p2();
    void thread_icmp_ln317_fu_943_p2();
    void thread_io_acc_block_signal_op130();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_select_ln323_fu_964_p3();
    void thread_select_ln328_fu_924_p3();
    void thread_tmp_89_fu_833_p4();
    void thread_tmp_90_fu_853_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
