// Seed: 324079445
module module_0;
  always_latch @* $display;
  wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    output supply1 id_3,
    output wor id_4,
    input tri id_5,
    input tri0 id_6,
    output uwire id_7
);
  wor  id_9 = id_1;
  wire id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4
);
  wire id_6;
  nor primCall (id_0, id_2, id_4, id_6);
  module_0 modCall_1 ();
endmodule
