{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 15 15:57:16 2014 " "Info: Processing started: Wed Oct 15 15:57:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GeneralDatapath -c GeneralDatapath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GeneralDatapath -c GeneralDatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/asicandfpgaproject/register_8bits/register_8bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/asicandfpgaproject/register_8bits/register_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_8bits " "Info: Found entity 1: Register_8bits" {  } { { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/asicandfpgaproject/ram_8bits/ram_8bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/asicandfpgaproject/ram_8bits/ram_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_8bits " "Info: Found entity 1: RAM_8bits" {  } { { "../RAM_8bits/RAM_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/RAM_8bits/RAM_8bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/asicandfpgaproject/mux4to1_8bits/mux4to1_8bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/asicandfpgaproject/mux4to1_8bits/mux4to1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_8bits " "Info: Found entity 1: Mux4to1_8bits" {  } { { "../Mux4to1_8bits/Mux4to1_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Mux4to1_8bits/Mux4to1_8bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/asicandfpgaproject/register_5bits/register_5bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/asicandfpgaproject/register_5bits/register_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_5bits " "Info: Found entity 1: Register_5bits" {  } { { "../Register_5bits/Register_5bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_5bits/Register_5bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/asicandfpgaproject/mux2to1_5bits/mux2to1_5bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/asicandfpgaproject/mux2to1_5bits/mux2to1_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_5bits " "Info: Found entity 1: Mux2to1_5bits" {  } { { "../Mux2to1_5bits/Mux2to1_5bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Mux2to1_5bits/Mux2to1_5bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Clock clock GeneralDatapath.v(3) " "Info (10281): Verilog HDL Declaration information at GeneralDatapath.v(3): object \"Clock\" differs only in case from object \"clock\" in the same scope" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generaldatapath.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file generaldatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at GeneralDatapath.v(13): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at GeneralDatapath.v(14): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at GeneralDatapath.v(24): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(26) " "Critical Warning (10846): Verilog HDL Instantiation warning at GeneralDatapath.v(26): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at GeneralDatapath.v(27): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(29) " "Critical Warning (10846): Verilog HDL Instantiation warning at GeneralDatapath.v(29): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(30) " "Critical Warning (10846): Verilog HDL Instantiation warning at GeneralDatapath.v(30): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Info: Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GeneralDatapath.v(15) " "Warning (10230): Verilog HDL assignment warning at GeneralDatapath.v(15): truncated value with size 32 to match size of target (8)" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_out GeneralDatapath.v(20) " "Warning (10235): Verilog HDL Always Construct warning at GeneralDatapath.v(20): variable \"data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RAM_out GeneralDatapath.v(20) " "Warning (10235): Verilog HDL Always Construct warning at GeneralDatapath.v(20): variable \"RAM_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_out GeneralDatapath.v(22) " "Warning (10235): Verilog HDL Always Construct warning at GeneralDatapath.v(22): variable \"data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RAM_out GeneralDatapath.v(22) " "Warning (10235): Verilog HDL Always Construct warning at GeneralDatapath.v(22): variable \"RAM_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1_8bits Mux4to1_8bits:comb_3 " "Info: Elaborating entity \"Mux4to1_8bits\" for hierarchy \"Mux4to1_8bits:comb_3\"" {  } { { "GeneralDatapath.v" "comb_3" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_8bits Register_8bits:comb_4 " "Info: Elaborating entity \"Register_8bits\" for hierarchy \"Register_8bits:comb_4\"" {  } { { "GeneralDatapath.v" "comb_4" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_5bits Mux2to1_5bits:comb_38 " "Info: Elaborating entity \"Mux2to1_5bits\" for hierarchy \"Mux2to1_5bits:comb_38\"" {  } { { "GeneralDatapath.v" "comb_38" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 Mux2to1_5bits.v(10) " "Warning (10235): Verilog HDL Always Construct warning at Mux2to1_5bits.v(10): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Mux2to1_5bits/Mux2to1_5bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Mux2to1_5bits/Mux2to1_5bits.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in0 Mux2to1_5bits.v(12) " "Warning (10235): Verilog HDL Always Construct warning at Mux2to1_5bits.v(12): variable \"in0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Mux2to1_5bits/Mux2to1_5bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Mux2to1_5bits/Mux2to1_5bits.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_5bits Register_5bits:comb_39 " "Info: Elaborating entity \"Register_5bits\" for hierarchy \"Register_5bits:comb_39\"" {  } { { "GeneralDatapath.v" "comb_39" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_8bits RAM_8bits:comb_42 " "Info: Elaborating entity \"RAM_8bits\" for hierarchy \"RAM_8bits:comb_42\"" {  } { { "GeneralDatapath.v" "comb_42" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[7\] " "Warning (12110): Net \"mux2to1_out\[7\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[7\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[6\] " "Warning (12110): Net \"mux2to1_out\[6\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[6\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[5\] " "Warning (12110): Net \"mux2to1_out\[5\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[5\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[7\] " "Warning (12110): Net \"mux2to1_out\[7\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[7\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[6\] " "Warning (12110): Net \"mux2to1_out\[6\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[6\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[5\] " "Warning (12110): Net \"mux2to1_out\[5\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[5\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[7\] " "Warning (12110): Net \"mux2to1_out\[7\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[7\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[6\] " "Warning (12110): Net \"mux2to1_out\[6\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[6\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[5\] " "Warning (12110): Net \"mux2to1_out\[5\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[5\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[7\] " "Warning (12110): Net \"mux2to1_out\[7\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[7\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[6\] " "Warning (12110): Net \"mux2to1_out\[6\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[6\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[5\] " "Warning (12110): Net \"mux2to1_out\[5\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[5\]" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM_8bits:comb_42\|RAM~0 " "Warning: Inferred dual-clock RAM node \"RAM_8bits:comb_42\|RAM~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "../RAM_8bits/RAM_8bits.v" "RAM~0" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/RAM_8bits/RAM_8bits.v" 7 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RAM_8bits:comb_42\|RAM~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RAM_8bits:comb_42\|RAM~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "../RAM_8bits/RAM_8bits.v" "RAM~0" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/RAM_8bits/RAM_8bits.v" 7 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_8bits:comb_42\|altsyncram:RAM_rtl_0 " "Info: Elaborated megafunction instantiation \"RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_8bits:comb_42\|altsyncram:RAM_rtl_0 " "Info: Instantiated megafunction \"RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ohd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ohd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ohd1 " "Info: Found entity 1: altsyncram_ohd1" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/db/altsyncram_ohd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Aeq0\[1\] GND " "Warning (13410): Pin \"Aeq0\[1\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aeq0\[2\] GND " "Warning (13410): Pin \"Aeq0\[2\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aeq0\[3\] GND " "Warning (13410): Pin \"Aeq0\[3\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aeq0\[4\] GND " "Warning (13410): Pin \"Aeq0\[4\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aeq0\[5\] GND " "Warning (13410): Pin \"Aeq0\[5\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aeq0\[6\] GND " "Warning (13410): Pin \"Aeq0\[6\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aeq0\[7\] GND " "Warning (13410): Pin \"Aeq0\[7\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.map.smsg " "Info: Generated suppressed messages file C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "Warning (15610): No output dependent on input pin \"Clock\"" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Info: Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Info: Implemented 62 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 15 15:57:17 2014 " "Info: Processing ended: Wed Oct 15 15:57:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
