{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 19:26:28 2007 " "Info: Processing started: Fri Feb 09 19:26:28 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_top -c fpga_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_top -c fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../CIC/CIC6_520.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../CIC/CIC6_520.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC6_520 " "Info: Found entity 1: CIC6_520" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HB_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file HB_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 HB_2 " "Info: Found entity 1: HB_2" {  } { { "HB_2.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/HB_2.v" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_REGS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPI_REGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_REGS " "Info: Found entity 1: SPI_REGS" {  } { { "SPI_REGS.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/SPI_REGS.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Info: Found entity 1: cordic" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_stage.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_stage " "Info: Found entity 1: cordic_stage" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file phase_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Info: Found entity 1: phase_accumulator" {  } { { "phase_accumulator.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/phase_accumulator.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Info: Found entity 1: tx_fifo" {  } { { "tx_fifo.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/tx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Info: Found entity 1: fpga_top" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RegisterX.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterX " "Info: Found entity 1: RegisterX" {  } { { "RegisterX.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/RegisterX.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Info: Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_L2_VRFC_OBJECT_ASSIGNED_NOT_READ" "FIFO_EMPTY fpga_top.v(444) " "Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(444): object \"FIFO_EMPTY\" assigned a value but never read" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 444 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_REGS SPI_REGS:spi_regs " "Info: Elaborating entity \"SPI_REGS\" for hierarchy \"SPI_REGS:spi_regs\"" {  } { { "fpga_top.v" "spi_regs" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX RegisterX:freqsetreg " "Info: Elaborating entity \"RegisterX\" for hierarchy \"RegisterX:freqsetreg\"" {  } { { "fpga_top.v" "freqsetreg" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX RegisterX:dcoffsetreg " "Info: Elaborating entity \"RegisterX\" for hierarchy \"RegisterX:dcoffsetreg\"" {  } { { "fpga_top.v" "dcoffsetreg" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator phase_accumulator:rx_phase_accumulator " "Info: Elaborating entity \"phase_accumulator\" for hierarchy \"phase_accumulator:rx_phase_accumulator\"" {  } { { "fpga_top.v" "rx_phase_accumulator" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 190 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic cordic:rx_cordic " "Info: Elaborating entity \"cordic\" for hierarchy \"cordic:rx_cordic\"" {  } { { "fpga_top.v" "rx_cordic" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage0 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage0\"" {  } { { "cordic.v" "cordic_stage0" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage1 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage1\"" {  } { { "cordic.v" "cordic_stage1" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage2 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage2\"" {  } { { "cordic.v" "cordic_stage2" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage3 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage3\"" {  } { { "cordic.v" "cordic_stage3" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage4 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage4\"" {  } { { "cordic.v" "cordic_stage4" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage5 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage5\"" {  } { { "cordic.v" "cordic_stage5" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage6 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage6\"" {  } { { "cordic.v" "cordic_stage6" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage7 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage7\"" {  } { { "cordic.v" "cordic_stage7" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage8 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage8\"" {  } { { "cordic.v" "cordic_stage8" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage9 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage9\"" {  } { { "cordic.v" "cordic_stage9" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage10 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage10\"" {  } { { "cordic.v" "cordic_stage10" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage11 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage11\"" {  } { { "cordic.v" "cordic_stage11" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage12 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage12\"" {  } { { "cordic.v" "cordic_stage12" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage13 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage13\"" {  } { { "cordic.v" "cordic_stage13" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage14 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage14\"" {  } { { "cordic.v" "cordic_stage14" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage15 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage15\"" {  } { { "cordic.v" "cordic_stage15" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage16 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage16\"" {  } { { "cordic.v" "cordic_stage16" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC6_520 CIC6_520:f1_inst1_I " "Info: Elaborating entity \"CIC6_520\" for hierarchy \"CIC6_520:f1_inst1_I\"" {  } { { "fpga_top.v" "f1_inst1_I" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 257 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CIC6_520.v(193) " "Warning (10230): Verilog HDL assignment warning at CIC6_520.v(193): truncated value with size 32 to match size of target (10)" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CIC6_520.v(199) " "Warning (10230): Verilog HDL assignment warning at CIC6_520.v(199): truncated value with size 32 to match size of target (1)" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo tx_fifo:tx_fifo_i " "Info: Elaborating entity \"tx_fifo\" for hierarchy \"tx_fifo:tx_fifo_i\"" {  } { { "fpga_top.v" "tx_fifo_i" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 418 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../altera/61web/quartus/libraries/megafunctions/dcfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../altera/61web/quartus/libraries/megafunctions/dcfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo " "Info: Found entity 1: dcfifo" {  } { { "dcfifo.tdf" "" { Text "c:/altera/61web/quartus/libraries/megafunctions/dcfifo.tdf" 105 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.v" "dcfifo_component" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/tx_fifo.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/tx_fifo.v" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_8bi1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_8bi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_8bi1 " "Info: Found entity 1: dcfifo_8bi1" {  } { { "db/dcfifo_8bi1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_8bi1 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated " "Info: Elaborating entity \"dcfifo_8bi1\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/61web/quartus/libraries/megafunctions/dcfifo.tdf" 185 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Info: Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_8bi1.tdf" "rdptr_g_gray2bin" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Info: Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/a_graycounter_o96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_o96\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_8bi1.tdf" "rdptr_g1p" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_j27.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_j27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_j27 " "Info: Found entity 1: a_graycounter_j27" {  } { { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/a_graycounter_j27.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_j27 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|a_graycounter_j27:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_j27\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|a_graycounter_j27:wrptr_g1p\"" {  } { { "db/dcfifo_8bi1.tdf" "wrptr_g1p" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_i27.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_i27 " "Info: Found entity 1: a_graycounter_i27" {  } { { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/a_graycounter_i27.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_i27 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|a_graycounter_i27:wrptr_gp " "Info: Elaborating entity \"a_graycounter_i27\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|a_graycounter_i27:wrptr_gp\"" {  } { { "db/dcfifo_8bi1.tdf" "wrptr_gp" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7b11.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7b11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7b11 " "Info: Found entity 1: altsyncram_7b11" {  } { { "db/altsyncram_7b11.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/altsyncram_7b11.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7b11 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|altsyncram_7b11:fifo_ram " "Info: Elaborating entity \"altsyncram_7b11\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|altsyncram_7b11:fifo_ram\"" {  } { { "db/dcfifo_8bi1.tdf" "fifo_ram" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hve1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hve1 " "Info: Found entity 1: altsyncram_hve1" {  } { { "db/altsyncram_hve1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/altsyncram_hve1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hve1 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|altsyncram_7b11:fifo_ram\|altsyncram_hve1:altsyncram3 " "Info: Elaborating entity \"altsyncram_hve1\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|altsyncram_7b11:fifo_ram\|altsyncram_hve1:altsyncram3\"" {  } { { "db/altsyncram_7b11.tdf" "altsyncram3" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/altsyncram_7b11.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|dffpipe_oe9:rs_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_8bi1.tdf" "rs_brp" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_8bi1.tdf" "rs_dgwp" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe6" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Info: Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_8bi1.tdf" "ws_dgrp" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe9 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe9\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe9" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage16 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage16\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage16" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 130 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage15 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage15\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage15" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 128 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage14 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage14\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage14" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 126 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage13 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage13\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage13" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 124 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage12 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage12\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage12" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 122 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage11 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage11\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage11" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 120 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage10 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage10\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage10" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 118 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage9 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage9\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage9" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 116 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage8 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage8\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage8" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 114 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage7 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage7\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage7" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 112 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage6 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage6\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage6" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 110 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage5 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage5\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage5" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 108 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage4 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage4\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage4" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 106 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage3 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage3\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage3" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 104 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage2 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage2\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage2" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 102 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage1 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage1\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage1" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 100 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage0 20 19 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage0\" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage0" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 98 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[21\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[21\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[20\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[20\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[19\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[19\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[18\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[18\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[17\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[17\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[16\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[16\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[15\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[15\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[14\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[14\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[13\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[13\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[12\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[12\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[11\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[11\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[10\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[10\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[9\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[9\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[8\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[8\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[7\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[7\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[6\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[5\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[4\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[3\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[2\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[1\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[0\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[0\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC6_520:f1_inst1_I\|cur_count\[8\] CIC6_520:f1_inst1_Q\|cur_count\[8\] " "Info: Duplicate register \"CIC6_520:f1_inst1_I\|cur_count\[8\]\" merged to single register \"CIC6_520:f1_inst1_Q\|cur_count\[8\]\"" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC6_520:f1_inst1_I\|cur_count\[7\] CIC6_520:f1_inst1_Q\|cur_count\[7\] " "Info: Duplicate register \"CIC6_520:f1_inst1_I\|cur_count\[7\]\" merged to single register \"CIC6_520:f1_inst1_Q\|cur_count\[7\]\"" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC6_520:f1_inst1_I\|cur_count\[6\] CIC6_520:f1_inst1_Q\|cur_count\[6\] " "Info: Duplicate register \"CIC6_520:f1_inst1_I\|cur_count\[6\]\" merged to single register \"CIC6_520:f1_inst1_Q\|cur_count\[6\]\"" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC6_520:f1_inst1_I\|cur_count\[5\] CIC6_520:f1_inst1_Q\|cur_count\[5\] " "Info: Duplicate register \"CIC6_520:f1_inst1_I\|cur_count\[5\]\" merged to single register \"CIC6_520:f1_inst1_Q\|cur_count\[5\]\"" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC6_520:f1_inst1_I\|cur_count\[4\] CIC6_520:f1_inst1_Q\|cur_count\[4\] " "Info: Duplicate register \"CIC6_520:f1_inst1_I\|cur_count\[4\]\" merged to single register \"CIC6_520:f1_inst1_Q\|cur_count\[4\]\"" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC6_520:f1_inst1_I\|cur_count\[3\] CIC6_520:f1_inst1_Q\|cur_count\[3\] " "Info: Duplicate register \"CIC6_520:f1_inst1_I\|cur_count\[3\]\" merged to single register \"CIC6_520:f1_inst1_Q\|cur_count\[3\]\"" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC6_520:f1_inst1_I\|cur_count\[2\] CIC6_520:f1_inst1_Q\|cur_count\[2\] " "Info: Duplicate register \"CIC6_520:f1_inst1_I\|cur_count\[2\]\" merged to single register \"CIC6_520:f1_inst1_Q\|cur_count\[2\]\"" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC6_520:f1_inst1_I\|cur_count\[1\] CIC6_520:f1_inst1_Q\|cur_count\[1\] " "Info: Duplicate register \"CIC6_520:f1_inst1_I\|cur_count\[1\]\" merged to single register \"CIC6_520:f1_inst1_Q\|cur_count\[1\]\"" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC6_520:f1_inst1_I\|cur_count\[0\] CIC6_520:f1_inst1_Q\|cur_count\[0\] " "Info: Duplicate register \"CIC6_520:f1_inst1_I\|cur_count\[0\]\" merged to single register \"CIC6_520:f1_inst1_Q\|cur_count\[0\]\"" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC6_520:f1_inst1_I\|ce_out_reg CIC6_520:f1_inst1_Q\|ce_out_reg " "Info: Duplicate register \"CIC6_520:f1_inst1_I\|ce_out_reg\" merged to single register \"CIC6_520:f1_inst1_Q\|ce_out_reg\"" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 210 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC6_520:f1_inst1_I\|cur_count\[9\] CIC6_520:f1_inst1_Q\|cur_count\[9\] " "Info: Duplicate register \"CIC6_520:f1_inst1_I\|cur_count\[9\]\" merged to single register \"CIC6_520:f1_inst1_Q\|cur_count\[9\]\"" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|Istage0\[17\] cordic:rx_cordic\|Istage0\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|Istage0\[17\]\" merged to single register \"cordic:rx_cordic\|Istage0\[16\]\"" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|Istage0\[18\] cordic:rx_cordic\|Istage0\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|Istage0\[18\]\" merged to single register \"cordic:rx_cordic\|Istage0\[16\]\"" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|Istage0\[21\] cordic:rx_cordic\|Istage0\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|Istage0\[21\]\" merged to single register \"cordic:rx_cordic\|Istage0\[16\]\"" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|Istage0\[20\] cordic:rx_cordic\|Istage0\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|Istage0\[20\]\" merged to single register \"cordic:rx_cordic\|Istage0\[16\]\"" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|Istage0\[19\] cordic:rx_cordic\|Istage0\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|Istage0\[19\]\" merged to single register \"cordic:rx_cordic\|Istage0\[16\]\"" {  } { { "cordic.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v" 71 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|fpga_top\|fx2st 6 " "Info: State machine \"\|fpga_top\|fx2st\" contains 6 states" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|fpga_top\|fx2st " "Info: Selected Auto state machine encoding method for state machine \"\|fpga_top\|fx2st\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|fpga_top\|fx2st " "Info: Encoding result for state machine \"\|fpga_top\|fx2st\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.00000100 " "Info: Encoded state bit \"fx2st.00000100\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.00000010 " "Info: Encoded state bit \"fx2st.00000010\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.00000001 " "Info: Encoded state bit \"fx2st.00000001\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.00000101 " "Info: Encoded state bit \"fx2st.00000101\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.00000011 " "Info: Encoded state bit \"fx2st.00000011\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.00000000 " "Info: Encoded state bit \"fx2st.00000000\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fpga_top\|fx2st.00000000 000000 " "Info: State \"\|fpga_top\|fx2st.00000000\" uses code string \"000000\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fpga_top\|fx2st.00000011 000011 " "Info: State \"\|fpga_top\|fx2st.00000011\" uses code string \"000011\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fpga_top\|fx2st.00000101 000101 " "Info: State \"\|fpga_top\|fx2st.00000101\" uses code string \"000101\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fpga_top\|fx2st.00000001 001001 " "Info: State \"\|fpga_top\|fx2st.00000001\" uses code string \"001001\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fpga_top\|fx2st.00000010 010001 " "Info: State \"\|fpga_top\|fx2st.00000010\" uses code string \"010001\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fpga_top\|fx2st.00000100 100001 " "Info: State \"\|fpga_top\|fx2st.00000100\" uses code string \"100001\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 415 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[17\] cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[17\]\" merged to single register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\]\"" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[18\] cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[18\]\" merged to single register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\]\"" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[19\] cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[19\]\" merged to single register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\]\"" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[20\] cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[20\]\" merged to single register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\]\"" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[21\] cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[21\]\" merged to single register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\]\"" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[18\] cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[17\] " "Info: Duplicate register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[18\]\" merged to single register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[17\]\"" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[19\] cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[17\] " "Info: Duplicate register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[19\]\" merged to single register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[17\]\"" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[20\] cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[17\] " "Info: Duplicate register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[20\]\" merged to single register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[17\]\"" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[21\] cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[17\] " "Info: Duplicate register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[21\]\" merged to single register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Qout\[17\]\"" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WSUTIL_SUTIL_QOR_LOSS_DUE_TO_CYCLONE_WYS_TARGETED_FOR_CYCLONE_II" "II " "Warning: Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone II WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." {  } {  } 0 0 "Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone %1!s! WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_A_B VCC " "Warning: Pin \"DDC0_A_B\" stuck at VCC" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[0\] GND " "Warning: Pin \"DDC0_DIN\[0\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[1\] GND " "Warning: Pin \"DDC0_DIN\[1\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[2\] GND " "Warning: Pin \"DDC0_DIN\[2\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[3\] GND " "Warning: Pin \"DDC0_DIN\[3\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[4\] GND " "Warning: Pin \"DDC0_DIN\[4\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[5\] GND " "Warning: Pin \"DDC0_DIN\[5\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[6\] GND " "Warning: Pin \"DDC0_DIN\[6\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[7\] GND " "Warning: Pin \"DDC0_DIN\[7\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[8\] GND " "Warning: Pin \"DDC0_DIN\[8\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[9\] GND " "Warning: Pin \"DDC0_DIN\[9\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[10\] GND " "Warning: Pin \"DDC0_DIN\[10\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[11\] GND " "Warning: Pin \"DDC0_DIN\[11\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[12\] GND " "Warning: Pin \"DDC0_DIN\[12\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[13\] GND " "Warning: Pin \"DDC0_DIN\[13\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[14\] GND " "Warning: Pin \"DDC0_DIN\[14\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC0_DIN\[15\] GND " "Warning: Pin \"DDC0_DIN\[15\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_A_B VCC " "Warning: Pin \"DDC1_A_B\" stuck at VCC" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[0\] GND " "Warning: Pin \"DDC1_DIN\[0\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[1\] GND " "Warning: Pin \"DDC1_DIN\[1\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[2\] GND " "Warning: Pin \"DDC1_DIN\[2\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[3\] GND " "Warning: Pin \"DDC1_DIN\[3\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[4\] GND " "Warning: Pin \"DDC1_DIN\[4\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[5\] GND " "Warning: Pin \"DDC1_DIN\[5\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[6\] GND " "Warning: Pin \"DDC1_DIN\[6\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[7\] GND " "Warning: Pin \"DDC1_DIN\[7\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[8\] GND " "Warning: Pin \"DDC1_DIN\[8\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[9\] GND " "Warning: Pin \"DDC1_DIN\[9\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[10\] GND " "Warning: Pin \"DDC1_DIN\[10\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[11\] GND " "Warning: Pin \"DDC1_DIN\[11\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[12\] GND " "Warning: Pin \"DDC1_DIN\[12\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[13\] GND " "Warning: Pin \"DDC1_DIN\[13\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[14\] GND " "Warning: Pin \"DDC1_DIN\[14\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DDC1_DIN\[15\] GND " "Warning: Pin \"DDC1_DIN\[15\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SLCS VCC " "Warning: Pin \"SLCS\" stuck at VCC" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 47 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[0\] GND " "Warning: Pin \"FIFO_ADR\[0\]\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 49 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[1\] VCC " "Warning: Pin \"FIFO_ADR\[1\]\" stuck at VCC" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 49 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PKEND GND " "Warning: Pin \"PKEND\" stuck at GND" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 50 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SLOE VCC " "Warning: Pin \"SLOE\" stuck at VCC" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 51 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SLRD VCC " "Warning: Pin \"SLRD\" stuck at VCC" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 53 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "534 100 " "Info: 534 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[9\] " "Info: Register \"tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[8\] " "Info: Register \"tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[7\] " "Info: Register \"tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[6\] " "Info: Register \"tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[5\] " "Info: Register \"tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[4\] " "Info: Register \"tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[3\] " "Info: Register \"tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[2\] " "Info: Register \"tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[1\] " "Info: Register \"tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[0\] " "Info: Register \"tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/parity_ff " "Info: Register \"tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[9\] " "Info: Register \"tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[8\] " "Info: Register \"tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[7\] " "Info: Register \"tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[6\] " "Info: Register \"tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[5\] " "Info: Register \"tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[4\] " "Info: Register \"tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[3\] " "Info: Register \"tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[2\] " "Info: Register \"tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[1\] " "Info: Register \"tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[0\] " "Info: Register \"tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/parity_ff " "Info: Register \"tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[95\] " "Info: Register \"f1_inst1_Q/diff6\[95\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[94\] " "Info: Register \"f1_inst1_Q/diff6\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[93\] " "Info: Register \"f1_inst1_Q/diff6\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[92\] " "Info: Register \"f1_inst1_Q/diff6\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[91\] " "Info: Register \"f1_inst1_Q/diff6\[91\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[90\] " "Info: Register \"f1_inst1_Q/diff6\[90\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[89\] " "Info: Register \"f1_inst1_Q/diff6\[89\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[88\] " "Info: Register \"f1_inst1_Q/diff6\[88\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[87\] " "Info: Register \"f1_inst1_Q/diff6\[87\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[86\] " "Info: Register \"f1_inst1_Q/diff6\[86\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[85\] " "Info: Register \"f1_inst1_Q/diff6\[85\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[84\] " "Info: Register \"f1_inst1_Q/diff6\[84\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[83\] " "Info: Register \"f1_inst1_Q/diff6\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[82\] " "Info: Register \"f1_inst1_Q/diff6\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[81\] " "Info: Register \"f1_inst1_Q/diff6\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[80\] " "Info: Register \"f1_inst1_Q/diff6\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[79\] " "Info: Register \"f1_inst1_Q/diff6\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[78\] " "Info: Register \"f1_inst1_Q/diff6\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[77\] " "Info: Register \"f1_inst1_Q/diff6\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[76\] " "Info: Register \"f1_inst1_Q/diff6\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff6\[75\] " "Info: Register \"f1_inst1_Q/diff6\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[95\] " "Info: Register \"f1_inst1_I/diff6\[95\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[94\] " "Info: Register \"f1_inst1_I/diff6\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[93\] " "Info: Register \"f1_inst1_I/diff6\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[92\] " "Info: Register \"f1_inst1_I/diff6\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[91\] " "Info: Register \"f1_inst1_I/diff6\[91\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[90\] " "Info: Register \"f1_inst1_I/diff6\[90\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[89\] " "Info: Register \"f1_inst1_I/diff6\[89\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[88\] " "Info: Register \"f1_inst1_I/diff6\[88\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[87\] " "Info: Register \"f1_inst1_I/diff6\[87\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[86\] " "Info: Register \"f1_inst1_I/diff6\[86\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[85\] " "Info: Register \"f1_inst1_I/diff6\[85\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[84\] " "Info: Register \"f1_inst1_I/diff6\[84\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[83\] " "Info: Register \"f1_inst1_I/diff6\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[82\] " "Info: Register \"f1_inst1_I/diff6\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[81\] " "Info: Register \"f1_inst1_I/diff6\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[80\] " "Info: Register \"f1_inst1_I/diff6\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[79\] " "Info: Register \"f1_inst1_I/diff6\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[78\] " "Info: Register \"f1_inst1_I/diff6\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[77\] " "Info: Register \"f1_inst1_I/diff6\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[76\] " "Info: Register \"f1_inst1_I/diff6\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff6\[75\] " "Info: Register \"f1_inst1_I/diff6\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[95\] " "Info: Register \"f1_inst1_Q/diff5\[95\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[94\] " "Info: Register \"f1_inst1_Q/diff5\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[93\] " "Info: Register \"f1_inst1_Q/diff5\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[92\] " "Info: Register \"f1_inst1_Q/diff5\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[91\] " "Info: Register \"f1_inst1_Q/diff5\[91\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[90\] " "Info: Register \"f1_inst1_Q/diff5\[90\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[89\] " "Info: Register \"f1_inst1_Q/diff5\[89\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[88\] " "Info: Register \"f1_inst1_Q/diff5\[88\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[87\] " "Info: Register \"f1_inst1_Q/diff5\[87\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[86\] " "Info: Register \"f1_inst1_Q/diff5\[86\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[85\] " "Info: Register \"f1_inst1_Q/diff5\[85\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[84\] " "Info: Register \"f1_inst1_Q/diff5\[84\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[83\] " "Info: Register \"f1_inst1_Q/diff5\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[82\] " "Info: Register \"f1_inst1_Q/diff5\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[81\] " "Info: Register \"f1_inst1_Q/diff5\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[80\] " "Info: Register \"f1_inst1_Q/diff5\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[79\] " "Info: Register \"f1_inst1_Q/diff5\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[78\] " "Info: Register \"f1_inst1_Q/diff5\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[77\] " "Info: Register \"f1_inst1_Q/diff5\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[76\] " "Info: Register \"f1_inst1_Q/diff5\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_Q/diff5\[75\] " "Info: Register \"f1_inst1_Q/diff5\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[95\] " "Info: Register \"f1_inst1_I/diff5\[95\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[94\] " "Info: Register \"f1_inst1_I/diff5\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[93\] " "Info: Register \"f1_inst1_I/diff5\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[92\] " "Info: Register \"f1_inst1_I/diff5\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[91\] " "Info: Register \"f1_inst1_I/diff5\[91\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[90\] " "Info: Register \"f1_inst1_I/diff5\[90\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[89\] " "Info: Register \"f1_inst1_I/diff5\[89\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[88\] " "Info: Register \"f1_inst1_I/diff5\[88\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[87\] " "Info: Register \"f1_inst1_I/diff5\[87\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[86\] " "Info: Register \"f1_inst1_I/diff5\[86\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[85\] " "Info: Register \"f1_inst1_I/diff5\[85\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[84\] " "Info: Register \"f1_inst1_I/diff5\[84\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[83\] " "Info: Register \"f1_inst1_I/diff5\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[82\] " "Info: Register \"f1_inst1_I/diff5\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "f1_inst1_I/diff5\[81\] " "Info: Register \"f1_inst1_I/diff5\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "46 " "Warning: Design contains 46 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "CLK4 " "Warning: No output dependent on input pin \"CLK4\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 15 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "CLK5 " "Warning: No output dependent on input pin \"CLK5\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[0\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[0\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[1\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[1\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[2\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[2\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[3\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[3\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[4\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[4\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[5\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[5\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[6\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[6\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[7\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[7\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[8\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[8\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[9\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[9\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[10\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[10\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[11\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[11\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[12\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[12\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[13\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[13\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[14\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[14\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DOUT\[15\] " "Warning: No output dependent on input pin \"DDC0_DOUT\[15\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DVOUT " "Warning: No output dependent on input pin \"DDC0_DVOUT\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 23 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_IQOUT " "Warning: No output dependent on input pin \"DDC0_IQOUT\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 24 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_A_B_OUT " "Warning: No output dependent on input pin \"DDC0_A_B_OUT\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 25 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_DTACK_RDY " "Warning: No output dependent on input pin \"DDC0_DTACK_RDY\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 26 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[0\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[0\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[1\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[1\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[2\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[2\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[3\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[3\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[4\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[4\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[5\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[5\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[6\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[6\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[7\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[7\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[8\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[8\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[9\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[9\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[10\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[10\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[11\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[11\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[12\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[12\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[13\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[13\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[14\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[14\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DOUT\[15\] " "Warning: No output dependent on input pin \"DDC1_DOUT\[15\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DVOUT " "Warning: No output dependent on input pin \"DDC1_DVOUT\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_IQOUT " "Warning: No output dependent on input pin \"DDC1_IQOUT\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_A_B_OUT " "Warning: No output dependent on input pin \"DDC1_A_B_OUT\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 35 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_DTACK_RDY " "Warning: No output dependent on input pin \"DDC1_DTACK_RDY\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 36 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "CS_FPGA_M_N " "Warning: No output dependent on input pin \"CS_FPGA_M_N\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 38 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "SCLK_M " "Warning: No output dependent on input pin \"SCLK_M\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 41 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "FLAG\[0\] " "Warning: No output dependent on input pin \"FLAG\[0\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 48 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "FLAG\[2\] " "Warning: No output dependent on input pin \"FLAG\[2\]\"" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 48 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "5212 " "Info: Implemented 5212 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "69 " "Info: Implemented 69 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "59 " "Info: Implemented 59 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "3 " "Info: Implemented 3 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "5017 " "Info: Implemented 5017 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_st " "Warning: Ignored assignments for entity \"fir_st\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name DSP_BLOCK_BALANCING \"LOGIC ELEMENTS\" -entity fir_st " "Warning: Assignment of entity set_global_assignment -name DSP_BLOCK_BALANCING \"LOGIC ELEMENTS\" -entity fir_st is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lc_tdl_en " "Warning: Ignored assignments for entity \"lc_tdl_en\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_en " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_en is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lc_tdl_mr " "Warning: Ignored assignments for entity \"lc_tdl_mr\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_mr " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_mr is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lc_tdl_strat " "Warning: Ignored assignments for entity \"lc_tdl_strat\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_strat " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_strat is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lc_tdl_strat_cen " "Warning: Ignored assignments for entity \"lc_tdl_strat_cen\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_strat_cen " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_strat_cen is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mlu_nd_lc " "Warning: Ignored assignments for entity \"mlu_nd_lc\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity mlu_nd_lc " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity mlu_nd_lc is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "msft_data " "Warning: Ignored assignments for entity \"msft_data\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION ON -entity msft_data " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION ON -entity msft_data is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sadd " "Warning: Ignored assignments for entity \"sadd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sadd_cen " "Warning: Ignored assignments for entity \"sadd_cen\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_cen " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_cen is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sadd_lpm " "Warning: Ignored assignments for entity \"sadd_lpm\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_lpm " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_lpm is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sadd_lpm_cen " "Warning: Ignored assignments for entity \"sadd_lpm_cen\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_lpm_cen " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_lpm_cen is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sadd_lpm_reg_top_cen " "Warning: Ignored assignments for entity \"sadd_lpm_reg_top_cen\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_lpm_reg_top_cen " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_lpm_reg_top_cen is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sadd_reg_top " "Warning: Ignored assignments for entity \"sadd_reg_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_reg_top " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_reg_top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sadd_reg_top_cen " "Warning: Ignored assignments for entity \"sadd_reg_top_cen\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_reg_top_cen " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_reg_top_cen is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tdl_da_lc " "Warning: Ignored assignments for entity \"tdl_da_lc\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_DUPLICATE_REGISTERS OFF -entity tdl_da_lc " "Warning: Assignment of entity set_global_assignment -name REMOVE_DUPLICATE_REGISTERS OFF -entity tdl_da_lc is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION ON -entity tdl_da_lc " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION ON -entity tdl_da_lc is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tsadd " "Warning: Ignored assignments for entity \"tsadd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tsadd_lpm " "Warning: Ignored assignments for entity \"tsadd_lpm\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_lpm " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_lpm is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tsadd_lpm_cen " "Warning: Ignored assignments for entity \"tsadd_lpm_cen\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_lpm_cen " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_lpm_cen is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tsadd_lpm_reg_top_cen " "Warning: Ignored assignments for entity \"tsadd_lpm_reg_top_cen\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_lpm_reg_top_cen " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_lpm_reg_top_cen is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tsadd_reg_top " "Warning: Ignored assignments for entity \"tsadd_reg_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_reg_top " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_reg_top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tsadd_reg_top_cen " "Warning: Ignored assignments for entity \"tsadd_reg_top_cen\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_reg_top_cen " "Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_reg_top_cen is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 174 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 174 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Allocated 154 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 19:27:08 2007 " "Info: Processing ended: Fri Feb 09 19:27:08 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Info: Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
