http://scholar.google.com/scholar?q=41st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO-41+2008%29%2C+November+8-12%2C+2008%2C+Lake+Como%2C+Italy
http://scholar.google.com/scholar?q=Microarchitecture+in+the+system-level+integration+era.
http://scholar.google.com/scholar?q=Architectures+and+algorithms+for+millisecond-scale+molecular+dynamics+simulations+of+proteins.
http://scholar.google.com/scholar?q=Temporal+instruction+fetch+streaming.
http://scholar.google.com/scholar?q=A+distributed+processor+state+management+architecture+for+large-window+processors.
http://scholar.google.com/scholar?q=Strategies+for+mapping+dataflow+blocks+to+distributed+hardware.
http://scholar.google.com/scholar?q=Virtual+tree+coherence%3A+Leveraging+regions+and+in-network+multicast+trees+for+scalable+cache+coherence.
http://scholar.google.com/scholar?q=Token+tenure%3A+PATCHing+token+counting+using+directory-based+cache+coherence.
http://scholar.google.com/scholar?q=Hybrid+analytical+modeling+of+pending+cache+hits%2C+data+prefetching%2C+and+MSHRs.
http://scholar.google.com/scholar?q=Implementing+high+availability+memory+with+a+duplication+cache.
http://scholar.google.com/scholar?q=A+novel+cache+architecture+with+enhanced+performance+and+security.
http://scholar.google.com/scholar?q=A+small+cache+of+large+ranges%3A+Hardware+methods+for+efficiently+searching%2C+storing%2C+and+updating+big+dataflow+tags.
http://scholar.google.com/scholar?q=SHARK%3A+Architectural+support+for+autonomic+protection+against+stealth+by+rootkit+exploits.
http://scholar.google.com/scholar?q=Testudo%3A+Heavyweight+security+analysis+via+statistical+sampling.
http://scholar.google.com/scholar?q=Facelift%3A+Hiding+and+slowing+down+aging+in+multicores.
http://scholar.google.com/scholar?q=The+StageNet+fabric+for+constructing+resilient+multicore+systems.
http://scholar.google.com/scholar?q=From+SODA+to+scotch%3A+The+evolution+of+a+wireless+baseband+processor.
http://scholar.google.com/scholar?q=Tradeoffs+in+designing+accelerator+architectures+for+visual+computing.
http://scholar.google.com/scholar?q=Toward+a+multicore+architecture+for+real-time+ray-tracing.
http://scholar.google.com/scholar?q=Power+to+the+people%3A+Leveraging+human+physiological+traits+to+control+microprocessor+frequency.
http://scholar.google.com/scholar?q=Prefetch-Aware+DRAM+Controllers.
http://scholar.google.com/scholar?q=Mini-rank%3A+Adaptive+DRAM+architecture+for+improving+memory+power+efficiency.
http://scholar.google.com/scholar?q=Cache+bursts%3A+A+new+approach+for+eliminating+dead+blocks+and+increasing+cache+efficiency.
http://scholar.google.com/scholar?q=Notary%3A+Hardware+techniques+to+enhance+signatures.
http://scholar.google.com/scholar?q=Dependence-aware+transactional+memory+for+increased+concurrency.
http://scholar.google.com/scholar?q=Reducing+the+harmful+effects+of+last-level+cache+polluters+with+an+OS-level%2C+software-only+pollute+buffer.
http://scholar.google.com/scholar?q=CPR%3A+Composable+performance+regression+for+scalable+multiprocessor+models.
http://scholar.google.com/scholar?q=Online+design+bug+detection%3A+RTL+analysis%2C+flexible+mechanisms%2C+and+evaluation.
http://scholar.google.com/scholar?q=Verification+of+chip+multiprocessor+memory+systems+using+a+relaxed+scoreboard.
http://scholar.google.com/scholar?q=A+performance-correctness+explicitly-decoupled+architecture.
http://scholar.google.com/scholar?q=Coordinated+management+of+multiple+interacting+resources+in+chip+multiprocessors%3A+A+machine+learning+approach.
http://scholar.google.com/scholar?q=Copy+or+Discard+execution+model+for+speculative+parallelization+on+multicores.
http://scholar.google.com/scholar?q=Token+flow+control.
http://scholar.google.com/scholar?q=Adaptive+data+compression+for+high-performance+low-power+on-chip+networks.
http://scholar.google.com/scholar?q=Efficient+unicast+and+multicast+support+for+CMPs.
http://scholar.google.com/scholar?q=Power+reduction+of+CMP+communication+networks+via+RF-interconnects.
http://scholar.google.com/scholar?q=Evaluating+the+effects+of+cache+redundancy+on+profit.
http://scholar.google.com/scholar?q=NBTI+tolerant+microarchitecture+design+in+the+presence+of+process+variation.
http://scholar.google.com/scholar?q=Shapeshifter%3A+Dynamically+changing+pipeline+width+and+speed+to+address+process+variations.
http://scholar.google.com/scholar?q=EVAL%3A+Utilizing+processors+with+variation-induced+timing+errors.
http://scholar.google.com/scholar?q=Microarchitecture+soft+error+vulnerability+characterization+and+mitigation+under+3D+integration+technology.
http://scholar.google.com/scholar?q=Low-power%2C+high-performance+analog+neural+branch+prediction.
http://scholar.google.com/scholar?q=Reconfigurable+energy+efficient+near+threshold+cache+architectures.
