
*** Running vivado
    with args -log i2c_cpu_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_cpu_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source i2c_cpu_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/working/systemverilog/ip_repo/i2c_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/working/systemverilog/ip_repo/gpio_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.cache/ip 
Command: synth_design -top i2c_cpu_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24116
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1104.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2c_cpu_wrapper' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/hdl/i2c_cpu_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'i2c_cpu' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:13]
INFO: [Synth 8-638] synthesizing module 'i2c_cpu_axi_uartlite_0_0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_axi_uartlite_0_0/synth/i2c_cpu_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_axi_uartlite_0_0/synth/i2c_cpu_axi_uartlite_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (1#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (3#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (4#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (5#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (6#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (7#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (8#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (9#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (10#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (10#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (10#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (10#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (11#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (12#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (13#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (14#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'i2c_cpu_axi_uartlite_0_0' (15#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_axi_uartlite_0_0/synth/i2c_cpu_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-7071] port 'interrupt' of module 'i2c_cpu_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:194]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'i2c_cpu_axi_uartlite_0_0' has 22 connections declared, but only 21 given [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:194]
INFO: [Synth 8-6157] synthesizing module 'i2c_cpu_clk_wiz_1_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'i2c_cpu_clk_wiz_1_1_clk_wiz' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (16#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (17#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (18#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'i2c_cpu_clk_wiz_1_1_clk_wiz' (19#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'i2c_cpu_clk_wiz_1_1' (20#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'i2c_cpu_gpio_0_0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_gpio_0_0/synth/i2c_cpu_gpio_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'gpio_v1_0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gpio_v1_0_S00_AXI' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0_S00_AXI.v:375]
INFO: [Synth 8-6155] done synthesizing module 'gpio_v1_0_S00_AXI' (21#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'gpio' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0.v:91]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (22#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0.v:91]
INFO: [Synth 8-6155] done synthesizing module 'gpio_v1_0' (23#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'i2c_cpu_gpio_0_0' (24#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_gpio_0_0/synth/i2c_cpu_gpio_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'i2c_cpu_gpio_1_0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_gpio_1_0/synth/i2c_cpu_gpio_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'i2c_cpu_gpio_1_0' (25#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_gpio_1_0/synth/i2c_cpu_gpio_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'i2c_cpu_gpio_2_0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_gpio_2_0/synth/i2c_cpu_gpio_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'i2c_cpu_gpio_2_0' (26#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_gpio_2_0/synth/i2c_cpu_gpio_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'i2c_cpu_i2c_master_0_0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_i2c_master_0_0/synth/i2c_cpu_i2c_master_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_v1_0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/3fbf/hdl/i2c_master_v1_0.v:3]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_v1_0_S00_AXI' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/3fbf/hdl/i2c_master_v1_0_S00_AXI.v:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_MASTER' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/3fbf/src/I2C_Master.sv:3]
	Parameter SCL_QUARTER_PERIOD_CLKS bound to: 249 - type: integer 
	Parameter SCL_HALF_PERIOD_CLKS bound to: 499 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_MASTER' (27#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/3fbf/src/I2C_Master.sv:3]
INFO: [Synth 8-226] default block is never used [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/3fbf/hdl/i2c_master_v1_0_S00_AXI.v:175]
INFO: [Synth 8-226] default block is never used [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/3fbf/hdl/i2c_master_v1_0_S00_AXI.v:268]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_v1_0_S00_AXI' (28#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/3fbf/hdl/i2c_master_v1_0_S00_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_v1_0' (29#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/3fbf/hdl/i2c_master_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'i2c_cpu_i2c_master_0_0' (30#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_i2c_master_0_0/synth/i2c_cpu_i2c_master_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'i2c_cpu_mdm_1_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_mdm_1_1/synth/i2c_cpu_mdm_1_1.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_REVISION bound to: (null) - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:12616' bound to instance 'U0' of component 'MDM' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_mdm_1_1/synth/i2c_cpu_mdm_1_1.vhd:1656]
INFO: [Synth 8-638] synthesizing module 'MDM' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:14299]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_REVISION bound to: (null) - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:321' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:15905]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:345]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (31#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:345]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1469' bound to instance 'LUT1_I' of component 'MB_LUT1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:15923]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_LUT1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1483]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b10 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1505]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_LUT1' (32#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1483]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:383' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:16391]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:396]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:406]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (33#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:396]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:5734' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:16489]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:6971]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'config_scan_reset_i' of component 'xil_scan_reset_control' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:7654]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_xil_scan_reset_control' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_xil_scan_reset_control' (34#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:306]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'sel_n_reset_i' of component 'xil_scan_reset_control' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:7664]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'shift_n_reset_i' of component 'xil_scan_reset_control' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:7674]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3017' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:10365]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3290]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3599]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'sel_with_scan_reset_i' of component 'xil_scan_reset_control' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3607]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:682' bound to instance 'FDC_I' of component 'MB_FDC_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3664]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:698]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (35#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:698]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:741' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3674]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:781]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (36#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3868]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E' (37#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized0' (37#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3957]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized1' (37#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3975]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized2' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized2' (37#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (38#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3290]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (39#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:6971]
INFO: [Synth 8-256] done synthesizing module 'MDM' (40#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:14299]
INFO: [Synth 8-256] done synthesizing module 'i2c_cpu_mdm_1_1' (41#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_mdm_1_1/synth/i2c_cpu_mdm_1_1.vhd:74]
INFO: [Synth 8-638] synthesizing module 'i2c_cpu_microblaze_0_2' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_microblaze_0_2/synth/i2c_cpu_microblaze_0_2.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: i2c_cpu_microblaze_0_2 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/9285/hdl/microblaze_v11_0_vh_rfs.vhd:164117' bound to instance 'U0' of component 'MicroBlaze' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_microblaze_0_2/synth/i2c_cpu_microblaze_0_2.vhd:810]
INFO: [Synth 8-256] done synthesizing module 'i2c_cpu_microblaze_0_2' (93#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_microblaze_0_2/synth/i2c_cpu_microblaze_0_2.vhd:116]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'i2c_cpu_microblaze_0_2' is unconnected for instance 'microblaze_0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:327]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'i2c_cpu_microblaze_0_2' has 52 connections declared, but only 51 given [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:327]
INFO: [Synth 8-6157] synthesizing module 'i2c_cpu_microblaze_0_axi_periph_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:539]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_11IVIHT' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:1433]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_11IVIHT' (94#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:1433]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_62RKY' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:1565]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_62RKY' (95#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:1565]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_N14YP2' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:1711]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_N14YP2' (96#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:1711]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1N04R8L' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:1857]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1N04R8L' (97#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:1857]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1VRBTTA' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2003]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1VRBTTA' (98#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2003]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_3APP' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2383]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_3APP' (99#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2383]
INFO: [Synth 8-6157] synthesizing module 'i2c_cpu_xbar_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_xbar_1/synth/i2c_cpu_xbar_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_axi_crossbar' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010001100000000000000000000000000000000000000000000000001000100101000100000000000000000000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 160'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_crossbar_sasd' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010001100000000000000000000000000000000000000000000000001000100101000100000000000000000000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010001111111111111111110000000000000000000000000000000001000100101000101111111111111111000000000000000000000000000000000100010010100001111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 6 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
	Parameter P_M_AXILITE_MASK bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_addr_decoder' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 5 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010001100000000000000000000000000000000000000000000000001000100101000100000000000000000000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010001111111111111111110000000000000000000000000000000001000100101000101111111111111111000000000000000000000000000000000100010010100001111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 6'b011111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (100#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (101#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (101#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (101#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (101#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (101#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_addr_decoder' (102#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_decerr_slave' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_decerr_slave' (103#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_addr_arbiter_sasd' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_addr_arbiter_sasd' (104#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_splitter' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_splitter' (105#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_splitter__parameterized0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_splitter__parameterized0' (105#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (106#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (106#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (106#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' (107#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (107#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_crossbar_sasd' (108#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_axi_crossbar' (109#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'i2c_cpu_xbar_1' (110#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_xbar_1/synth/i2c_cpu_xbar_1.v:59]
INFO: [Synth 8-6155] done synthesizing module 'i2c_cpu_microblaze_0_axi_periph_1' (111#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:539]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_A232KH' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2149]
INFO: [Synth 8-638] synthesizing module 'i2c_cpu_dlmb_bram_if_cntlr_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_dlmb_bram_if_cntlr_1/synth/i2c_cpu_dlmb_bram_if_cntlr_1.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3134' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_dlmb_bram_if_cntlr_1/synth/i2c_cpu_dlmb_bram_if_cntlr_1.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3511]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (112#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (113#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (114#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'i2c_cpu_dlmb_bram_if_cntlr_1' (115#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_dlmb_bram_if_cntlr_1/synth/i2c_cpu_dlmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'i2c_cpu_dlmb_v10_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_dlmb_v10_1/synth/i2c_cpu_dlmb_v10_1.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_dlmb_v10_1/synth/i2c_cpu_dlmb_v10_1.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13847' bound to instance 'POR_FF_I' of component 'FDS' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13847]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (116#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13847]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (117#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'i2c_cpu_dlmb_v10_1' (118#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_dlmb_v10_1/synth/i2c_cpu_dlmb_v10_1.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'i2c_cpu_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2295]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'i2c_cpu_dlmb_v10_1' has 25 connections declared, but only 24 given [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2295]
INFO: [Synth 8-638] synthesizing module 'i2c_cpu_ilmb_bram_if_cntlr_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_ilmb_bram_if_cntlr_1/synth/i2c_cpu_ilmb_bram_if_cntlr_1.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3134' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_ilmb_bram_if_cntlr_1/synth/i2c_cpu_ilmb_bram_if_cntlr_1.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3511]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (118#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (118#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (118#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'i2c_cpu_ilmb_bram_if_cntlr_1' (119#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_ilmb_bram_if_cntlr_1/synth/i2c_cpu_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'i2c_cpu_ilmb_v10_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_ilmb_v10_1/synth/i2c_cpu_ilmb_v10_1.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_ilmb_v10_1/synth/i2c_cpu_ilmb_v10_1.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'i2c_cpu_ilmb_v10_1' (120#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_ilmb_v10_1/synth/i2c_cpu_ilmb_v10_1.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'i2c_cpu_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2341]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'i2c_cpu_ilmb_v10_1' has 25 connections declared, but only 24 given [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2341]
INFO: [Synth 8-638] synthesizing module 'i2c_cpu_lmb_bram_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_lmb_bram_1/synth/i2c_cpu_lmb_bram_1.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: i2c_cpu_lmb_bram_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_lmb_bram_1/synth/i2c_cpu_lmb_bram_1.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'i2c_cpu_lmb_bram_1' (131#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_lmb_bram_1/synth/i2c_cpu_lmb_bram_1.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'i2c_cpu_lmb_bram_1' is unconnected for instance 'lmb_bram' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2366]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'i2c_cpu_lmb_bram_1' is unconnected for instance 'lmb_bram' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2366]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'i2c_cpu_lmb_bram_1' has 16 connections declared, but only 14 given [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_A232KH' (132#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:2149]
INFO: [Synth 8-638] synthesizing module 'i2c_cpu_rst_clk_wiz_1_100M_1' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_rst_clk_wiz_1_100M_1/synth/i2c_cpu_rst_clk_wiz_1_100M_1.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_rst_clk_wiz_1_100M_1/synth/i2c_cpu_rst_clk_wiz_1_100M_1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (133#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (133#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (134#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (135#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (136#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (137#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'i2c_cpu_rst_clk_wiz_1_100M_1' (138#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_rst_clk_wiz_1_100M_1/synth/i2c_cpu_rst_clk_wiz_1_100M_1.vhd:74]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'i2c_cpu_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:528]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'i2c_cpu_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:528]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'i2c_cpu_rst_clk_wiz_1_100M_1' has 10 connections declared, but only 8 given [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:528]
INFO: [Synth 8-6155] done synthesizing module 'i2c_cpu' (139#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/synth/i2c_cpu.v:13]
INFO: [Synth 8-6155] done synthesizing module 'i2c_cpu_wrapper' (140#1) [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/hdl/i2c_cpu_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1491.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_axi_uartlite_0_0/i2c_cpu_axi_uartlite_0_0_board.xdc] for cell 'i2c_cpu_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_axi_uartlite_0_0/i2c_cpu_axi_uartlite_0_0_board.xdc] for cell 'i2c_cpu_i/axi_uartlite_0/U0'
Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_axi_uartlite_0_0/i2c_cpu_axi_uartlite_0_0.xdc] for cell 'i2c_cpu_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_axi_uartlite_0_0/i2c_cpu_axi_uartlite_0_0.xdc] for cell 'i2c_cpu_i/axi_uartlite_0/U0'
Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_microblaze_0_2/i2c_cpu_microblaze_0_2.xdc] for cell 'i2c_cpu_i/microblaze_0/U0'
Finished Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_microblaze_0_2/i2c_cpu_microblaze_0_2.xdc] for cell 'i2c_cpu_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_microblaze_0_2/i2c_cpu_microblaze_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_cpu_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_cpu_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_mdm_1_1/i2c_cpu_mdm_1_1.xdc] for cell 'i2c_cpu_i/mdm_1/U0'
Finished Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_mdm_1_1/i2c_cpu_mdm_1_1.xdc] for cell 'i2c_cpu_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_mdm_1_1/i2c_cpu_mdm_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_cpu_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_cpu_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1_board.xdc] for cell 'i2c_cpu_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1_board.xdc] for cell 'i2c_cpu_i/clk_wiz_1/inst'
Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1.xdc] for cell 'i2c_cpu_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1.xdc] for cell 'i2c_cpu_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_cpu_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_cpu_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_rst_clk_wiz_1_100M_1/i2c_cpu_rst_clk_wiz_1_100M_1_board.xdc] for cell 'i2c_cpu_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_rst_clk_wiz_1_100M_1/i2c_cpu_rst_clk_wiz_1_100M_1_board.xdc] for cell 'i2c_cpu_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_rst_clk_wiz_1_100M_1/i2c_cpu_rst_clk_wiz_1_100M_1.xdc] for cell 'i2c_cpu_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ip/i2c_cpu_rst_clk_wiz_1_100M_1/i2c_cpu_rst_clk_wiz_1_100M_1.xdc] for cell 'i2c_cpu_i/rst_clk_wiz_1_100M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/working/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/working/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/working/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_cpu_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_cpu_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_cpu_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_cpu_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1491.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 400 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 144 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 137 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1491.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/axi_uartlite_0/U0. (constraint file  D:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/microblaze_0/U0. (constraint file  D:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.runs/synth_1/dont_touch.xdc, line 66).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/mdm_1/U0. (constraint file  D:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/clk_wiz_1/inst. (constraint file  D:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.runs/synth_1/dont_touch.xdc, line 78).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/rst_clk_wiz_1_100M/U0. (constraint file  D:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/i2c_master_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_cpu_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP = true for reset. (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_clock. (constraint file  auto generated constraint).
Applied set_property KEEP = true for usb_uart_rxd. (constraint file  auto generated constraint).
Applied set_property KEEP = true for i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2C_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |          00000000000000000000001 | 00000000000000000000000000000000
                  START1 |          00000000000000000000010 | 00000000000000000000000000000001
                  START2 |          00000000000000000000100 | 00000000000000000000000000000010
             DATA_WRITE1 |          00000000000000000001000 | 00000000000000000000000000000011
             DATA_WRITE2 |          00000000000000000010000 | 00000000000000000000000000000100
             DATA_WRITE3 |          00000000000000000100000 | 00000000000000000000000000000101
             DATA_WRITE4 |          00000000000000001000000 | 00000000000000000000000000000110
              ACK_WRITE1 |          00000000000000010000000 | 00000000000000000000000000001011
              ACK_WRITE2 |          00000000000000100000000 | 00000000000000000000000000001100
              ACK_WRITE3 |          00000000000001000000000 | 00000000000000000000000000001101
              ACK_WRITE4 |          00000000000010000000000 | 00000000000000000000000000001110
        HOLD_AFTER_WRITE |          00000000000100000000000 | 00000000000000000000000000010011
              DATA_READ1 |          00000000001000000000000 | 00000000000000000000000000000111
              DATA_READ2 |          00000000010000000000000 | 00000000000000000000000000001000
              DATA_READ3 |          00000000100000000000000 | 00000000000000000000000000001001
              DATA_READ4 |          00000001000000000000000 | 00000000000000000000000000001010
               ACK_READ1 |          00000010000000000000000 | 00000000000000000000000000001111
               ACK_READ2 |          00000100000000000000000 | 00000000000000000000000000010000
               ACK_READ3 |          00001000000000000000000 | 00000000000000000000000000010001
               ACK_READ4 |          00010000000000000000000 | 00000000000000000000000000010010
         HOLD_AFTER_READ |          00100000000000000000000 | 00000000000000000000000000010100
                   STOP1 |          01000000000000000000000 | 00000000000000000000000000010101
                   STOP2 |          10000000000000000000000 | 00000000000000000000000000010110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'I2C_MASTER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               43 Bit    Registers := 3     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 47    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 71    
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 36    
	                1 Bit    Registers := 634   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   3 Input   43 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 29    
	   4 Input   32 Bit        Muxes := 20    
	  23 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	  55 Input   23 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 10    
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	  23 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 12    
	   4 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	  23 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	  23 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 17    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 380   
	  23 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 3     
	  12 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i2c_cpu_i/microblaze_0/U0/Reset' to pin 'i2c_cpu_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                        | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                        | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_4 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | PC_Buffer_reg[3]          | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | ibuffer_reg[2]            | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     3|
|4     |LUT1       |   109|
|5     |LUT2       |   202|
|6     |LUT3       |   344|
|7     |LUT4       |   344|
|8     |LUT5       |   443|
|9     |LUT6       |   736|
|11    |MMCME2_ADV |     1|
|12    |MULT_AND   |     1|
|13    |MUXCY_L    |   135|
|14    |MUXF7      |   108|
|15    |RAM32M     |    16|
|16    |RAMB36E1   |    32|
|17    |SRL16      |     1|
|18    |SRL16E     |   116|
|19    |SRLC16E    |     8|
|20    |XORCY      |    94|
|21    |FDCE       |   103|
|22    |FDC        |     1|
|23    |FDPE       |    11|
|24    |FDR        |    95|
|25    |FDRE       |  1650|
|27    |FDS        |     1|
|28    |FDSE       |    86|
|29    |IBUF       |     3|
|30    |IOBUF      |    25|
|31    |OBUF       |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1491.441 ; gain = 386.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1491.441 ; gain = 386.980
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1491.441 ; gain = 386.980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1491.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 591 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1491.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 259 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 38 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 95 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 25 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
289 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1491.441 ; gain = 386.980
INFO: [Common 17-1381] The checkpoint 'D:/working/systemverilog/2025_11_14_I2C_IP_project/2025_11_14_I2C_IP_project.runs/synth_1/i2c_cpu_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_cpu_wrapper_utilization_synth.rpt -pb i2c_cpu_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 15:20:29 2025...
