Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 17 00:28:35 2017
| Host         : RhoG_Squadron running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file accelerator_bd_wrapper_timing_summary_routed.rpt -rpx accelerator_bd_wrapper_timing_summary_routed.rpx
| Design       : accelerator_bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.650        0.000                      0                22735        0.025        0.000                      0                22735        3.750        0.000                       0                  7665  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.650        0.000                      0                22735        0.025        0.000                      0                22735        3.750        0.000                       0                  7665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/dout_buf_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.580ns (8.670%)  route 6.110ns (91.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.621     2.915    accelerator_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.100     4.471    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1__0/O
                         net (fo=1152, routed)        5.010     9.605    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/SR[0]
    SLICE_X56Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/dout_buf_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.544    12.724    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X56Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/dout_buf_reg[26]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.429    12.255    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/dout_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/dout_buf_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.580ns (8.670%)  route 6.110ns (91.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.621     2.915    accelerator_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.100     4.471    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1__0/O
                         net (fo=1152, routed)        5.010     9.605    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/SR[0]
    SLICE_X56Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/dout_buf_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.544    12.724    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X56Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/dout_buf_reg[29]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.429    12.255    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/dout_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.580ns (8.676%)  route 6.105ns (91.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.621     2.915    accelerator_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.100     4.471    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1__0/O
                         net (fo=1152, routed)        5.005     9.600    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/SR[0]
    SLICE_X57Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.544    12.724    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X57Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X57Y31         FDRE (Setup_fdre_C_R)       -0.429    12.255    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.580ns (8.850%)  route 5.973ns (91.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.621     2.915    accelerator_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.100     4.471    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1__0/O
                         net (fo=1152, routed)        4.873     9.468    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/SR[0]
    SLICE_X54Y30         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.542    12.722    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X54Y30         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[0]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.524    12.158    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.580ns (8.850%)  route 5.973ns (91.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.621     2.915    accelerator_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.100     4.471    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1__0/O
                         net (fo=1152, routed)        4.873     9.468    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/SR[0]
    SLICE_X54Y30         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.542    12.722    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X54Y30         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[1]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.524    12.158    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.580ns (8.850%)  route 5.973ns (91.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.621     2.915    accelerator_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.100     4.471    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1__0/O
                         net (fo=1152, routed)        4.873     9.468    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/SR[0]
    SLICE_X54Y30         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.542    12.722    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X54Y30         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[2]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.524    12.158    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.580ns (8.850%)  route 5.973ns (91.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.621     2.915    accelerator_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.100     4.471    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1__0/O
                         net (fo=1152, routed)        4.873     9.468    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/SR[0]
    SLICE_X54Y30         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.542    12.722    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X54Y30         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[3]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.524    12.158    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 0.580ns (8.905%)  route 5.934ns (91.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.621     2.915    accelerator_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.100     4.471    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1__0/O
                         net (fo=1152, routed)        4.834     9.429    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/SR[0]
    SLICE_X54Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.543    12.722    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X54Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]/C
                         clock pessimism              0.115    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524    12.159    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 0.580ns (8.905%)  route 5.934ns (91.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.621     2.915    accelerator_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.100     4.471    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1__0/O
                         net (fo=1152, routed)        4.834     9.429    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/SR[0]
    SLICE_X54Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.543    12.722    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X54Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]/C
                         clock pessimism              0.115    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524    12.159    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 0.580ns (8.905%)  route 5.934ns (91.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.621     2.915    accelerator_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  accelerator_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.100     4.471    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/could_multi_bursts.ARVALID_Dummy_i_1__0/O
                         net (fo=1152, routed)        4.834     9.429    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/SR[0]
    SLICE_X54Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        1.543    12.722    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X54Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]/C
                         clock pessimism              0.115    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524    12.159    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  2.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1143]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.608%)  route 0.222ns (54.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.565     0.901    accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X33Y48         FDRE                                         r  accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[2]/Q
                         net (fo=2, routed)           0.222     1.263    accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/Q[2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.308 r  accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1143]_i_1/O
                         net (fo=1, routed)           0.000     1.308    accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1143]_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.826     1.192    accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X34Y52         FDRE                                         r  accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1143]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.121     1.283    accelerator_bd_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1143]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1084]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1084]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.549     0.885    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X53Y62         FDRE                                         r  accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1084]/Q
                         net (fo=2, routed)           0.203     1.228    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[23]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.273 r  accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1084]_i_1__0/O
                         net (fo=1, routed)           0.000     1.273    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1084]_i_1__0_n_0
    SLICE_X49Y63         FDRE                                         r  accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1084]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.819     1.185    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X49Y63         FDRE                                         r  accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1084]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.092     1.242    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1084]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 accelerator_bd_i/vector_multiplier_0/inst/c5_reg_236_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.683%)  route 0.180ns (52.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.544     0.880    accelerator_bd_i/vector_multiplier_0/inst/ap_clk
    SLICE_X46Y73         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/c5_reg_236_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  accelerator_bd_i/vector_multiplier_0/inst/c5_reg_236_reg[23]/Q
                         net (fo=2, routed)           0.180     1.224    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/rs_wreq/c5_reg_236_reg[29][23]
    SLICE_X50Y72         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.807     1.173    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X50Y72         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.052     1.190    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.557     0.893    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X35Y57         FDRE                                         r  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.089    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X34Y57         RAMD32                                       r  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.824     1.190    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X34Y57         RAMD32                                       r  accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/bus_equal_gen.WLAST_Dummy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1024]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.394%)  route 0.206ns (52.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.556     0.892    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/ap_clk
    SLICE_X49Y52         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/bus_equal_gen.WLAST_Dummy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/bus_equal_gen.WLAST_Dummy_reg/Q
                         net (fo=3, routed)           0.206     1.239    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[0]
    SLICE_X53Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.284 r  accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[1024]_i_1__1/O
                         net (fo=1, routed)           0.000     1.284    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[1024]_i_1__1_n_0
    SLICE_X53Y50         FDRE                                         r  accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1024]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.821     1.187    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X53Y50         FDRE                                         r  accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1024]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.092     1.244    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1024]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1046]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.444%)  route 0.214ns (53.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.556     0.891    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/ap_clk
    SLICE_X52Y38         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[21]/Q
                         net (fo=2, routed)           0.214     1.247    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[22]
    SLICE_X48Y40         LUT4 (Prop_lut4_I3_O)        0.045     1.292 r  accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[1046]_i_1/O
                         net (fo=1, routed)           0.000     1.292    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[1046]_i_1_n_0
    SLICE_X48Y40         FDRE                                         r  accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1046]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.828     1.194    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X48Y40         FDRE                                         r  accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1046]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.092     1.251    accelerator_bd_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1046]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.576     0.912    accelerator_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  accelerator_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  accelerator_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.100     1.153    accelerator_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y96         SRLC32E                                      r  accelerator_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.844     1.210    accelerator_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  accelerator_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    accelerator_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/fifo_rreq/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/start_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.067%)  route 0.184ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.563     0.899    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X46Y48         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/fifo_rreq/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/fifo_rreq/q_reg[2]/Q
                         net (fo=1, routed)           0.184     1.247    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/q[2]
    SLICE_X51Y44         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/start_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.825     1.191    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/ap_clk
    SLICE_X51Y44         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/start_addr_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.047     1.203    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/start_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 accelerator_bd_i/vector_multiplier_0/inst/tmp_reg_287_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.275%)  route 0.237ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.555     0.891    accelerator_bd_i/vector_multiplier_0/inst/ap_clk
    SLICE_X45Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/tmp_reg_287_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  accelerator_bd_i/vector_multiplier_0/inst/tmp_reg_287_reg[2]/Q
                         net (fo=2, routed)           0.237     1.269    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/tmp_reg_287_reg[31][2]
    SLICE_X52Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.816     1.182    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X52Y31         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.076     1.223    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/start_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/start_addr_buf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.975%)  route 0.177ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.562     0.898    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/ap_clk
    SLICE_X48Y48         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/start_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/start_addr_reg[22]/Q
                         net (fo=4, routed)           0.177     1.202    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/data[10]
    SLICE_X50Y47         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/start_addr_buf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7668, routed)        0.826     1.192    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/ap_clk
    SLICE_X50Y47         FDRE                                         r  accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/start_addr_buf_reg[22]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)        -0.001     1.156    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/start_addr_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y12    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y12    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_B_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y12    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y12    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_C_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_A_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10    accelerator_bd_i/vector_multiplier_0/inst/vector_multiplier_DATA_A_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y12     accelerator_bd_i/vector_multiplier_0/inst/vector_multiplierbkb_U0/vector_multiplierbkb_MulnS_0_U/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y14     accelerator_bd_i/vector_multiplier_0/inst/vector_multiplierbkb_U0/vector_multiplierbkb_MulnS_0_U/p_reg__0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y25    accelerator_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



