<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 34. MICRO 2001</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro2001">34. MICRO 2001: Austin, Texas, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/micro/micro2001">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/micro/micro2001">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro2001">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro2001">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/micro/index.html">back to MICRO</a></p>


<ul>
</ul>




<h2>Keynote</h2>
 

<ul>
</ul>



<h2>Novel ideas</h2>
 

<ul>
<li id="CherV01"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cher:Chen=Yong">Chen-Yong Cher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Skipper: a microarchitecture for exploiting control-flow independence.</b> 4-15<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991101"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/CherV01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/CherV01.xml">XML</a></small></small></li>
<li id="FahsBCSSTPL01"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fahs:Brian">Brian Fahs</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Satarupa">Satarupa Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Crum:Matthew_M=">Matthew M. Crum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Slechta:Brian">Brian Slechta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Spadini:Francesco">Francesco Spadini</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tung:Tony">Tony Tung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lumetta:Steven_S=">Steven S. Lumetta</a>:<br /><b>Performance characterization of a hardware mechanism for dynamic optimization.</b> 16-27<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991102"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/FahsBCSSTPL01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/FahsBCSSTPL01.xml">XML</a></small></small></li>
<li id="Rotenberg01"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>:<br /><b>Using variable-MHz microprocessors to efficiently handle uncertainty in real-time systems.</b> 28-39<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991103"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Rotenberg01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Rotenberg01.xml">XML</a></small></small></li>
<li id="NagarajanSBK01"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nagarajan:Ramadass">Ramadass Nagarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sankaralingam:Karthikeyan">Karthikeyan Sankaralingam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>:<br /><b>A design space evaluation of grid processor architectures.</b> 40-51<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991104"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/NagarajanSBK01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/NagarajanSBK01.xml">XML</a></small></small></li>
</ul>



<h2>Memory hierarchies</h2>
 

<ul>
<li id="PowellAVFR01"><a href="http://dblp.dagstuhl.de/pers/hc/p/Powell:Michael_D=">Michael D. Powell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Amit">Amit Agarwal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roy:Kaushik">Kaushik Roy</a>:<br /><b>Reducing set-associative cache energy via way-prediction and selective direct-mapping.</b> 54-65<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991105"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/PowellAVFR01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/PowellAVFR01.xml">XML</a></small></small></li>
<li id="XieWL01"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xie_0001:Yuan">Yuan Xie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wolf:Wayne">Wayne Wolf</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lekatsas:Haris">Haris Lekatsas</a>:<br /><b>A code decompression architecture for VLIW processors.</b> 66-75<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991106"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/XieWL01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/XieWL01.xml">XML</a></small></small></li>
<li id="ChungZPLL01"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chung:Byung=Kwon">Byung-Kwon Chung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Jinsuo">Jinsuo Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peir:Jih=Kwon">Jih-Kwon Peir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lai:Shih=Chang">Shih-Chang Lai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lai:Konrad">Konrad Lai</a>:<br /><b>Direct load: dependence-linked dataflow resolution of load address and cache coordinate.</b> 76-87<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991107"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChungZPLL01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChungZPLL01.xml">XML</a></small></small></li>
</ul>



<h2>Energy efficient architectures</h2>
 

<ul>
<li id="PonomarevKG01"><a href="http://dblp.dagstuhl.de/pers/hc/p/Ponomarev:Dmitry">Dmitry Ponomarev</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kucuk:Gurhan">Gurhan Kucuk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Ghose:Kanad">Kanad Ghose</a>:<br /><b>Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources.</b> 90-101<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991108"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/PonomarevKG01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/PonomarevKG01.xml">XML</a></small></small></li>
<li id="ZhangVKIDT01"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0002:Wei">Wei Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykrishnan:Narayanan">Narayanan Vijaykrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Irwin:Mary_Jane">Mary Jane Irwin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duarte:David">David Duarte</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tsai:Yuh=Fang">Yuh-Fang Tsai</a>:<br /><b>Exploiting VLIW schedule slacks for dynamic and leakage energy reduction.</b> 102-113<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991109"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZhangVKIDT01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZhangVKIDT01.xml">XML</a></small></small></li>
<li id="SengTT01"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seng:John_S=">John S. Seng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tune:Eric">Eric Tune</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>:<br /><b>Reducing power with dynamic critical path information.</b> 114-123<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991110"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SengTT01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SengTT01.xml">XML</a></small></small></li>
<li id="WitchelLAA01"><a href="http://dblp.dagstuhl.de/pers/hc/w/Witchel:Emmett">Emmett Witchel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Larsen:Samuel">Samuel Larsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ananian:C=_Scott">C. Scott Ananian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asanovic:Krste">Krste Asanovic</a>:<br /><b>Direct addressed caches for reduced power consumption.</b> 124-133<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991111"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/WitchelLAA01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/WitchelLAA01.xml">XML</a></small></small></li>
</ul>



<h2>Keynote</h2>
 

<ul>
</ul>



<h2>Modulo scheduling</h2>
 

<ul>
<li id="MertenH01"><a href="http://dblp.dagstuhl.de/pers/hc/m/Merten:Matthew_C=">Matthew C. Merten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Modulo schedule buffers.</b> 138-149<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991113"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MertenH01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MertenH01.xml">XML</a></small></small></li>
<li id="AleteCSG01"><a href="http://dblp.dagstuhl.de/pers/hc/a/Alet=agrave=:Alex">Alex Alet&#224;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Codina:Josep_M=">Josep M. Codina</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/S=aacute=nchez:F=_Jes=uacute=s">F. Jes&#250;s S&#225;nchez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Graph-partitioning based instruction scheduling for clustered processors.</b> 150-159<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991114"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AleteCSG01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AleteCSG01.xml">XML</a></small></small></li>
<li id="ZalameaLAV01"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zalamea:Javier">Javier Zalamea</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Llosa:Josep">Josep Llosa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Modulo scheduling with integrated register spilling for clustered VLIW architectures.</b> 160-169<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991115"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZalameaLAV01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZalameaLAV01.xml">XML</a></small></small></li>
</ul>



<h2>Compilation</h2>
 

<ul>
<li id="StoutchininF01"><a href="http://dblp.dagstuhl.de/pers/hc/s/Stoutchinin:Artour">Artour Stoutchinin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Ferri=egrave=re:Fran=ccedil=ois_de">Fran&#231;ois de Ferri&#232;re</a>:<br /><b>Efficient static single assignment form for predication.</b> 172-181<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991116"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/StoutchininF01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/StoutchininF01.xml">XML</a></small></small></li>
<li id="ChoiKGN01"><a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Youngsoo">Youngsoo Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Knies:Allan_D=">Allan D. Knies</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gerke:Luke">Luke Gerke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Ngai:Tin=Fook">Tin-Fook Ngai</a>:<br /><b>The impact of if-conversion and branch prediction on program execution on the Intel Itanium processor.</b> 182-191<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991117"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChoiKGN01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChoiKGN01.xml">XML</a></small></small></li>
<li id="GrewalW01"><a href="http://dblp.dagstuhl.de/pers/hc/g/Grewal:Gary_William">Gary William Grewal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilson:Thomas_Charles">Thomas Charles Wilson</a>:<br /><b>Mapping reference code to irregular DSPs within the retargetable, optimizing compiler COGEN(T).</b> 192-202<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991118"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GrewalW01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GrewalW01.xml">XML</a></small></small></li>
</ul>



<h2>Superscalar architectures</h2>
 

<ul>
<li id="BrownSP01"><a href="http://dblp.dagstuhl.de/pers/hc/b/Brown:Mary_D=">Mary D. Brown</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stark:Jared">Jared Stark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Select-free instruction scheduling logic.</b> 204-213<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991119"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BrownSP01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BrownSP01.xml">XML</a></small></small></li>
<li id="RayHF01"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ray:Joydeep">Joydeep Ray</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hoe:James_C=">James C. Hoe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>:<br /><b>Dual use of superscalar datapath for transient-fault detection and recovery.</b> 214-224<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991120"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RayHF01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RayHF01.xml">XML</a></small></small></li>
<li id="GoshimaNKNTM01"><a href="http://dblp.dagstuhl.de/pers/hc/g/Goshima:Masahiro">Masahiro Goshima</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nishino:Kengo">Kengo Nishino</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kitamura:Toshiaki">Toshiaki Kitamura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakashima:Yasuhiko">Yasuhiko Nakashima</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tomita:Shinji">Shinji Tomita</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mori:Shin=ichiro">Shin-ichiro Mori</a>:<br /><b>A high-speed dynamic instruction scheduling scheme for superscalar processors.</b> 225-236<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991121"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GoshimaNKNTM01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GoshimaNKNTM01.xml">XML</a></small></small></li>
<li id="BalasubramonianDA01"><a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>:<br /><b>Reducing the complexity of the register file in dynamic superscalar processors.</b> 237-248<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991122"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BalasubramonianDA01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BalasubramonianDA01.xml">XML</a></small></small></li>
</ul>



<h2>Multimedia and graphics</h2>
 

<ul>
<li id="HughesSA01"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hughes:Christopher_J=">Christopher J. Hughes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Jayanth">Jayanth Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>:<br /><b>Saving energy with architectural and frequency adaptations for multimedia applications.</b> 250-261<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991123"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HughesSA01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HughesSA01.xml">XML</a></small></small></li>
<li id="SiasHH01"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sias:John_W=">John W. Sias</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hunter:Hillery_C=">Hillery C. Hunter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Enhancing loop buffering of media and telecommunications applications using low-overhead predication.</b> 262-273<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991124"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SiasHH01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SiasHH01.xml">XML</a></small></small></li>
<li id="UnsalAKKM01"><a href="http://dblp.dagstuhl.de/pers/hc/u/Unsal:Osman_S=">Osman S. Unsal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ashok:Raksit">Raksit Ashok</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Koren:Israel">Israel Koren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishna:C=_Mani">C. Mani Krishna</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moritz:Csaba_Andras">Csaba Andras Moritz</a>:<br /><b>Cool-cache for hot multimedia.</b> 274-283<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991125"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/UnsalAKKM01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/UnsalAKKM01.xml">XML</a></small></small></li>
<li id="HsiehPP01"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hsieh:Emile">Emile Hsieh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pentkovski:Vladimir">Vladimir Pentkovski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Piazza:Thomas">Thomas Piazza</a>:<br /><b>ZR: a 3D API transparent technology for chunk rendering.</b> 284-291<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991126"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HsiehPP01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HsiehPP01.xml">XML</a></small></small></li>
</ul>



<h2>Multithreading and value prediction</h2>
 

<ul>
<li id="RajwarG01"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rajwar:Ravi">Ravi Rajwar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goodman:James_R=">James R. Goodman</a>:<br /><b>Speculative lock elision: enabling highly concurrent multithreaded execution.</b> 294-305<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991127"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RajwarG01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RajwarG01.xml">XML</a></small></small></li>
<li id="CollinsTWS01"><a href="http://dblp.dagstuhl.de/pers/hc/c/Collins:Jamison_D=">Jamison D. Collins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang_0003:Hong">Hong Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>Dynamic speculative precomputation.</b> 306-317<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991128"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/CollinsTWS01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/CollinsTWS01.xml">XML</a></small></small></li>
<li id="TullsenB01"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brown:Jeffery_A=">Jeffery A. Brown</a>:<br /><b>Handling long-latency loads in a simultaneous multithreading processor.</b> 318-327<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991129"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/TullsenB01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/TullsenB01.xml">XML</a></small></small></li>
<li id="MartinSCHL01"><a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Milo_M=_K=">Milo M. K. Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cain:Harold_W=">Harold W. Cain</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing.</b> 328-337<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2001.991130"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MartinSCHL01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MartinSCHL01.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
