

================================================================
== Vivado HLS Report for 'sinGen_sinf_or_cosf'
================================================================
* Date:           Mon Sep 03 14:23:45 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        SineGenerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   77|   81|   77|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |                                               |                                    |  Latency  |  Interval | Pipeline|
        |                    Instance                   |               Module               | min | max | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |grp_sinGen_big_mult_v3small_71_24_17_s_fu_222  |sinGen_big_mult_v3small_71_24_17_s  |   55|   55|   55|   55|   none  |
        |grp_sinGen_my_to_float_31_1_s_fu_228           |sinGen_my_to_float_31_1_s           |    6|   10|    6|   10|   none  |
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      1|       0|   1107|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      7|     867|   3387|
|Memory           |        -|      -|     168|    490|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|     601|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    1636|   4999|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+-------+-----+------+
    |                    Instance                   |               Module               | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------------------------------+------------------------------------+---------+-------+-----+------+
    |grp_sinGen_big_mult_v3small_71_24_17_s_fu_222  |sinGen_big_mult_v3small_71_24_17_s  |        0|      3|  506|  2599|
    |sinGen_mul_32s_31ns_62_6_U10                   |sinGen_mul_32s_31ns_62_6            |        0|      4|    0|     0|
    |sinGen_mux_16to1_sel4_1_1_U8                   |sinGen_mux_16to1_sel4_1_1           |        0|      0|    0|     4|
    |sinGen_mux_16to1_sel4_1_1_U9                   |sinGen_mux_16to1_sel4_1_1           |        0|      0|    0|     4|
    |sinGen_mux_8to1_sel3_1_1_U6                    |sinGen_mux_8to1_sel3_1_1            |        0|      0|    0|     4|
    |sinGen_mux_8to1_sel3_1_1_U7                    |sinGen_mux_8to1_sel3_1_1            |        0|      0|    0|     4|
    |grp_sinGen_my_to_float_31_1_s_fu_228           |sinGen_my_to_float_31_1_s           |        0|      0|  361|   772|
    +-----------------------------------------------+------------------------------------+---------+-------+-----+------+
    |Total                                          |                                    |        0|      7|  867|  3387|
    +-----------------------------------------------+------------------------------------+---------+-------+-----+------+

    * DSP48: 
    +----------------------------------+------------------------------+-----------+
    |             Instance             |            Module            | Expression|
    +----------------------------------+------------------------------+-----------+
    |sinGen_mul_mul_17ns_15s_32_1_U12  |sinGen_mul_mul_17ns_15s_32_1  |  i0 * i1  |
    |sinGen_mul_mul_23s_17ns_40_1_U11  |sinGen_mul_mul_23s_17ns_40_1  |  i0 * i1  |
    +----------------------------------+------------------------------+-----------+

    * Memory: 
    +----------------------------+----------------------------------------------+---------+-----+-----+------+-----+------+-------------+
    |           Memory           |                    Module                    | BRAM_18K|  FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+----------------------------------------------+---------+-----+-----+------+-----+------+-------------+
    |hls_ref_4oPi_table_100_V_U  |sinGen_sinf_or_cosf_hls_ref_4oPi_table_100_V  |        0|  100|  150|    13|  100|     1|         1300|
    |hls_sin_cos_K0_V_U          |sinGen_sinf_or_cosf_hls_sin_cos_K0_V          |        0|   30|  150|   256|   30|     1|         7680|
    |hls_sin_cos_K1_V_U          |sinGen_sinf_or_cosf_hls_sin_cos_K1_V          |        0|   23|  115|   256|   23|     1|         5888|
    |hls_sin_cos_K2_V_U          |sinGen_sinf_or_cosf_hls_sin_cos_K2_V          |        0|   15|   75|   256|   15|     1|         3840|
    +----------------------------+----------------------------------------------+---------+-----+-----+------+-----+------+-------------+
    |Total                       |                                              |        0|  168|  490|   781|  168|     4|        18708|
    +----------------------------+----------------------------------------------+---------+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_3_fu_806_p2            |     *    |      1|  0|    0|           9|           9|
    |p_Val2_32_fu_516_p2           |     +    |      0|  0|   31|          31|          31|
    |p_Val2_8_fu_866_p2            |     +    |      0|  0|   16|          32|          32|
    |p_i_fu_387_p2                 |     +    |      0|  0|    8|           8|           8|
    |p_op_i_fu_266_p2              |     +    |      0|  0|    8|           7|           8|
    |r_V_fu_875_p2                 |     +    |      0|  0|   16|          32|          32|
    |Ex_V_fu_467_p2                |     -    |      0|  0|    8|           8|           8|
    |p_Val2_i_fu_363_p2            |     -    |      0|  0|   49|           1|          49|
    |r_V_1_fu_907_p2               |     -    |      0|  0|    9|           1|           9|
    |tmp_33_i_fu_524_p2            |     -    |      0|  0|    9|           1|           9|
    |addr_V_fu_272_p3              |  Select  |      0|  0|    8|           1|           6|
    |ap_return                     |  Select  |      0|  0|   32|           1|          32|
    |cos_basis_fu_654_p3           |  Select  |      0|  0|    1|           1|           1|
    |p_Ex_V_ret_fu_682_p3          |  Select  |      0|  0|    8|           1|           1|
    |p_Mx_V_ret_fu_689_p3          |  Select  |      0|  0|   31|           1|           2|
    |p_Val2_0_i245_in_i_fu_561_p3  |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_19_fu_369_p3           |  Select  |      0|  0|   49|           1|          49|
    |p_Val2_31_fu_352_p3           |  Select  |      0|  0|    3|           1|           1|
    |sel_tmp2_v_fu_949_p3          |  Select  |      0|  0|   32|           1|          32|
    |sel_tmp4_fu_960_p3            |  Select  |      0|  0|   31|           1|          31|
    |sh_assign_fu_530_p3           |  Select  |      0|  0|    9|           1|           9|
    |storemerge_i_fu_392_p3        |  Select  |      0|  0|    8|           1|           8|
    |tmp_13_fu_785_p3              |  Select  |      0|  0|    1|           1|           1|
    |tmp_6_fu_646_p3               |  Select  |      0|  0|    1|           1|           1|
    |or_cond_fu_486_p2             |    and   |      0|  0|    1|           1|           1|
    |sel_tmp1_fu_793_p2            |    and   |      0|  0|    1|           1|           1|
    |sel_tmp3_fu_798_p2            |    and   |      0|  0|    1|           1|           1|
    |sel_tmp5_demorgan_fu_496_p2   |    and   |      0|  0|    1|           1|           1|
    |sel_tmp6_fu_507_p2            |    and   |      0|  0|    1|           1|           1|
    |val_assign_fu_424_p3          |   cttz   |      0|  0|   48|          32|           0|
    |closepath_fu_260_p2           |   icmp   |      0|  0|    3|           8|           7|
    |tmp_14_fu_481_p2              |   icmp   |      0|  0|    3|           8|           1|
    |tmp_15_fu_327_p2              |   icmp   |      0|  0|    8|          23|           1|
    |tmp_i_fu_491_p2               |   icmp   |      0|  0|    3|           8|           2|
    |tmp_35_i_fu_546_p2            |   lshr   |      0|  0|   85|          31|          31|
    |p_Result_12_fu_925_p2         |    or    |      0|  0|    1|           1|           1|
    |tmp_16_fu_967_p2              |    or    |      0|  0|    1|           1|           1|
    |p_Val2_22_fu_440_p2           |    shl   |      0|  0|  144|          49|          49|
    |r_V_3_fu_310_p2               |    shl   |      0|  0|  311|         100|         100|
    |tmp_37_i_fu_555_p2            |    shl   |      0|  0|   88|          32|          32|
    |not_do_cos_fu_662_p2          |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp5_fu_501_p2            |    xor   |      0|  0|    2|           1|           2|
    |sin_basis_fu_668_p2           |    xor   |      0|  0|    1|           1|           1|
    |tmp_4_fu_619_p2               |    xor   |      0|  0|    2|           1|           2|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |Total                         |          |      1|  0| 1107|         446|         638|
    +------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|         18|    1|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|         18|    1|         18|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Ex_V_reg_1071                                                        |   8|   0|    8|          0|
    |Med_V_reg_1033                                                       |  71|   0|   71|          0|
    |ap_CS_fsm                                                            |  17|   0|   17|          0|
    |closepath_reg_1012                                                   |   1|   0|    1|          0|
    |grp_sinGen_big_mult_v3small_71_24_17_s_fu_222_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_sinGen_my_to_float_31_1_s_fu_228_ap_start_ap_start_reg           |   1|   0|    1|          0|
    |hls_sin_cos_K1_V_load_reg_1168                                       |  23|   0|   23|          0|
    |hls_sin_cos_K2_V_load_reg_1173                                       |  15|   0|   15|          0|
    |isNeg_reg_1077                                                       |   1|   0|    1|          0|
    |loc_V_1_reg_1006                                                     |  23|   0|   23|          0|
    |loc_V_reg_999                                                        |   8|   0|    8|          0|
    |or_cond_reg_1083                                                     |   1|   0|    1|          0|
    |p_0_reg_1203                                                         |  31|   0|   31|          0|
    |p_Ex_V_ret_reg_1118                                                  |   8|   0|    8|          0|
    |p_Mx_V_ret_reg_1123                                                  |  31|   0|   31|          0|
    |p_Result_13_reg_1028                                                 |  23|   0|   24|          1|
    |p_Result_i2_i_reg_1056                                               |  18|   0|   18|          0|
    |p_Result_s_reg_993                                                   |   1|   0|    1|          0|
    |p_Val2_19_reg_1051                                                   |  49|   0|   49|          0|
    |p_Val2_23_reg_1061                                                   |  31|   0|   31|          0|
    |p_Val2_2_reg_1108                                                    |  17|   0|   17|          0|
    |p_Val2_31_reg_1044                                                   |   3|   0|    3|          0|
    |p_Val2_32_reg_1095                                                   |  31|   0|   31|          0|
    |p_Val2_s_reg_1163                                                    |  30|   0|   30|          0|
    |r_V_1_reg_1208                                                       |   9|   0|    9|          0|
    |r_V_reg_1188                                                         |  32|   0|   32|          0|
    |resultf_reg_1213                                                     |  32|   0|   32|          0|
    |sel_tmp1_reg_1148                                                    |   1|   0|    1|          0|
    |sel_tmp3_reg_1153                                                    |   1|   0|    1|          0|
    |sel_tmp6_reg_1089                                                    |   1|   0|    1|          0|
    |sh_assign_reg_1102                                                   |   9|   0|    9|          0|
    |tmp_13_reg_1143                                                      |   1|   0|    1|          0|
    |tmp_15_reg_1038                                                      |   1|   0|    1|          0|
    |tmp_19_reg_1023                                                      |   4|   0|    4|          0|
    |tmp_1_reg_1113                                                       |   9|   0|    9|          0|
    |tmp_22_reg_1066                                                      |   1|   0|    1|          0|
    |tmp_3_reg_1158                                                       |  17|   0|   17|          0|
    |tmp_5_reg_1178                                                       |  24|   0|   24|          0|
    |tmp_7_reg_1183                                                       |  16|   0|   16|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 601|   0|  602|          1|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sinGen_sinf_or_cosf | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sinGen_sinf_or_cosf | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sinGen_sinf_or_cosf | return value |
|ap_done    | out |    1| ap_ctrl_hs | sinGen_sinf_or_cosf | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sinGen_sinf_or_cosf | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sinGen_sinf_or_cosf | return value |
|ap_return  | out |   32| ap_ctrl_hs | sinGen_sinf_or_cosf | return value |
|t_in       |  in |   32|   ap_none  |         t_in        |    scalar    |
|do_cos     |  in |    1|   ap_none  |        do_cos       |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

