# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab1_4_2.srcs/sources_1/new/bcdto7segment_dataflow.v"
verilog xil_defaultlib  "../../../lab1_4_2.srcs/sim_1/new/lab1_4_2_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
