INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Veronica/VHDL/project_3/project_3.sim/sim_1/synth/func/xsim/integer_test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integer_test
INFO: [VRFC 10-311] analyzing module glbl
