// Seed: 1531848564
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5
    , id_8,
    input logic id_6,
    input id_7
);
  reg id_9;
  initial begin
    if (1) id_3 = id_9;
    id_3 <= 1'd0;
  end
  assign id_8 = 1;
endmodule
`resetall
