* Half Adder Circuit with NAND Gates
*******************************************************
* Filename: lab2-update-feb8.asc
* Example corrected netlist
*******************************************************

* Include MOSFET models
.inc ./ModelSp2025.txt

*----- Simulation command
.tran 0.1 4 0 0.01

*----- Input sources for testing
* A and B inputs cycle through all possible combinations
V_A A 0 PULSE(0 5 0 1n 1n 1m 2m)
V_B B 0 PULSE(0 5 0 1n 1n 2m 4m)

*-------------------------------------------------------
*  Top-Level Connections (X1..X7) 
*-------------------------------------------------------
* 1) NAND( A, N003 ) => output = N002
X1 A N003 N002 NAND

* 2) NAND( N005, B ) => output = N004
X2 N005 B N004 NAND

* 3) INVERT( B ) => output = N003
X3 B N003 INVERT

* 4) INVERT( A ) => output = N005
X4 A N005 INVERT

* 5) ANDx( N002, N004 ) => output = Sum0
X5 N002 N004 Sum0 ANDx

* 6) ANDx( A, B ) => output = Carry0
X7 A B Carry0 ANDx

* Plot commands for viewing results
.plot V(A) V(B) V(Sum0) V(Carry0)

.backanno
.end


*******************************************************
* Subcircuit Definitions
*******************************************************

*-------------------------------
* 2-input NAND (universal gate)
*-------------------------------
.subckt NAND A B NAND
M1 NAND A N001 N001 Sp2025P
M2 NAND B N001 N001 Sp2025P
M3 NAND A N002 N002 Sp2025N
M4 N002 B 0 0 Sp2025N
V1 N001 0 5
.ends NAND


*-------------------------------
* Inverter
*-------------------------------
.subckt INVERT A NA
M1 NA A N001 N001 Sp2025P
M4 NA A 0 0 Sp2025N
V1 N001 0 5
.ends INVERT


*----------------------------------------
* 2-input AND via NAND + Inverter
*----------------------------------------
.subckt ANDx A B ANDx
X1 A B N001 NAND
X2 N001 ANDx INVERT
.ends ANDx


*******************************************************
* MOSFET Models (adjust or replace as needed)
*******************************************************
.model NMOS NMOS
.model PMOS PMOS
