/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [12:0] _02_;
  wire [32:0] _03_;
  reg [5:0] _04_;
  reg [6:0] _05_;
  wire [30:0] _06_;
  wire [2:0] _07_;
  reg [12:0] _08_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_21z;
  wire [27:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [19:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_48z;
  wire [5:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_70z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire [10:0] celloutsig_0_83z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [23:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_82z = ~(celloutsig_0_55z[2] & celloutsig_0_10z[8]);
  assign celloutsig_0_38z = !(celloutsig_0_31z ? celloutsig_0_28z : celloutsig_0_2z[2]);
  assign celloutsig_1_4z = !(celloutsig_1_2z[2] ? celloutsig_1_0z : celloutsig_1_2z[1]);
  assign celloutsig_0_27z = ~celloutsig_0_14z;
  assign celloutsig_0_31z = celloutsig_0_24z[1] | ~(_00_);
  assign celloutsig_0_23z = celloutsig_0_12z[5] | ~(celloutsig_0_5z[2]);
  assign celloutsig_1_7z = celloutsig_1_0z | celloutsig_1_2z[0];
  assign celloutsig_0_13z = ~(celloutsig_0_10z[8] ^ celloutsig_0_2z[0]);
  assign celloutsig_0_17z = ~(celloutsig_0_13z ^ celloutsig_0_11z[4]);
  assign celloutsig_0_29z = in_data[88:83] + { celloutsig_0_27z, celloutsig_0_11z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 7'h00;
    else _05_ <= { celloutsig_0_2z[5:0], celloutsig_0_1z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 6'h00;
    else _04_ <= { celloutsig_0_30z, _01_[3:0], celloutsig_0_23z };
  reg [3:0] _21_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 4'h0;
    else _21_ <= { in_data[6:4], celloutsig_0_0z };
  assign _01_[3:0] = _21_;
  reg [3:0] _22_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 4'h0;
    else _22_ <= { in_data[157:155], celloutsig_1_0z };
  assign _03_[22:19] = _22_;
  reg [30:0] _23_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 31'h00000000;
    else _23_ <= { celloutsig_0_4z[4:3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_1z };
  assign { _06_[30:18], _02_[12:4], _06_[8:0] } = _23_;
  reg [2:0] _24_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 3'h0;
    else _24_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_13z };
  assign { _00_, _07_[1:0] } = _24_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 13'h0000;
    else _08_ <= celloutsig_0_15z[18:6];
  assign celloutsig_0_55z = celloutsig_0_35z[13:10] & { celloutsig_0_5z[2:0], celloutsig_0_9z };
  assign celloutsig_0_4z = in_data[37:32] / { 1'h1, celloutsig_0_2z[5:1] };
  assign celloutsig_0_5z = { _05_[6:4], celloutsig_0_1z } / { 1'h1, _05_[3:1] };
  assign celloutsig_0_8z = { in_data[20], celloutsig_0_2z } / { 1'h1, _05_[3:0], celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_8z[6:1], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z } / { 1'h1, in_data[133:124], celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_8z[9:0], celloutsig_0_2z } / { 1'h1, in_data[71], _05_, _01_[3:0], celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_30z = { _01_[3:1], celloutsig_0_28z, celloutsig_0_7z, celloutsig_0_27z } == { celloutsig_0_14z, celloutsig_0_29z, _08_, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_28z };
  assign celloutsig_1_3z = { celloutsig_1_2z[0], _03_[22:19] } == { celloutsig_1_2z[1:0], celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_9z[13:4], celloutsig_1_4z } == in_data[114:104];
  assign celloutsig_0_1z = in_data[64:48] == in_data[26:10];
  assign celloutsig_0_28z = _05_[4:2] == { _08_[11:10], celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[84:58] > in_data[89:63];
  assign celloutsig_1_0z = in_data[170:168] > in_data[186:184];
  assign celloutsig_0_19z = { celloutsig_0_4z[5:3], celloutsig_0_13z } > { _02_[6:4], celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_2z[0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } <= { in_data[165:163], celloutsig_1_3z };
  assign celloutsig_0_26z = { in_data[70:61], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_14z } <= { _06_[26:21], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_6z = { in_data[175:172], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, _03_[22:19] } && { in_data[156:145], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_8z[5:4], celloutsig_1_10z, celloutsig_1_0z } || celloutsig_1_17z[5:2];
  assign celloutsig_0_16z = { celloutsig_0_2z[6:0], celloutsig_0_4z } || { celloutsig_0_12z[1:0], celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_9z = { celloutsig_0_2z[9:1], celloutsig_0_1z } < celloutsig_0_2z;
  assign celloutsig_0_70z = _04_[4:0] % { 1'h1, celloutsig_0_52z[4:1] };
  assign celloutsig_0_83z = { celloutsig_0_10z[7:5], celloutsig_0_82z, celloutsig_0_38z, celloutsig_0_4z } % { 1'h1, _08_[8:4], celloutsig_0_70z };
  assign celloutsig_0_22z = { _05_[6:2], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_19z } % { 1'h1, celloutsig_0_11z[2:1], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_35z = { celloutsig_0_24z[2:0], celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_30z } * { celloutsig_0_11z[3:1], _01_[3:0], _08_ };
  assign celloutsig_1_15z = celloutsig_1_9z[12:0] * { in_data[114:103], celloutsig_1_7z };
  assign celloutsig_1_17z = celloutsig_1_15z[9:1] * in_data[139:131];
  assign celloutsig_1_19z = { celloutsig_1_17z[7:2], _03_[22:19], celloutsig_1_9z } * in_data[145:122];
  assign celloutsig_0_10z = { _05_[2:1], celloutsig_0_4z, celloutsig_0_1z } * { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_12z = celloutsig_0_2z[5:0] * { in_data[48:45], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_52z = celloutsig_0_10z[5] ? { celloutsig_0_24z[14:4], celloutsig_0_19z, celloutsig_0_14z } : { celloutsig_0_12z[0], celloutsig_0_10z[8:6], 1'h0, celloutsig_0_10z[4:0], celloutsig_0_48z };
  assign celloutsig_0_14z = { celloutsig_0_8z[9:1], _05_ } != { celloutsig_0_11z[4:3], _01_[3:0], celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[113:111] | _03_[22:20];
  assign celloutsig_0_11z = { celloutsig_0_5z[0], _01_[3:0] } | celloutsig_0_10z[6:2];
  assign celloutsig_0_2z = in_data[57:48] | { in_data[13:5], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_2z[8:1], celloutsig_0_17z } | { _02_[10:5], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_48z = { celloutsig_0_21z[4:3], celloutsig_0_31z } >> celloutsig_0_10z[6:4];
  assign celloutsig_1_8z = { in_data[135:129], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z } >>> { celloutsig_1_4z, celloutsig_1_2z, _03_[22:19], _03_[22:19] };
  assign celloutsig_0_7z = { in_data[36:27], celloutsig_0_0z, _01_[3:0], _05_ } - { celloutsig_0_4z[2:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_22z[3:1], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_14z } ~^ { _06_[30:18], _02_[12:11] };
  assign _01_[9:8] = celloutsig_0_29z[5:4];
  assign _02_[3] = celloutsig_0_1z;
  assign { _03_[32:23], _03_[18:0] } = { celloutsig_1_8z[9:0], celloutsig_1_4z, _03_[22:19], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z };
  assign _06_[17:9] = _02_[12:4];
  assign _07_[2] = _00_;
  assign { out_data[128], out_data[119:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
