
---------- Begin Simulation Statistics ----------
final_tick                               560742002675500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  17402                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879032                       # Number of bytes of host memory used
host_op_rate                                    39115                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   574.65                       # Real time elapsed on the host
host_tick_rate                               13878472                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007975                       # Number of seconds simulated
sim_ticks                                  7975225500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187009                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35097                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40183                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28163                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35097                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6934                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45668                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5112                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329252                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1555178                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468798                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15853191                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.417843                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.647073                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11181678     70.53%     70.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       676605      4.27%     74.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       824453      5.20%     80.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       262368      1.65%     81.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563290      3.55%     85.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       262534      1.66%     86.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       332133      2.10%     88.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194952      1.23%     90.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1555178      9.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15853191                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.595043                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.595043                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12050785                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108110                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           751949                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2496955                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6064                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        608681                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786239                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367944                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45668                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084007                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14800478                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           123                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473009                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12128                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002863                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1108234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33275                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.656597                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15914776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.464309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.948687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12439461     78.16%     78.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103261      0.65%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           212770      1.34%     80.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           171398      1.08%     81.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176674      1.11%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141388      0.89%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219275      1.38%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72527      0.46%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2378022     14.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15914776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989609                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173405                       # number of floating regfile writes
system.switch_cpus.idleCycles                   35654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36997                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.449575                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10303930                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367944                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          351245                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789833                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418828                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042169                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7935986                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4629                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23121349                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3918615                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6064                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3927773                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27142                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       562882                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138680                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167221                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28934654                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22921002                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606104                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17537402                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.437015                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964040                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21280829                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345012                       # number of integer regfile writes
system.switch_cpus.ipc                       0.626942                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.626942                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41151      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237292     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2681      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47763      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476930     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002399     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       760203      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94646      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7177380     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273441      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23125984                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22506863                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44073473                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21445042                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671138                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1041864                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045052                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             393      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       123532     11.86%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       261696     25.12%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89187      8.56%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11687      1.12%     46.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       497847     47.78%     94.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        57522      5.52%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1619834                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19135571                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936058                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23125984                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          442                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       269900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15914776                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.453114                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.394383                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10540242     66.23%     66.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       685186      4.31%     70.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       697101      4.38%     74.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       640637      4.03%     78.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       889639      5.59%     84.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       699611      4.40%     88.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       776204      4.88%     93.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478398      3.01%     96.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       507758      3.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15914776                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.449866                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084007                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23287                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95518                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789833                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418828                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10611655                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15950430                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4340118                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         258001                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1029743                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2923076                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10538                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67936775                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064206                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905841                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2818953                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4574436                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6064                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7719556                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514863                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040436                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167364                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3768471                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37177582                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45953907                       # The number of ROB writes
system.switch_cpus.timesIdled                     364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4844                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222747                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4844                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68861                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29237                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62051                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26860                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26860                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68861                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       282730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       282730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 282730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7997312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7997312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7997312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95721                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95721    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95721                       # Request fanout histogram
system.membus.reqLayer2.occupancy           320616000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          529789750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7975225500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81124                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65121                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          139226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30902                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80727                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9440832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9473664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           93742                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1871168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           205768                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023541                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.151615                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 200924     97.65%     97.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4844      2.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             205768                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147371000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167439499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           34                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        16271                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16305                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           34                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        16271                       # number of overall hits
system.l2.overall_hits::total                   16305                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          361                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        95355                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95721                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          361                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        95355                       # number of overall misses
system.l2.overall_misses::total                 95721                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28277500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9707320000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9735597500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28277500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9707320000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9735597500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111626                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112026                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111626                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112026                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.913924                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.854236                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.854453                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.913924                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.854236                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.854453                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78331.024931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101801.898170                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101708.063016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78331.024931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101801.898170                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101708.063016                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29237                       # number of writebacks
system.l2.writebacks::total                     29237                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        95355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95716                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        95355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95716                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24667500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8753770000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8778437500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24667500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8753770000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8778437500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.913924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.854236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.854409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.913924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.854236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.854409                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68331.024931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91801.898170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91713.376029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68331.024931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91801.898170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91713.376029                       # average overall mshr miss latency
system.l2.replacements                          93742                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35884                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35884                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2390                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2390                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4042                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4042                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        26858                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26860                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2648761000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2648761000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.869191                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.869199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98620.932311                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98613.588980                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26858                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26858                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2380181000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2380181000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.869191                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.869135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88620.932311                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88620.932311                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28277500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28277500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.913924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.914358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78331.024931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77899.449036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24667500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24667500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.913924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68331.024931                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68331.024931                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        68497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7058559000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7058559000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.848512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.848514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103049.170037                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103047.665625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        68497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6373589000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6373589000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.848512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.848502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93049.170037                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93049.170037                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3990.180389                       # Cycle average of tags in use
system.l2.tags.total_refs                      212231                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93742                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.263991                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.908797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.017231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.159514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.597068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3922.497778                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.957641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974165                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3080                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    543332                       # Number of tag accesses
system.l2.tags.data_accesses                   543332                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6102720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6126144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1871168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1871168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        95355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29237                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29237                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             24075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2896971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    765209711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             768146807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2896971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2913021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234622582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234622582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234622582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            24075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2896971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    765209711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1002769389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     95348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000085088250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1763                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1763                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              194817                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27499                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95716                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29237                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95716                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29237                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1975                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3018183500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  478545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4812727250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31535.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50285.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12094                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22053                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95716                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29237                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.078712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.586047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.215279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78028     85.97%     85.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7348      8.10%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3582      3.95%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1228      1.35%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          369      0.41%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          112      0.12%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           54      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90761                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.262621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.244717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.494410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1427     80.94%     80.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          326     18.49%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            7      0.40%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1763                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.568349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.540014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1294     73.40%     73.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      2.04%     75.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              355     20.14%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               59      3.35%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.91%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1763                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6125376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1869440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6125824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1871168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       768.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    768.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7974964500                       # Total gap between requests
system.mem_ctrls.avgGap                      63823.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6102272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1869440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2896971.377172971144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 765153537.037918210030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 234405911.155740976334                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        95355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29237                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9817250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4802910000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 191789538750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27194.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50368.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6559822.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            333509400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            177241680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           357221340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           79928640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     629391360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3579938580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         47774400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5205005400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.646800                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     95686250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    266240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7613288750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            314602680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            167196315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           326140920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           72547560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     629391360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3578268480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         49179360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5137326675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.160679                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     99524250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    266240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7609450750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7975215000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083604                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083615                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083604                       # number of overall hits
system.cpu.icache.overall_hits::total         1083615                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30023000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30023000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30023000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30023000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084007                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084020                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084007                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084020                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74498.759305                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74130.864198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74498.759305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74130.864198                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29239000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29239000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74022.784810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74022.784810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74022.784810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74022.784810                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083604                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083615                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30023000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30023000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084020                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74498.759305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74130.864198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29239000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29239000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74022.784810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74022.784810                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003980                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.896552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003951                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168437                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168437                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9294258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9294261                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9308438                       # number of overall hits
system.cpu.dcache.overall_hits::total         9308441                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       163277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163280                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       166473                       # number of overall misses
system.cpu.dcache.overall_misses::total        166476                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14258264706                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14258264706                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14258264706                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14258264706                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9457535                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9457541                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9474911                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9474917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017264                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017265                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017570                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87325.616627                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87324.012163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85649.112505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85647.569055                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1846534                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27551                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.022395                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35884                       # number of writebacks
system.cpu.dcache.writebacks::total             35884                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        52930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        52930                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52930                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111626                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9941876206                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9941876206                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10050852206                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10050852206                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011668                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011668                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90096.479342                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90096.479342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90040.422536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90040.422536                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110605                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7073607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7073608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       132348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11487729000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11487729000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7205955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7205957                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 86799.415178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86798.759341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        52901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7203001500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7203001500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90664.235276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90664.235276                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2770535706                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2770535706                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89577.280416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89571.488345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30900                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30900                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2738874706                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2738874706                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88636.721877                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88636.721877                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14180                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14180                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3196                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3196                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.183932                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.183932                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    108976000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    108976000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 85204.065676                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85204.065676                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560742002675500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014445                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7954688                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110605                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.919787                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19061463                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19061463                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560766607542500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28971                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898688                       # Number of bytes of host memory used
host_op_rate                                    65045                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1380.69                       # Real time elapsed on the host
host_tick_rate                               17820759                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024605                       # Number of seconds simulated
sim_ticks                                 24604867000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       295631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        591443                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       204559                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           26                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7893                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       228614                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126848                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       204559                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        77711                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          271415                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28515                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4265                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1115304                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1273411                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         8062                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4651348                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1733481                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     48872638                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.377648                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.617401                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34819934     71.25%     71.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2070910      4.24%     75.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2485523      5.09%     80.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       809253      1.66%     82.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1682031      3.44%     85.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       780622      1.60%     87.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       993556      2.03%     89.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       579461      1.19%     90.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4651348      9.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     48872638                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.640324                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.640324                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      37410181                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69655330                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2303008                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7521789                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          25175                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1842482                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23266257                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4821                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7113703                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1838                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              271415                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3290435                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45692033                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31691063                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          175                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1149                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           50350                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005515                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3384028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       155363                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.644000                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     49102635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.432318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.923091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38605067     78.62%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           315927      0.64%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           636927      1.30%     80.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           520157      1.06%     81.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           542258      1.10%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           430880      0.88%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           662100      1.35%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           230272      0.47%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7159047     14.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     49102635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106677261                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56837440                       # number of floating regfile writes
system.switch_cpus.idleCycles                  107099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10422                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212929                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.412398                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30817861                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7113703                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1031207                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23288091                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           13                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7282327                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69370017                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23704158                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26887                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69503733                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12307057                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          25175                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12334506                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        82475                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1673776                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          758                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       479058                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       551217                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          758                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7335                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86809115                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68898021                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606287                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52631261                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.400089                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69039524                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64527213                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4737654                       # number of integer regfile writes
system.switch_cpus.ipc                       0.609636                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.609636                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137257      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10281813     14.79%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1976      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8735      0.01%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          799      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152257      0.22%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5016      0.01%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5156      0.01%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           75      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216514     23.32%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860253     17.06%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2420031      3.48%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320687      0.46%     59.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21291661     30.62%     90.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6794412      9.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69530617                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66767943                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130749477                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63630630                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64366325                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3102036                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044614                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14161      0.46%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            695      0.02%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       365007     11.77%     12.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       772746     24.91%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         262452      8.46%     45.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37881      1.22%     46.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1473735     47.51%     94.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       174995      5.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5727453                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     60521061                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5267391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7045169                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69357507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69530617                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2040736                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4630                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1134436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     49102635                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.416026                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.371797                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     32895691     66.99%     66.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2080782      4.24%     71.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2121795      4.32%     75.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1947009      3.97%     79.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2670270      5.44%     84.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2100878      4.28%     89.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2337227      4.76%     93.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1435478      2.92%     96.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1513505      3.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     49102635                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.412944                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3290630                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   264                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        66498                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       302679                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23288091                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7282327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31943482                       # number of misc regfile reads
system.switch_cpus.numCycles                 49209734                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13538693                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         723104                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3142647                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8760832                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         36563                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204316212                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69488143                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63172818                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8497113                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14471826                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          25175                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23898827                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1947792                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106842539                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64459638                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          180                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11374979                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            113067747                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138355817                       # The number of ROB writes
system.switch_cpus.timesIdled                    1216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16404                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678719                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16404                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24604867000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             209296                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        94579                       # Transaction distribution
system.membus.trans_dist::CleanEvict           201052                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86516                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86516                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        209296                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       887255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       887255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 887255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24985024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24985024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24985024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            295812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  295812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              295812                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1021367500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1639004000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24604867000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24604867000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24604867000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24604867000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242639                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       205766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2025                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          435277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96835                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2254                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240385                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       273856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28698048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28971904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          303823                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6053056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           643297                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025501                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.157642                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 626892     97.45%     97.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16405      2.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             643297                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          452571500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505830000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3381499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24604867000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          973                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        42689                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43662                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          973                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        42689                       # number of overall hits
system.l2.overall_hits::total                   43662                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1281                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       294531                       # number of demand (read+write) misses
system.l2.demand_misses::total                 295812                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1281                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       294531                       # number of overall misses
system.l2.overall_misses::total                295812                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    107306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30033442500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30140749000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    107306500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30033442500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30140749000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337220                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339474                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337220                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339474                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.568323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.873409                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.871383                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.568323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.873409                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.871383                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83767.759563                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101970.395306                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101891.569646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83767.759563                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101970.395306                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101891.569646                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               94579                       # number of writebacks
system.l2.writebacks::total                     94579                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       294531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            295812                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       294531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           295812                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     94496500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27088132500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27182629000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     94496500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27088132500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27182629000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.568323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.873409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.871383                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.568323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.873409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.871383                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73767.759563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91970.395306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91891.569646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73767.759563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91970.395306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91891.569646                       # average overall mshr miss latency
system.l2.replacements                         303823                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       111187                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           111187                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       111187                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       111187                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2024                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2024                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2024                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2024                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8212                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8212                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        10319                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10319                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        86516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86516                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8573663000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8573663000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.893437                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.893437                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99099.160849                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99099.160849                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        86516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7708503000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7708503000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.893437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.893437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89099.160849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89099.160849                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    107306500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107306500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.568323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.568323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83767.759563                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83767.759563                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1281                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1281                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     94496500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     94496500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.568323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.568323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73767.759563                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73767.759563                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        32370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             32370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       208015                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          208015                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21459779500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21459779500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.865341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.865341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103164.577074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103164.577074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       208015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       208015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19379629500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19379629500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.865341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.865341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93164.577074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93164.577074                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24604867000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      678632                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    307919                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.203930                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      74.032574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.942736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4010.024690                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.979010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3110                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1661259                       # Number of tag accesses
system.l2.tags.data_accesses                  1661259                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24604867000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        81984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18849984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18931968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        81984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6053056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6053056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       294531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              295812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        94579                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94579                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3332024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    766107941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             769439965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3332024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3332024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      246010515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            246010515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      246010515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3332024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    766107941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1015450480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     94579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    294454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000160926250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5717                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5717                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              608206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88963                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      295812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94579                       # Number of write requests accepted
system.mem_ctrls.readBursts                    295812                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94579                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     77                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5718                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9387615250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1478675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14932646500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31743.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50493.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    37918                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70224                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                295812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94579                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  166291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   63700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       282171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.527311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.916447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.113952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       241417     85.56%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23256      8.24%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12399      4.39%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3400      1.20%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1047      0.37%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          345      0.12%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          156      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           73      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           78      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       282171                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.733776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.647121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.670094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              3      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           214      3.74%      3.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2363     41.33%     45.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          2095     36.65%     81.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           794     13.89%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           153      2.68%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           44      0.77%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           31      0.54%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.14%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5717                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.543817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.516240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.981661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4285     74.95%     74.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      1.42%     76.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1064     18.61%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              251      4.39%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.58%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5717                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18927040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6053184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18931968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6053056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       769.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       246.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    769.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    246.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24604757000                       # Total gap between requests
system.mem_ctrls.avgGap                      63025.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        81984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     18845056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6053184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3332023.700839350466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 765907655.587002396584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 246015717.134337693453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       294531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        94579                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     41752750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14890893750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 599750802000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32593.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50557.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6341268.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1041768840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            553709475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1104943560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          257476500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1942262400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11048870880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        143956320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16092987975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.057101                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    284871750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    821600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23498395250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            972953520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            517129470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1006604340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          236236320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1942262400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11024269110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        164673600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15864128760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.755721                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    339823750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    821600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23443443250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32580082000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560766607542500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4371517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4371528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4371517                       # number of overall hits
system.cpu.icache.overall_hits::total         4371528                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2925                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2925                       # number of overall misses
system.cpu.icache.overall_misses::total          2927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    166592999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166592999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    166592999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166592999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4374442                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4374455                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4374442                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4374455                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000669                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000669                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000669                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000669                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56954.871453                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56915.954561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56954.871453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56915.954561                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          388                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2141                       # number of writebacks
system.cpu.icache.writebacks::total              2141                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          276                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          276                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2649                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2649                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2649                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2649                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    150221999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150221999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    150221999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150221999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000606                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000606                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000606                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000606                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56708.946395                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56708.946395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56708.946395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56708.946395                       # average overall mshr miss latency
system.cpu.icache.replacements                   2141                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4371517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4371528                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2925                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    166592999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166592999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4374442                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4374455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56954.871453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56915.954561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          276                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          276                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    150221999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150221999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000606                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000606                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56708.946395                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56708.946395                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560766607542500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022210                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4374179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1650.010939                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.022145                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8751561                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8751561                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560766607542500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560766607542500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560766607542500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560766607542500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560766607542500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560766607542500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560766607542500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37070998                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37071001                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37131804                       # number of overall hits
system.cpu.dcache.overall_hits::total        37131807                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       653634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         653637                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       666378                       # number of overall misses
system.cpu.dcache.overall_misses::total        666381                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  58003776010                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58003776010                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  58003776010                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58003776010                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37724632                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37724638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37798182                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37798188                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017326                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017630                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88740.451093                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88740.043801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87043.353787                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87042.961924                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7515491                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            111710                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.276797                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       147071                       # number of writebacks
system.cpu.dcache.writebacks::total            147071                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       210228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       210228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       210228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       210228                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448846                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448846                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  40577658510                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40577658510                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41054119010                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41054119010                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91513.553064                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91513.553064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91465.934886                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91465.934886                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447825                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28216132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28216133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       525783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        525784                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46303266500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46303266500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28741915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28741917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88065.354909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88065.187415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       210112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       210112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29008003500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29008003500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91893.152998                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91893.152998                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127853                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11700509510                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11700509510                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91516.761777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91515.330184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11569655010                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11569655010                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90575.449250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90575.449250                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60806                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60806                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12744                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12744                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73550                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73550                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.173270                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173270                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    476460500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    476460500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073963                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073963                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87584.650735                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87584.650735                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560766607542500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.059374                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37580656                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448849                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.726723                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.059372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76045225                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76045225                       # Number of data accesses

---------- End Simulation Statistics   ----------
