Classic Timing Analyzer report for dem_f
Tue Oct 10 17:09:43 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                               ;
+------------------------------+-------+---------------+----------------------------------+-----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From      ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 17.906 ns                        ; encA      ; temp[7]  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.835 ns                        ; D[6]~reg0 ; D[6]     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -6.159 ns                        ; encA      ; pre_encA ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 76.31 MHz ( period = 13.105 ns ) ; pre_encA  ; temp[7]  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;           ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570ZM256I8      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 100                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                          ;
+-------+----------------------------------+----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From     ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 76.31 MHz ( period = 13.105 ns ) ; pre_encA ; temp[5]   ; clk        ; clk      ; None                        ; None                      ; 12.290 ns               ;
; N/A   ; 76.31 MHz ( period = 13.105 ns ) ; pre_encA ; temp[6]   ; clk        ; clk      ; None                        ; None                      ; 12.290 ns               ;
; N/A   ; 76.31 MHz ( period = 13.105 ns ) ; pre_encA ; temp[7]   ; clk        ; clk      ; None                        ; None                      ; 12.290 ns               ;
; N/A   ; 80.09 MHz ( period = 12.486 ns ) ; pre_encA ; temp[4]   ; clk        ; clk      ; None                        ; None                      ; 11.671 ns               ;
; N/A   ; 81.13 MHz ( period = 12.326 ns ) ; pre_encA ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 11.511 ns               ;
; N/A   ; 82.20 MHz ( period = 12.166 ns ) ; pre_encA ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 11.351 ns               ;
; N/A   ; 83.29 MHz ( period = 12.006 ns ) ; pre_encA ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 11.191 ns               ;
; N/A   ; 91.21 MHz ( period = 10.964 ns ) ; pre_encA ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 10.149 ns               ;
; N/A   ; 110.24 MHz ( period = 9.071 ns ) ; temp[5]  ; D[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 8.256 ns                ;
; N/A   ; 114.39 MHz ( period = 8.742 ns ) ; pre_encB ; D[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 7.927 ns                ;
; N/A   ; 114.39 MHz ( period = 8.742 ns ) ; pre_encB ; D[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 7.927 ns                ;
; N/A   ; 114.63 MHz ( period = 8.724 ns ) ; pre_encB ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 7.909 ns                ;
; N/A   ; 114.63 MHz ( period = 8.724 ns ) ; pre_encB ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 7.909 ns                ;
; N/A   ; 114.63 MHz ( period = 8.724 ns ) ; pre_encB ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 7.909 ns                ;
; N/A   ; 114.63 MHz ( period = 8.724 ns ) ; pre_encB ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 7.909 ns                ;
; N/A   ; 114.63 MHz ( period = 8.724 ns ) ; pre_encB ; temp[4]   ; clk        ; clk      ; None                        ; None                      ; 7.909 ns                ;
; N/A   ; 114.63 MHz ( period = 8.724 ns ) ; pre_encB ; temp[5]   ; clk        ; clk      ; None                        ; None                      ; 7.909 ns                ;
; N/A   ; 114.63 MHz ( period = 8.724 ns ) ; pre_encB ; temp[6]   ; clk        ; clk      ; None                        ; None                      ; 7.909 ns                ;
; N/A   ; 114.63 MHz ( period = 8.724 ns ) ; pre_encB ; temp[7]   ; clk        ; clk      ; None                        ; None                      ; 7.909 ns                ;
; N/A   ; 119.13 MHz ( period = 8.394 ns ) ; temp[4]  ; D[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 7.579 ns                ;
; N/A   ; 133.82 MHz ( period = 7.473 ns ) ; temp[0]  ; temp[5]   ; clk        ; clk      ; None                        ; None                      ; 6.658 ns                ;
; N/A   ; 133.82 MHz ( period = 7.473 ns ) ; temp[0]  ; temp[6]   ; clk        ; clk      ; None                        ; None                      ; 6.658 ns                ;
; N/A   ; 133.82 MHz ( period = 7.473 ns ) ; temp[0]  ; temp[7]   ; clk        ; clk      ; None                        ; None                      ; 6.658 ns                ;
; N/A   ; 133.98 MHz ( period = 7.464 ns ) ; temp[3]  ; temp[5]   ; clk        ; clk      ; None                        ; None                      ; 6.649 ns                ;
; N/A   ; 133.98 MHz ( period = 7.464 ns ) ; temp[3]  ; temp[6]   ; clk        ; clk      ; None                        ; None                      ; 6.649 ns                ;
; N/A   ; 133.98 MHz ( period = 7.464 ns ) ; temp[3]  ; temp[7]   ; clk        ; clk      ; None                        ; None                      ; 6.649 ns                ;
; N/A   ; 135.91 MHz ( period = 7.358 ns ) ; temp[4]  ; temp[5]   ; clk        ; clk      ; None                        ; None                      ; 6.543 ns                ;
; N/A   ; 135.91 MHz ( period = 7.358 ns ) ; temp[4]  ; temp[6]   ; clk        ; clk      ; None                        ; None                      ; 6.543 ns                ;
; N/A   ; 135.91 MHz ( period = 7.358 ns ) ; temp[4]  ; temp[7]   ; clk        ; clk      ; None                        ; None                      ; 6.543 ns                ;
; N/A   ; 136.37 MHz ( period = 7.333 ns ) ; temp[1]  ; temp[5]   ; clk        ; clk      ; None                        ; None                      ; 6.518 ns                ;
; N/A   ; 136.37 MHz ( period = 7.333 ns ) ; temp[1]  ; temp[6]   ; clk        ; clk      ; None                        ; None                      ; 6.518 ns                ;
; N/A   ; 136.37 MHz ( period = 7.333 ns ) ; temp[1]  ; temp[7]   ; clk        ; clk      ; None                        ; None                      ; 6.518 ns                ;
; N/A   ; 139.74 MHz ( period = 7.156 ns ) ; temp[2]  ; temp[5]   ; clk        ; clk      ; None                        ; None                      ; 6.341 ns                ;
; N/A   ; 139.74 MHz ( period = 7.156 ns ) ; temp[2]  ; temp[6]   ; clk        ; clk      ; None                        ; None                      ; 6.341 ns                ;
; N/A   ; 139.74 MHz ( period = 7.156 ns ) ; temp[2]  ; temp[7]   ; clk        ; clk      ; None                        ; None                      ; 6.341 ns                ;
; N/A   ; 141.84 MHz ( period = 7.050 ns ) ; temp[0]  ; D[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 6.235 ns                ;
; N/A   ; 142.82 MHz ( period = 7.002 ns ) ; temp[5]  ; temp[7]   ; clk        ; clk      ; None                        ; None                      ; 6.187 ns                ;
; N/A   ; 145.90 MHz ( period = 6.854 ns ) ; temp[0]  ; temp[4]   ; clk        ; clk      ; None                        ; None                      ; 6.039 ns                ;
; N/A   ; 146.09 MHz ( period = 6.845 ns ) ; temp[3]  ; temp[4]   ; clk        ; clk      ; None                        ; None                      ; 6.030 ns                ;
; N/A   ; 146.13 MHz ( period = 6.843 ns ) ; temp[6]  ; temp[7]   ; clk        ; clk      ; None                        ; None                      ; 6.028 ns                ;
; N/A   ; 146.16 MHz ( period = 6.842 ns ) ; temp[5]  ; temp[6]   ; clk        ; clk      ; None                        ; None                      ; 6.027 ns                ;
; N/A   ; 148.94 MHz ( period = 6.714 ns ) ; temp[1]  ; temp[4]   ; clk        ; clk      ; None                        ; None                      ; 5.899 ns                ;
; N/A   ; 149.21 MHz ( period = 6.702 ns ) ; temp[6]  ; D[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 5.887 ns                ;
; N/A   ; 149.39 MHz ( period = 6.694 ns ) ; temp[0]  ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 5.879 ns                ;
; N/A   ; 152.58 MHz ( period = 6.554 ns ) ; temp[1]  ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 5.739 ns                ;
; N/A   ; 152.98 MHz ( period = 6.537 ns ) ; temp[2]  ; temp[4]   ; clk        ; clk      ; None                        ; None                      ; 5.722 ns                ;
; N/A   ; 153.05 MHz ( period = 6.534 ns ) ; temp[0]  ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 5.719 ns                ;
; N/A   ; 154.61 MHz ( period = 6.468 ns ) ; temp[2]  ; D[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 5.653 ns                ;
; N/A   ; 155.01 MHz ( period = 6.451 ns ) ; temp[3]  ; D[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 5.636 ns                ;
; N/A   ; 156.40 MHz ( period = 6.394 ns ) ; temp[1]  ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 5.579 ns                ;
; N/A   ; 156.81 MHz ( period = 6.377 ns ) ; temp[2]  ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 5.562 ns                ;
; N/A   ; 156.89 MHz ( period = 6.374 ns ) ; temp[0]  ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 5.559 ns                ;
; N/A   ; 172.32 MHz ( period = 5.803 ns ) ; temp[3]  ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 4.988 ns                ;
; N/A   ; 172.38 MHz ( period = 5.801 ns ) ; temp[4]  ; temp[4]   ; clk        ; clk      ; None                        ; None                      ; 4.986 ns                ;
; N/A   ; 172.38 MHz ( period = 5.801 ns ) ; temp[6]  ; temp[6]   ; clk        ; clk      ; None                        ; None                      ; 4.986 ns                ;
; N/A   ; 172.41 MHz ( period = 5.800 ns ) ; temp[5]  ; temp[5]   ; clk        ; clk      ; None                        ; None                      ; 4.985 ns                ;
; N/A   ; 173.82 MHz ( period = 5.753 ns ) ; pre_encB ; D[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 4.938 ns                ;
; N/A   ; 173.82 MHz ( period = 5.753 ns ) ; pre_encB ; D[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 4.938 ns                ;
; N/A   ; 173.82 MHz ( period = 5.753 ns ) ; pre_encB ; D[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 4.938 ns                ;
; N/A   ; 173.82 MHz ( period = 5.753 ns ) ; pre_encB ; D[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 4.938 ns                ;
; N/A   ; 173.82 MHz ( period = 5.753 ns ) ; pre_encB ; D[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 4.938 ns                ;
; N/A   ; 173.82 MHz ( period = 5.753 ns ) ; pre_encB ; D[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 4.938 ns                ;
; N/A   ; 177.94 MHz ( period = 5.620 ns ) ; temp[1]  ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 4.805 ns                ;
; N/A   ; 178.13 MHz ( period = 5.614 ns ) ; temp[7]  ; temp[7]   ; clk        ; clk      ; None                        ; None                      ; 4.799 ns                ;
; N/A   ; 178.48 MHz ( period = 5.603 ns ) ; temp[2]  ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 4.788 ns                ;
; N/A   ; 178.57 MHz ( period = 5.600 ns ) ; temp[0]  ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 4.785 ns                ;
; N/A   ; 241.49 MHz ( period = 4.141 ns ) ; temp[7]  ; D[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.326 ns                ;
; N/A   ; 266.45 MHz ( period = 3.753 ns ) ; temp[1]  ; D[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.938 ns                ;
+-------+----------------------------------+----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 17.906 ns  ; encA ; temp[5]   ; clk      ;
; N/A   ; None         ; 17.906 ns  ; encA ; temp[6]   ; clk      ;
; N/A   ; None         ; 17.906 ns  ; encA ; temp[7]   ; clk      ;
; N/A   ; None         ; 17.287 ns  ; encA ; temp[4]   ; clk      ;
; N/A   ; None         ; 17.127 ns  ; encA ; temp[3]   ; clk      ;
; N/A   ; None         ; 16.967 ns  ; encA ; temp[2]   ; clk      ;
; N/A   ; None         ; 16.807 ns  ; encA ; temp[1]   ; clk      ;
; N/A   ; None         ; 15.765 ns  ; encA ; temp[0]   ; clk      ;
; N/A   ; None         ; 15.327 ns  ; encB ; D[1]~reg0 ; clk      ;
; N/A   ; None         ; 15.327 ns  ; encB ; D[7]~reg0 ; clk      ;
; N/A   ; None         ; 15.309 ns  ; encB ; temp[0]   ; clk      ;
; N/A   ; None         ; 15.309 ns  ; encB ; temp[1]   ; clk      ;
; N/A   ; None         ; 15.309 ns  ; encB ; temp[2]   ; clk      ;
; N/A   ; None         ; 15.309 ns  ; encB ; temp[3]   ; clk      ;
; N/A   ; None         ; 15.309 ns  ; encB ; temp[4]   ; clk      ;
; N/A   ; None         ; 15.309 ns  ; encB ; temp[5]   ; clk      ;
; N/A   ; None         ; 15.309 ns  ; encB ; temp[6]   ; clk      ;
; N/A   ; None         ; 15.309 ns  ; encB ; temp[7]   ; clk      ;
; N/A   ; None         ; 12.338 ns  ; encB ; D[0]~reg0 ; clk      ;
; N/A   ; None         ; 12.338 ns  ; encB ; D[2]~reg0 ; clk      ;
; N/A   ; None         ; 12.338 ns  ; encB ; D[3]~reg0 ; clk      ;
; N/A   ; None         ; 12.338 ns  ; encB ; D[4]~reg0 ; clk      ;
; N/A   ; None         ; 12.338 ns  ; encB ; D[5]~reg0 ; clk      ;
; N/A   ; None         ; 12.338 ns  ; encB ; D[6]~reg0 ; clk      ;
; N/A   ; None         ; 6.611 ns   ; encB ; pre_encB  ; clk      ;
; N/A   ; None         ; 6.519 ns   ; encA ; pre_encA  ; clk      ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 13.835 ns  ; D[6]~reg0 ; D[6] ; clk        ;
; N/A   ; None         ; 13.784 ns  ; D[7]~reg0 ; D[7] ; clk        ;
; N/A   ; None         ; 13.767 ns  ; D[4]~reg0 ; D[4] ; clk        ;
; N/A   ; None         ; 13.741 ns  ; D[3]~reg0 ; D[3] ; clk        ;
; N/A   ; None         ; 13.737 ns  ; D[0]~reg0 ; D[0] ; clk        ;
; N/A   ; None         ; 12.668 ns  ; D[1]~reg0 ; D[1] ; clk        ;
; N/A   ; None         ; 11.963 ns  ; D[2]~reg0 ; D[2] ; clk        ;
; N/A   ; None         ; 11.878 ns  ; D[5]~reg0 ; D[5] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+------------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th  ; From ; To        ; To Clock ;
+---------------+-------------+------------+------+-----------+----------+
; N/A           ; None        ; -6.159 ns  ; encA ; pre_encA  ; clk      ;
; N/A           ; None        ; -6.251 ns  ; encB ; pre_encB  ; clk      ;
; N/A           ; None        ; -11.978 ns ; encB ; D[0]~reg0 ; clk      ;
; N/A           ; None        ; -11.978 ns ; encB ; D[2]~reg0 ; clk      ;
; N/A           ; None        ; -11.978 ns ; encB ; D[3]~reg0 ; clk      ;
; N/A           ; None        ; -11.978 ns ; encB ; D[4]~reg0 ; clk      ;
; N/A           ; None        ; -11.978 ns ; encB ; D[5]~reg0 ; clk      ;
; N/A           ; None        ; -11.978 ns ; encB ; D[6]~reg0 ; clk      ;
; N/A           ; None        ; -14.949 ns ; encB ; temp[0]   ; clk      ;
; N/A           ; None        ; -14.949 ns ; encB ; temp[1]   ; clk      ;
; N/A           ; None        ; -14.949 ns ; encB ; temp[2]   ; clk      ;
; N/A           ; None        ; -14.949 ns ; encB ; temp[3]   ; clk      ;
; N/A           ; None        ; -14.949 ns ; encB ; temp[4]   ; clk      ;
; N/A           ; None        ; -14.949 ns ; encB ; temp[5]   ; clk      ;
; N/A           ; None        ; -14.949 ns ; encB ; temp[6]   ; clk      ;
; N/A           ; None        ; -14.949 ns ; encB ; temp[7]   ; clk      ;
; N/A           ; None        ; -14.967 ns ; encB ; D[1]~reg0 ; clk      ;
; N/A           ; None        ; -14.967 ns ; encB ; D[7]~reg0 ; clk      ;
; N/A           ; None        ; -15.405 ns ; encA ; temp[0]   ; clk      ;
; N/A           ; None        ; -16.407 ns ; encA ; temp[1]   ; clk      ;
; N/A           ; None        ; -16.551 ns ; encA ; temp[2]   ; clk      ;
; N/A           ; None        ; -16.695 ns ; encA ; temp[3]   ; clk      ;
; N/A           ; None        ; -16.839 ns ; encA ; temp[4]   ; clk      ;
; N/A           ; None        ; -17.475 ns ; encA ; temp[5]   ; clk      ;
; N/A           ; None        ; -17.475 ns ; encA ; temp[6]   ; clk      ;
; N/A           ; None        ; -17.475 ns ; encA ; temp[7]   ; clk      ;
+---------------+-------------+------------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 10 17:09:43 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dem_f -c dem_f
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 76.31 MHz between source register "pre_encA" and destination register "temp[5]" (period= 13.105 ns)
    Info: + Longest register to register delay is 12.290 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; REG Node = 'pre_encA'
        Info: 2: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = LC_X1_Y7_N6; Fanout = 3; COMB Node = 'Equal0~0'
        Info: 3: + IC(6.377 ns) + CELL(2.418 ns) = 9.642 ns; Loc. = LC_X7_Y7_N0; Fanout = 2; COMB Node = 'temp[0]~1'
        Info: 4: + IC(0.000 ns) + CELL(0.160 ns) = 9.802 ns; Loc. = LC_X7_Y7_N1; Fanout = 2; COMB Node = 'temp[1]~3'
        Info: 5: + IC(0.000 ns) + CELL(0.160 ns) = 9.962 ns; Loc. = LC_X7_Y7_N2; Fanout = 2; COMB Node = 'temp[2]~5'
        Info: 6: + IC(0.000 ns) + CELL(0.160 ns) = 10.122 ns; Loc. = LC_X7_Y7_N3; Fanout = 2; COMB Node = 'temp[3]~7'
        Info: 7: + IC(0.000 ns) + CELL(0.348 ns) = 10.470 ns; Loc. = LC_X7_Y7_N4; Fanout = 3; COMB Node = 'temp[4]~9'
        Info: 8: + IC(0.000 ns) + CELL(1.820 ns) = 12.290 ns; Loc. = LC_X7_Y7_N5; Fanout = 4; REG Node = 'temp[5]'
        Info: Total cell delay = 5.913 ns ( 48.11 % )
        Info: Total interconnect delay = 6.377 ns ( 51.89 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 4.832 ns
            Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(2.222 ns) + CELL(1.624 ns) = 4.832 ns; Loc. = LC_X7_Y7_N5; Fanout = 4; REG Node = 'temp[5]'
            Info: Total cell delay = 2.610 ns ( 54.01 % )
            Info: Total interconnect delay = 2.222 ns ( 45.99 % )
        Info: - Longest clock path from clock "clk" to source register is 4.832 ns
            Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(2.222 ns) + CELL(1.624 ns) = 4.832 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; REG Node = 'pre_encA'
            Info: Total cell delay = 2.610 ns ( 54.01 % )
            Info: Total interconnect delay = 2.222 ns ( 45.99 % )
    Info: + Micro clock to output delay of source is 0.494 ns
    Info: + Micro setup delay of destination is 0.321 ns
Info: tsu for register "temp[5]" (data pin = "encA", clock pin = "clk") is 17.906 ns
    Info: + Longest pin to register delay is 22.417 ns
        Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_B9; Fanout = 2; PIN Node = 'encA'
        Info: 2: + IC(9.550 ns) + CELL(0.438 ns) = 10.974 ns; Loc. = LC_X1_Y7_N6; Fanout = 3; COMB Node = 'Equal0~0'
        Info: 3: + IC(6.377 ns) + CELL(2.418 ns) = 19.769 ns; Loc. = LC_X7_Y7_N0; Fanout = 2; COMB Node = 'temp[0]~1'
        Info: 4: + IC(0.000 ns) + CELL(0.160 ns) = 19.929 ns; Loc. = LC_X7_Y7_N1; Fanout = 2; COMB Node = 'temp[1]~3'
        Info: 5: + IC(0.000 ns) + CELL(0.160 ns) = 20.089 ns; Loc. = LC_X7_Y7_N2; Fanout = 2; COMB Node = 'temp[2]~5'
        Info: 6: + IC(0.000 ns) + CELL(0.160 ns) = 20.249 ns; Loc. = LC_X7_Y7_N3; Fanout = 2; COMB Node = 'temp[3]~7'
        Info: 7: + IC(0.000 ns) + CELL(0.348 ns) = 20.597 ns; Loc. = LC_X7_Y7_N4; Fanout = 3; COMB Node = 'temp[4]~9'
        Info: 8: + IC(0.000 ns) + CELL(1.820 ns) = 22.417 ns; Loc. = LC_X7_Y7_N5; Fanout = 4; REG Node = 'temp[5]'
        Info: Total cell delay = 6.490 ns ( 28.95 % )
        Info: Total interconnect delay = 15.927 ns ( 71.05 % )
    Info: + Micro setup delay of destination is 0.321 ns
    Info: - Shortest clock path from clock "clk" to destination register is 4.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 18; CLK Node = 'clk'
        Info: 2: + IC(2.222 ns) + CELL(1.624 ns) = 4.832 ns; Loc. = LC_X7_Y7_N5; Fanout = 4; REG Node = 'temp[5]'
        Info: Total cell delay = 2.610 ns ( 54.01 % )
        Info: Total interconnect delay = 2.222 ns ( 45.99 % )
Info: tco from clock "clk" to destination pin "D[6]" through register "D[6]~reg0" is 13.835 ns
    Info: + Longest clock path from clock "clk" to source register is 4.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 18; CLK Node = 'clk'
        Info: 2: + IC(2.222 ns) + CELL(1.624 ns) = 4.832 ns; Loc. = LC_X6_Y5_N8; Fanout = 1; REG Node = 'D[6]~reg0'
        Info: Total cell delay = 2.610 ns ( 54.01 % )
        Info: Total interconnect delay = 2.222 ns ( 45.99 % )
    Info: + Micro clock to output delay of source is 0.494 ns
    Info: + Longest register to pin delay is 8.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N8; Fanout = 1; REG Node = 'D[6]~reg0'
        Info: 2: + IC(6.501 ns) + CELL(2.008 ns) = 8.509 ns; Loc. = PIN_C5; Fanout = 0; PIN Node = 'D[6]'
        Info: Total cell delay = 2.008 ns ( 23.60 % )
        Info: Total interconnect delay = 6.501 ns ( 76.40 % )
Info: th for register "pre_encA" (data pin = "encA", clock pin = "clk") is -6.159 ns
    Info: + Longest clock path from clock "clk" to destination register is 4.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 18; CLK Node = 'clk'
        Info: 2: + IC(2.222 ns) + CELL(1.624 ns) = 4.832 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; REG Node = 'pre_encA'
        Info: Total cell delay = 2.610 ns ( 54.01 % )
        Info: Total interconnect delay = 2.222 ns ( 45.99 % )
    Info: + Micro hold delay of destination is 0.039 ns
    Info: - Shortest pin to register delay is 11.030 ns
        Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_B9; Fanout = 2; PIN Node = 'encA'
        Info: 2: + IC(9.660 ns) + CELL(0.384 ns) = 11.030 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; REG Node = 'pre_encA'
        Info: Total cell delay = 1.370 ns ( 12.42 % )
        Info: Total interconnect delay = 9.660 ns ( 87.58 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Tue Oct 10 17:09:43 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


