

================================================================
== Vivado HLS Report for 'CvtColor_0_16_16_1080_1920_s'
================================================================
* Date:           Fri Oct 11 15:48:41 2013

* Version:        2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      4.84|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2083321|    1|  2083321|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    0|  2083320| 3 ~ 1929 |          -|          -| 0 ~ 1080 |    no    |
        | + Loop 1.1  |    0|     1926|         8|          1|          1| 0 ~ 1920 |    yes   |
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	11  / (exitcond3)
	4  / (!exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
11 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str152, i32 0, i32 0, [8 x i8]* @str152) ; <i32> [#uses=0]

ST_1: empty_124 [1/1] 0.00ns
entry:1  %empty_124 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str149, i32 0, i32 0, [8 x i8]* @str149) ; <i32> [#uses=0]

ST_1: empty_125 [1/1] 0.00ns
entry:2  %empty_125 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str146, i32 0, i32 0, [8 x i8]* @str146) ; <i32> [#uses=0]

ST_1: empty_126 [1/1] 0.00ns
entry:3  %empty_126 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str143, i32 0, i32 0, [8 x i8]* @str143) ; <i32> [#uses=0]

ST_1: empty_127 [1/1] 0.00ns
entry:4  %empty_127 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str140, i32 0, i32 0, [8 x i8]* @str140) ; <i32> [#uses=0]

ST_1: empty_128 [1/1] 0.00ns
entry:5  %empty_128 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str137, i32 0, i32 0, [8 x i8]* @str137) ; <i32> [#uses=0]

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
entry:6  %p_src_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_cols_V_read) ; <i12> [#uses=1]

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
entry:7  %p_src_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_rows_V_read) ; <i12> [#uses=1]

ST_1: stg_20 [1/1] 1.39ns
entry:8  br label %bb4.i


 <State 2>: 2.14ns
ST_2: i [1/1] 0.00ns
bb4.i:0  %i = phi i12 [ 0, %entry ], [ %i_2, %bb3.i ]    ; <i12> [#uses=2]

ST_2: exitcond4 [1/1] 2.14ns
bb4.i:1  %exitcond4 = icmp eq i12 %i, %p_src_rows_V_read_1 ; <i1> [#uses=1]

ST_2: i_2 [1/1] 1.89ns
bb4.i:2  %i_2 = add i12 %i, 1                            ; <i12> [#uses=1]

ST_2: stg_24 [1/1] 0.00ns
bb4.i:3  br i1 %exitcond4, label %"CvtColor_opr<kernel_RGB2GRAY,16,16,1080,1920>.exit", label %bb.i

ST_2: tmp [1/1] 0.00ns
bb.i:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30) ; <i32> [#uses=1]

ST_2: stg_26 [1/1] 0.00ns
bb.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1080, i32 0, [1 x i8]* @p_str20) nounwind

ST_2: stg_27 [1/1] 1.39ns
bb.i:2  br label %bb2.i

ST_2: stg_28 [1/1] 0.00ns
CvtColor_opr<kernel_RGB2GRAY,16,16,1080,1920>.exit:0  ret void


 <State 3>: 2.14ns
ST_3: j [1/1] 0.00ns
bb2.i:0  %j = phi i12 [ 0, %bb.i ], [ %j_1, %bb1.i ]     ; <i12> [#uses=2]

ST_3: exitcond3 [1/1] 2.14ns
bb2.i:1  %exitcond3 = icmp eq i12 %j, %p_src_cols_V_read_1 ; <i1> [#uses=1]

ST_3: j_1 [1/1] 1.89ns
bb2.i:2  %j_1 = add i12 %j, 1                            ; <i12> [#uses=1]

ST_3: stg_32 [1/1] 0.00ns
bb2.i:3  br i1 %exitcond3, label %bb3.i, label %bb1.i


 <State 4>: 1.70ns
ST_4: tmp_100 [1/1] 1.70ns
bb1.i:3  %tmp_100 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_0_V) ; <i8> [#uses=1]

ST_4: tmp_101 [1/1] 1.70ns
bb1.i:4  %tmp_101 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_1_V) ; <i8> [#uses=1]

ST_4: tmp_102 [1/1] 1.70ns
bb1.i:5  %tmp_102 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_2_V) ; <i8> [#uses=1]


 <State 5>: 4.21ns
ST_5: p_cast7 [1/1] 0.00ns
bb1.i:6  %p_cast7 = zext i8 %tmp_102 to i26              ; <i26> [#uses=1]

ST_5: r_V [3/3] 4.21ns
bb1.i:7  %r_V = mul i26 %p_cast7, 239075                 ; <i26> [#uses=1]

ST_5: p_cast [1/1] 0.00ns
bb1.i:10  %p_cast = zext i8 %tmp_100 to i28               ; <i28> [#uses=1]

ST_5: g_V [3/3] 4.21ns
bb1.i:11  %g_V = mul i28 %p_cast, 627048                  ; <i28> [#uses=1]


 <State 6>: 4.21ns
ST_6: r_V [2/3] 4.21ns
bb1.i:7  %r_V = mul i26 %p_cast7, 239075                 ; <i26> [#uses=1]

ST_6: p_cast6 [1/1] 0.00ns
bb1.i:8  %p_cast6 = zext i8 %tmp_101 to i29              ; <i29> [#uses=1]

ST_6: b_V [3/3] 4.21ns
bb1.i:9  %b_V = mul i29 %p_cast6, 1231028                ; <i29> [#uses=1]

ST_6: g_V [2/3] 4.21ns
bb1.i:11  %g_V = mul i28 %p_cast, 627048                  ; <i28> [#uses=1]


 <State 7>: 4.21ns
ST_7: r_V [1/3] 4.21ns
bb1.i:7  %r_V = mul i26 %p_cast7, 239075                 ; <i26> [#uses=1]

ST_7: b_V [2/3] 4.21ns
bb1.i:9  %b_V = mul i29 %p_cast6, 1231028                ; <i29> [#uses=1]

ST_7: g_V [1/3] 4.21ns
bb1.i:11  %g_V = mul i28 %p_cast, 627048                  ; <i28> [#uses=1]


 <State 8>: 4.21ns
ST_8: b_V [1/3] 4.21ns
bb1.i:9  %b_V = mul i29 %p_cast6, 1231028                ; <i29> [#uses=1]

ST_8: lhs_V1_i_cast [1/1] 0.00ns
bb1.i:12  %lhs_V1_i_cast = zext i26 %r_V to i28           ; <i28> [#uses=1]

ST_8: r_V_1 [1/1] 3.09ns
bb1.i:13  %r_V_1 = add i28 %g_V, %lhs_V1_i_cast           ; <i28> [#uses=1]


 <State 9>: 3.09ns
ST_9: lhs_V_1_i_cast [1/1] 0.00ns
bb1.i:14  %lhs_V_1_i_cast = zext i28 %r_V_1 to i29        ; <i29> [#uses=1]

ST_9: r_V_2 [1/1] 3.09ns
bb1.i:15  %r_V_2 = add i29 %b_V, %lhs_V_1_i_cast          ; <i29> [#uses=2]

ST_9: tmp_51 [1/1] 0.00ns
bb1.i:16  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i29.i32.i32(i29 %r_V_2, i32 21, i32 28) ; <i8> [#uses=1]

ST_9: qbit [1/1] 0.00ns
bb1.i:18  %qbit = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %r_V_2, i32 20) ; <i1> [#uses=1]


 <State 10>: 4.84ns
ST_10: tmp_s [1/1] 0.00ns
bb1.i:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31) ; <i32> [#uses=1]

ST_10: stg_55 [1/1] 0.00ns
bb1.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1920, i32 0, [1 x i8]* @p_str20) nounwind

ST_10: stg_56 [1/1] 0.00ns
bb1.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_10: p_Val2_8_i_cast [1/1] 0.00ns
bb1.i:17  %p_Val2_8_i_cast = zext i8 %tmp_51 to i9        ; <i9> [#uses=1]

ST_10: tmp_7_i_cast [1/1] 0.00ns
bb1.i:19  %tmp_7_i_cast = zext i1 %qbit to i9             ; <i9> [#uses=1]

ST_10: p_Val2_s [1/1] 1.77ns
bb1.i:20  %p_Val2_s = add i9 %p_Val2_8_i_cast, %tmp_7_i_cast ; <i9> [#uses=2]

ST_10: tmp_98 [1/1] 0.00ns
bb1.i:21  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 8) ; <i1> [#uses=1]

ST_10: tmp_99 [1/1] 0.00ns
bb1.i:22  %tmp_99 = trunc i9 %p_Val2_s to i8              ; <i8> [#uses=1]

ST_10: p_d_val_0 [1/1] 1.37ns
bb1.i:23  %p_d_val_0 = select i1 %tmp_98, i8 -1, i8 %tmp_99 ; <i8> [#uses=3]

ST_10: stg_63 [1/1] 1.70ns
bb1.i:24  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_d_val_0)

ST_10: stg_64 [1/1] 1.70ns
bb1.i:25  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_d_val_0)

ST_10: stg_65 [1/1] 1.70ns
bb1.i:26  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_d_val_0)

ST_10: empty_129 [1/1] 0.00ns
bb1.i:27  %empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_s) ; <i32> [#uses=0]

ST_10: stg_67 [1/1] 0.00ns
bb1.i:28  br label %bb2.i


 <State 11>: 0.00ns
ST_11: empty_130 [1/1] 0.00ns
bb3.i:0  %empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp) ; <i32> [#uses=0]

ST_11: stg_69 [1/1] 0.00ns
bb3.i:1  br label %bb4.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x68eb450; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x68eb4a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x68eb4f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x76e89a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x76e89f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x76e8a40; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x57a9e10; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x57a9e60; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specfifo         ) [ 000000000000]
empty_124           (specfifo         ) [ 000000000000]
empty_125           (specfifo         ) [ 000000000000]
empty_126           (specfifo         ) [ 000000000000]
empty_127           (specfifo         ) [ 000000000000]
empty_128           (specfifo         ) [ 000000000000]
p_src_cols_V_read_1 (wireread         ) [ 001111111111]
p_src_rows_V_read_1 (wireread         ) [ 001111111111]
stg_20              (br               ) [ 011111111111]
i                   (phi              ) [ 001000000000]
exitcond4           (icmp             ) [ 001111111111]
i_2                 (add              ) [ 011111111111]
stg_24              (br               ) [ 000000000000]
tmp                 (specregionbegin  ) [ 000111111111]
stg_26              (speclooptripcount) [ 000000000000]
stg_27              (br               ) [ 001111111111]
stg_28              (ret              ) [ 000000000000]
j                   (phi              ) [ 000100000000]
exitcond3           (icmp             ) [ 001111111111]
j_1                 (add              ) [ 001111111111]
stg_32              (br               ) [ 000000000000]
tmp_100             (fiforead         ) [ 000101000000]
tmp_101             (fiforead         ) [ 000101100000]
tmp_102             (fiforead         ) [ 000101000000]
p_cast7             (zext             ) [ 000100110000]
p_cast              (zext             ) [ 000100110000]
p_cast6             (zext             ) [ 000100011000]
r_V                 (mul              ) [ 000100001000]
g_V                 (mul              ) [ 000100001000]
b_V                 (mul              ) [ 000100000100]
lhs_V1_i_cast       (zext             ) [ 000000000000]
r_V_1               (add              ) [ 000100000100]
lhs_V_1_i_cast      (zext             ) [ 000000000000]
r_V_2               (add              ) [ 000000000000]
tmp_51              (partselect       ) [ 000100000010]
qbit                (bitselect        ) [ 000100000010]
tmp_s               (specregionbegin  ) [ 000000000000]
stg_55              (speclooptripcount) [ 000000000000]
stg_56              (specpipeline     ) [ 000000000000]
p_Val2_8_i_cast     (zext             ) [ 000000000000]
tmp_7_i_cast        (zext             ) [ 000000000000]
p_Val2_s            (add              ) [ 000000000000]
tmp_98              (bitselect        ) [ 000000000000]
tmp_99              (trunc            ) [ 000000000000]
p_d_val_0           (select           ) [ 000000000000]
stg_63              (fifowrite        ) [ 000000000000]
stg_64              (fifowrite        ) [ 000000000000]
stg_65              (fifowrite        ) [ 000000000000]
empty_129           (specregionend    ) [ 000000000000]
stg_67              (br               ) [ 001111111111]
empty_130           (specregionend    ) [ 000000000000]
stg_69              (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str152"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str149"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str146"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str143"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str140"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str137"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="p_src_cols_V_read_1_wireread_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="12" slack="0"/>
<pin id="87" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_src_rows_V_read_1_wireread_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="0" index="1" bw="12" slack="0"/>
<pin id="93" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_100_fiforead_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_100/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_101_fiforead_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_101/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_102_fiforead_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_102/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="stg_63_fifowrite_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_63/10 "/>
</bind>
</comp>

<comp id="121" class="1004" name="stg_64_fifowrite_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_64/10 "/>
</bind>
</comp>

<comp id="128" class="1004" name="stg_65_fifowrite_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_65/10 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="1"/>
<pin id="137" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="j_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="1"/>
<pin id="148" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="12" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="exitcond4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="1"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="exitcond3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="12" slack="2"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_cast7_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_cast7/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="18" slack="0"/>
<pin id="186" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_cast/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="20" slack="0"/>
<pin id="195" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="g_V/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_cast6_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2"/>
<pin id="200" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_cast6/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="21" slack="0"/>
<pin id="204" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="b_V/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="lhs_V1_i_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="26" slack="1"/>
<pin id="209" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="lhs_V1_i_cast/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="r_V_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="28" slack="1"/>
<pin id="212" dir="0" index="1" bw="26" slack="0"/>
<pin id="213" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="lhs_V_1_i_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="28" slack="1"/>
<pin id="217" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="lhs_V_1_i_cast/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="r_V_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="29" slack="1"/>
<pin id="220" dir="0" index="1" bw="28" slack="0"/>
<pin id="221" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_51_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="29" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="0" index="3" bw="5" slack="0"/>
<pin id="228" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="qbit_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="29" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Val2_8_i_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_Val2_8_i_cast/10 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_7_i_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_7_i_cast/10 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Val2_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_98_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_99_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_99/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_d_val_0_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="p_d_val_0/10 "/>
</bind>
</comp>

<comp id="276" class="1005" name="p_src_cols_V_read_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="2"/>
<pin id="278" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="p_src_rows_V_read_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="1"/>
<pin id="283" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="exitcond3_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="298" class="1005" name="j_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_100_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_101_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="2"/>
<pin id="310" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_102_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_cast7_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="26" slack="1"/>
<pin id="320" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_cast7 "/>
</bind>
</comp>

<comp id="323" class="1005" name="p_cast_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="28" slack="1"/>
<pin id="325" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="328" class="1005" name="p_cast6_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="29" slack="1"/>
<pin id="330" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="p_cast6 "/>
</bind>
</comp>

<comp id="333" class="1005" name="r_V_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="26" slack="1"/>
<pin id="335" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="338" class="1005" name="g_V_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="28" slack="1"/>
<pin id="340" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="g_V "/>
</bind>
</comp>

<comp id="343" class="1005" name="b_V_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="29" slack="1"/>
<pin id="345" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="b_V "/>
</bind>
</comp>

<comp id="348" class="1005" name="r_V_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="28" slack="1"/>
<pin id="350" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_51_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="358" class="1005" name="qbit_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qbit "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="80" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="80" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="139" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="139" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="150" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="150" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="218" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="218" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="76" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="247" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="253" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="78" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="265" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="274"><net_src comp="265" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="275"><net_src comp="265" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="279"><net_src comp="84" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="284"><net_src comp="90" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="292"><net_src comp="163" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="297"><net_src comp="169" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="174" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="306"><net_src comp="96" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="311"><net_src comp="102" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="316"><net_src comp="108" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="321"><net_src comp="180" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="326"><net_src comp="189" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="331"><net_src comp="198" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="336"><net_src comp="183" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="341"><net_src comp="192" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="346"><net_src comp="201" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="351"><net_src comp="210" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="356"><net_src comp="223" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="361"><net_src comp="233" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {10 }
	Port: p_dst_data_stream_1_V | {10 }
	Port: p_dst_data_stream_2_V | {10 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_2 : 1
		stg_24 : 2
	State 3
		exitcond3 : 1
		j_1 : 1
		stg_32 : 2
	State 4
	State 5
		r_V : 1
		g_V : 1
	State 6
		b_V : 1
	State 7
	State 8
		r_V_1 : 1
	State 9
		r_V_2 : 1
		tmp_51 : 2
		qbit : 2
	State 10
		p_Val2_s : 1
		tmp_98 : 2
		tmp_99 : 2
		p_d_val_0 : 3
		stg_63 : 4
		stg_64 : 4
		stg_65 : 4
		empty_129 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             i_2_fu_163             |    0    |    0    |    12   |
|          |             j_1_fu_174             |    0    |    0    |    12   |
|    add   |            r_V_1_fu_210            |    0    |    0    |    28   |
|          |            r_V_2_fu_218            |    0    |    0    |    29   |
|          |           p_Val2_s_fu_247          |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_183             |    1    |    18   |    5    |
|    mul   |             grp_fu_192             |    1    |    18   |    5    |
|          |             grp_fu_201             |    1    |    18   |    5    |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          exitcond4_fu_158          |    0    |    0    |    14   |
|          |          exitcond3_fu_169          |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|  select  |          p_d_val_0_fu_265          |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
| wireread | p_src_cols_V_read_1_wireread_fu_84 |    0    |    0    |    0    |
|          | p_src_rows_V_read_1_wireread_fu_90 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       tmp_100_fiforead_fu_96       |    0    |    0    |    0    |
| fiforead |       tmp_101_fiforead_fu_102      |    0    |    0    |    0    |
|          |       tmp_102_fiforead_fu_108      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       stg_63_fifowrite_fu_114      |    0    |    0    |    0    |
| fifowrite|       stg_64_fifowrite_fu_121      |    0    |    0    |    0    |
|          |       stg_65_fifowrite_fu_128      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           p_cast7_fu_180           |    0    |    0    |    0    |
|          |            p_cast_fu_189           |    0    |    0    |    0    |
|          |           p_cast6_fu_198           |    0    |    0    |    0    |
|   zext   |        lhs_V1_i_cast_fu_207        |    0    |    0    |    0    |
|          |        lhs_V_1_i_cast_fu_215       |    0    |    0    |    0    |
|          |       p_Val2_8_i_cast_fu_241       |    0    |    0    |    0    |
|          |         tmp_7_i_cast_fu_244        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            tmp_51_fu_223           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| bitselect|             qbit_fu_233            |    0    |    0    |    0    |
|          |            tmp_98_fu_253           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |            tmp_99_fu_261           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    3    |    54   |   140   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        b_V_reg_343        |   29   |
|     exitcond3_reg_294     |    1   |
|        g_V_reg_338        |   28   |
|        i_2_reg_289        |   12   |
|         i_reg_135         |   12   |
|        j_1_reg_298        |   12   |
|         j_reg_146         |   12   |
|      p_cast6_reg_328      |   29   |
|      p_cast7_reg_318      |   26   |
|       p_cast_reg_323      |   28   |
|p_src_cols_V_read_1_reg_276|   12   |
|p_src_rows_V_read_1_reg_281|   12   |
|        qbit_reg_358       |    1   |
|       r_V_1_reg_348       |   28   |
|        r_V_reg_333        |   26   |
|      tmp_100_reg_303      |    8   |
|      tmp_101_reg_308      |    8   |
|      tmp_102_reg_313      |    8   |
|       tmp_51_reg_353      |    8   |
+---------------------------+--------+
|           Total           |   300  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_183 |  p0  |   2  |   8  |   16   ||    8    |
| grp_fu_192 |  p0  |   2  |   8  |   16   ||    8    |
| grp_fu_201 |  p0  |   2  |   8  |   16   ||    8    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   48   ||  4.182  ||    24   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   54   |   140  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   24   |
|  Register |    -   |    -   |   300  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   354  |   164  |
+-----------+--------+--------+--------+--------+
