{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588201278755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588201278762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 18:01:18 2020 " "Processing started: Wed Apr 29 18:01:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588201278762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588201278762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta zxnext_CycloneV -c zxnext_CycloneV " "Command: quartus_sta zxnext_CycloneV -c zxnext_CycloneV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588201278762 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588201278979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588201281450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588201281450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201281496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201281496 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1588201282364 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "zxnext_CycloneV.sdc " "Synopsys Design Constraints File file not found: 'zxnext_CycloneV.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588201282705 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201282705 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50_i clock_50_i " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50_i clock_50_i" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588201282760 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588201282760 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588201282760 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588201282760 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588201282760 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588201282760 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -phase 180.00 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -phase 180.00 -duty_cycle 50.00 -name \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588201282760 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588201282760 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201282761 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_3M5_CONT CLK_3M5_CONT " "create_clock -period 1.000 -name CLK_3M5_CONT CLK_3M5_CONT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588201282774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " "create_clock -period 1.000 -name ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588201282774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_28_div\[6\] clk_28_div\[6\] " "create_clock -period 1.000 -name clk_28_div\[6\] clk_28_div\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588201282774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "create_clock -period 1.000 -name zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588201282774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyb:ps2_kbd_mod\|data_send_rdy_s ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " "create_clock -period 1.000 -name ps2_keyb:ps2_kbd_mod\|data_send_rdy_s ps2_keyb:ps2_kbd_mod\|data_send_rdy_s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588201282774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name zxnext:zxnext\|T80Na:cpu_mod\|MREQ zxnext:zxnext\|T80Na:cpu_mod\|MREQ " "create_clock -period 1.000 -name zxnext:zxnext\|T80Na:cpu_mod\|MREQ zxnext:zxnext\|T80Na:cpu_mod\|MREQ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588201282774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name accel_i_q\[18\] accel_i_q\[18\] " "create_clock -period 1.000 -name accel_i_q\[18\] accel_i_q\[18\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588201282774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_28_div\[4\] clk_28_div\[4\] " "create_clock -period 1.000 -name clk_28_div\[4\] clk_28_div\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588201282774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_28_div\[7\] clk_28_div\[7\] " "create_clock -period 1.000 -name clk_28_div\[7\] clk_28_div\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588201282774 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588201282774 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201282850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201282850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201282850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201282850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201282850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201282850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201282850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zxnext\|cpu_mod\|z80n\|mcode\|Mux395~0  from: datad  to: combout " "Cell: zxnext\|cpu_mod\|z80n\|mcode\|Mux395~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201282850 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588201282850 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588201282911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588201285493 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588201285498 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1588201285514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588201286873 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588201286873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.988 " "Worst-case setup slack is -15.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.988           -8928.590 CLK_3M5_CONT  " "  -15.988           -8928.590 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.733          -25219.583 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -13.733          -25219.583 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.829             -38.851 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -10.829             -38.851 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.011            -484.847 clk_28_div\[7\]  " "   -9.011            -484.847 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.727             -48.784 clk_28_div\[6\]  " "   -8.727             -48.784 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.270            -104.948 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -8.270            -104.948 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.118            -103.520 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "   -8.118            -103.520 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.952             -15.108 accel_i_q\[18\]  " "   -7.952             -15.108 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.865            -326.088 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.865            -326.088 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.135             -77.161 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.135             -77.161 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.330              -5.330 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -5.330              -5.330 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.907             -58.539 clk_28_div\[4\]  " "   -2.907             -58.539 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.255               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.255               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201286875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201286875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.716 " "Worst-case hold slack is -0.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716              -0.716 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.716              -0.716 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510              -1.901 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "   -0.510              -1.901 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -0.314 CLK_3M5_CONT  " "   -0.314              -0.314 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "    0.327               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.329               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.335               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.353               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk_28_div\[7\]  " "    0.354               0.000 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.359               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "    0.558               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 clk_28_div\[6\]  " "    0.677               0.000 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 clk_28_div\[4\]  " "    0.811               0.000 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 accel_i_q\[18\]  " "    0.945               0.000 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201287141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.131 " "Worst-case recovery slack is -9.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.131            -178.531 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -9.131            -178.531 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.024             -33.793 CLK_3M5_CONT  " "   -9.024             -33.793 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.463              -8.463 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -8.463              -8.463 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.160              -8.160 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "   -8.160              -8.160 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.597             -75.925 clk_28_div\[6\]  " "   -7.597             -75.925 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201287169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.604 " "Worst-case removal slack is 0.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "    0.604               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 clk_28_div\[6\]  " "    0.840               0.000 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.148               0.000 CLK_3M5_CONT  " "    1.148               0.000 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "    1.227               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.629               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "    1.629               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201287199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -785.707 CLK_3M5_CONT  " "   -0.724            -785.707 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -89.926 clk_28_div\[7\]  " "   -0.538             -89.926 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.670 clk_28_div\[4\]  " "   -0.538             -19.670 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -17.096 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -0.538             -17.096 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -13.512 clk_28_div\[6\]  " "   -0.538             -13.512 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.595 accel_i_q\[18\]  " "   -0.538              -1.595 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.811 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -0.538              -0.811 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.770 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "   -0.538              -0.770 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210              -1.250 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "   -0.210              -1.250 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.853               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.853               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.944               0.000 clock_50_i  " "    9.944               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.447               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.447               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.454               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.454               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.312               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.312               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   70.075               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   70.075               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201287206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201287206 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588201287531 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588201287531 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1588201287540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588201287616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588201297281 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201298168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201298168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201298168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201298168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201298168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201298168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201298168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zxnext\|cpu_mod\|z80n\|mcode\|Mux395~0  from: datad  to: combout " "Cell: zxnext\|cpu_mod\|z80n\|mcode\|Mux395~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201298168 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588201298168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588201300703 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588201301150 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588201301150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.695 " "Worst-case setup slack is -15.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.695           -8775.638 CLK_3M5_CONT  " "  -15.695           -8775.638 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.026          -23361.398 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -13.026          -23361.398 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.992             -35.836 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -9.992             -35.836 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.023            -477.508 clk_28_div\[7\]  " "   -9.023            -477.508 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.785             -48.052 clk_28_div\[6\]  " "   -8.785             -48.052 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.360            -105.634 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -8.360            -105.634 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.999             -15.169 accel_i_q\[18\]  " "   -7.999             -15.169 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.865             -99.029 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "   -7.865             -99.029 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.326            -306.378 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.326            -306.378 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.373             -68.366 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.373             -68.366 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.187              -5.187 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -5.187              -5.187 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850             -59.487 clk_28_div\[4\]  " "   -2.850             -59.487 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.384               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.384               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201301152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.086 " "Worst-case hold slack is -1.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.086              -2.293 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.086              -2.293 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939              -5.207 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "   -0.939              -5.207 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418              -0.418 CLK_3M5_CONT  " "   -0.418              -0.418 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.129               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.143               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "    0.281               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.322               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.337               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 clk_28_div\[7\]  " "    0.374               0.000 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "    0.652               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.767               0.000 clk_28_div\[6\]  " "    0.767               0.000 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 clk_28_div\[4\]  " "    0.859               0.000 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 accel_i_q\[18\]  " "    0.975               0.000 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201301381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.093 " "Worst-case recovery slack is -9.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.093            -180.151 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -9.093            -180.151 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.031             -32.589 CLK_3M5_CONT  " "   -9.031             -32.589 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.421              -8.421 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -8.421              -8.421 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.219              -8.219 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "   -8.219              -8.219 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.766             -77.608 clk_28_div\[6\]  " "   -7.766             -77.608 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201301413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "    0.555               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 clk_28_div\[6\]  " "    0.733               0.000 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "    1.027               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 CLK_3M5_CONT  " "    1.095               0.000 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.494               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "    1.494               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201301446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.672 " "Worst-case minimum pulse width slack is -0.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672            -760.445 CLK_3M5_CONT  " "   -0.672            -760.445 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -87.951 clk_28_div\[7\]  " "   -0.538             -87.951 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.632 clk_28_div\[4\]  " "   -0.538             -19.632 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -16.799 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -0.538             -16.799 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -13.187 clk_28_div\[6\]  " "   -0.538             -13.187 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.630 accel_i_q\[18\]  " "   -0.538              -1.630 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.782 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -0.538              -0.782 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.772 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "   -0.538              -0.772 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.477 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "   -0.126              -0.477 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.756               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.756               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.974               0.000 clock_50_i  " "    9.974               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.399               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.399               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.406               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.406               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.276               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.276               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   70.008               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   70.008               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201301453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201301453 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588201301799 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588201301799 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1588201301806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588201302173 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588201311582 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201312355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201312355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201312355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201312355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201312355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201312355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201312355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zxnext\|cpu_mod\|z80n\|mcode\|Mux395~0  from: datad  to: combout " "Cell: zxnext\|cpu_mod\|z80n\|mcode\|Mux395~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201312355 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588201312355 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588201314862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588201315110 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588201315110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.494 " "Worst-case setup slack is -8.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.494           -4754.324 CLK_3M5_CONT  " "   -8.494           -4754.324 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.385          -16165.284 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.385          -16165.284 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.838             -23.962 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.838             -23.962 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.225            -187.690 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.225            -187.690 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.131             -55.741 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.131             -55.741 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.936            -236.263 clk_28_div\[7\]  " "   -4.936            -236.263 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.698             -22.093 clk_28_div\[6\]  " "   -4.698             -22.093 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.694             -56.943 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "   -4.694             -56.943 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.486             -51.979 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -4.486             -51.979 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.309              -8.204 accel_i_q\[18\]  " "   -4.309              -8.204 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.727              -2.727 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -2.727              -2.727 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.261             -21.883 clk_28_div\[4\]  " "   -1.261             -21.883 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.312               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.312               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201315112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.410 " "Worst-case hold slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -1.224 CLK_3M5_CONT  " "   -0.410              -1.224 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407              -1.666 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "   -0.407              -1.666 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.382              -0.382 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.382              -0.382 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -0.262 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -0.262              -0.262 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -0.011              -0.011 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 clk_28_div\[6\]  " "    0.091               0.000 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.097               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 clk_28_div\[7\]  " "    0.101               0.000 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.162               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.173               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.190               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 clk_28_div\[4\]  " "    0.335               0.000 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 accel_i_q\[18\]  " "    0.345               0.000 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201315353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.716 " "Worst-case recovery slack is -4.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.716             -94.059 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -4.716             -94.059 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.592             -15.599 CLK_3M5_CONT  " "   -4.592             -15.599 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.394              -4.394 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -4.394              -4.394 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.219              -4.219 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "   -4.219              -4.219 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.896             -38.943 clk_28_div\[6\]  " "   -3.896             -38.943 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201315380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.007 " "Worst-case removal slack is -0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.040 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -0.007              -0.040 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 clk_28_div\[6\]  " "    0.076               0.000 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "    0.351               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 CLK_3M5_CONT  " "    0.475               0.000 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "    0.618               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201315406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.385 " "Worst-case minimum pulse width slack is -0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.385            -109.219 CLK_3M5_CONT  " "   -0.385            -109.219 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -2.185 clk_28_div\[6\]  " "   -0.177              -2.185 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146              -3.901 clk_28_div\[7\]  " "   -0.146              -3.901 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -1.562 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "   -0.143              -1.562 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "    0.014               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 clk_28_div\[4\]  " "    0.026               0.000 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "    0.149               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 accel_i_q\[18\]  " "    0.154               0.000 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "    0.155               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.124               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 clock_50_i  " "    9.646               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.740               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.740               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.746               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.746               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.601               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.601               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   70.324               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   70.324               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201315414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201315414 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588201315738 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588201315738 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1588201315745 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201316317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201316317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201316317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201316317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201316317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201316317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201316317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zxnext\|cpu_mod\|z80n\|mcode\|Mux395~0  from: datad  to: combout " "Cell: zxnext\|cpu_mod\|z80n\|mcode\|Mux395~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588201316317 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588201316317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588201318940 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588201319176 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588201319176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.490 " "Worst-case setup slack is -7.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.490           -4177.285 CLK_3M5_CONT  " "   -7.490           -4177.285 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.495          -12189.191 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.495          -12189.191 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.304             -18.513 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.304             -18.513 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.574            -209.943 clk_28_div\[7\]  " "   -4.574            -209.943 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.381             -18.829 clk_28_div\[6\]  " "   -4.381             -18.829 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.230             -47.617 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -4.230             -47.617 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.066              -7.759 accel_i_q\[18\]  " "   -4.066              -7.759 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.856            -160.727 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.856            -160.727 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.851             -40.413 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.851             -40.413 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.848             -46.185 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "   -3.848             -46.185 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.466              -2.466 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -2.466              -2.466 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.966             -16.933 clk_28_div\[4\]  " "   -0.966             -16.933 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.605               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.605               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201319178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.614 " "Worst-case hold slack is -0.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614             -36.919 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.614             -36.919 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504              -2.602 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "   -0.504              -2.602 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275              -0.429 CLK_3M5_CONT  " "   -0.275              -0.429 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246              -0.246 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -0.246              -0.246 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -0.233 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.233              -0.233 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -0.339 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.136              -0.339 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.041 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -0.041              -0.041 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 clk_28_div\[6\]  " "    0.038               0.000 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.048               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 clk_28_div\[7\]  " "    0.081               0.000 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.153               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 accel_i_q\[18\]  " "    0.295               0.000 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clk_28_div\[4\]  " "    0.300               0.000 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201319451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.435 " "Worst-case recovery slack is -4.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.435             -88.714 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -4.435             -88.714 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.246             -13.439 CLK_3M5_CONT  " "   -4.246             -13.439 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.050              -4.050 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "   -4.050              -4.050 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.001              -4.001 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "   -4.001              -4.001 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.742             -37.406 clk_28_div\[6\]  " "   -3.742             -37.406 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201319494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.074 " "Worst-case removal slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.632 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "   -0.074              -0.632 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.027 clk_28_div\[6\]  " "   -0.006              -0.027 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "    0.244               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 CLK_3M5_CONT  " "    0.397               0.000 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "    0.453               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201319524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.208 " "Worst-case minimum pulse width slack is -0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208             -40.447 CLK_3M5_CONT  " "   -0.208             -40.447 CLK_3M5_CONT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.722 clk_28_div\[6\]  " "   -0.062              -0.722 clk_28_div\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.551 clk_28_div\[7\]  " "   -0.051              -0.551 clk_28_div\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 clk_28_div\[4\]  " "    0.058               0.000 clk_28_div\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]  " "    0.060               0.000 zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger  " "    0.067               0.000 ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ  " "    0.131               0.000 zxnext:zxnext\|T80Na:cpu_mod\|MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 accel_i_q\[18\]  " "    0.138               0.000 accel_i_q\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s  " "    0.147               0.000 ps2_keyb:ps2_kbd_mod\|data_send_rdy_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.117               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.117               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.634               0.000 clock_50_i  " "    9.634               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.746               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.746               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.746               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.746               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.604               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.604               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   70.325               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   70.325               0.000 clocks_inst\|clocks_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588201319531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588201319531 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588201319955 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588201319955 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588201322765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588201322766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5366 " "Peak virtual memory: 5366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588201322941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 18:02:02 2020 " "Processing ended: Wed Apr 29 18:02:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588201322941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588201322941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588201322941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588201322941 ""}
