// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arg1_r_reload,
        arg1_r_2_reload,
        arg1_r_4_reload,
        arg1_r_6_reload,
        arg1_r_8_reload,
        arg2_r_1_reload,
        arg2_r_3_reload,
        arg2_r_5_reload,
        arg2_r_7_reload,
        arg2_r_9_reload,
        arg1_r_1_reload,
        arg1_r_3_reload,
        arg1_r_5_reload,
        arg1_r_7_reload,
        arg1_r_9_reload,
        arg2_r_reload,
        arg2_r_2_reload,
        arg2_r_4_reload,
        arg2_r_6_reload,
        arg2_r_8_reload,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        add7141_out,
        add7141_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] arg1_r_reload;
input  [31:0] arg1_r_2_reload;
input  [31:0] arg1_r_4_reload;
input  [31:0] arg1_r_6_reload;
input  [31:0] arg1_r_8_reload;
input  [31:0] arg2_r_1_reload;
input  [31:0] arg2_r_3_reload;
input  [31:0] arg2_r_5_reload;
input  [31:0] arg2_r_7_reload;
input  [31:0] arg2_r_9_reload;
input  [31:0] arg1_r_1_reload;
input  [31:0] arg1_r_3_reload;
input  [31:0] arg1_r_5_reload;
input  [31:0] arg1_r_7_reload;
input  [31:0] arg1_r_9_reload;
input  [31:0] arg2_r_reload;
input  [31:0] arg2_r_2_reload;
input  [31:0] arg2_r_4_reload;
input  [31:0] arg2_r_6_reload;
input  [31:0] arg2_r_8_reload;
output  [63:0] p_out;
output   p_out_ap_vld;
output  [63:0] p_out1;
output   p_out1_ap_vld;
output  [63:0] p_out2;
output   p_out2_ap_vld;
output  [63:0] p_out3;
output   p_out3_ap_vld;
output  [63:0] p_out4;
output   p_out4_ap_vld;
output  [63:0] p_out5;
output   p_out5_ap_vld;
output  [63:0] p_out6;
output   p_out6_ap_vld;
output  [63:0] p_out7;
output   p_out7_ap_vld;
output  [63:0] p_out8;
output   p_out8_ap_vld;
output  [63:0] add7141_out;
output   add7141_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;
reg add7141_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln35_fu_585_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] tmp_fu_603_p11;
reg   [31:0] tmp_reg_1674;
wire    ap_block_pp0_stage0_11001;
wire  signed [31:0] tmp_1_fu_633_p12;
reg  signed [31:0] tmp_1_reg_1679;
wire   [31:0] tmp_2_fu_660_p11;
reg   [31:0] tmp_2_reg_1684;
wire   [31:0] tmp_3_fu_696_p11;
reg   [31:0] tmp_3_reg_1689;
wire   [31:0] select_ln49_fu_782_p3;
reg   [31:0] select_ln49_reg_1694;
wire   [31:0] select_ln49_1_fu_790_p3;
reg   [31:0] select_ln49_1_reg_1699;
wire   [31:0] select_ln49_2_fu_845_p3;
reg   [31:0] select_ln49_2_reg_1704;
wire   [31:0] select_ln49_3_fu_911_p3;
reg   [31:0] select_ln49_3_reg_1709;
wire   [31:0] select_ln49_4_fu_919_p3;
reg   [31:0] select_ln49_4_reg_1714;
wire   [31:0] select_ln49_5_fu_970_p3;
reg   [31:0] select_ln49_5_reg_1719;
wire   [31:0] select_ln49_6_fu_1050_p3;
reg   [31:0] select_ln49_6_reg_1724;
wire   [31:0] select_ln49_7_fu_1058_p3;
reg   [31:0] select_ln49_7_reg_1729;
wire   [31:0] select_ln49_8_fu_1127_p3;
reg   [31:0] select_ln49_8_reg_1734;
wire   [31:0] select_ln49_9_fu_1187_p3;
reg   [31:0] select_ln49_9_reg_1739;
wire   [31:0] select_ln49_10_fu_1195_p3;
reg   [31:0] select_ln49_10_reg_1744;
wire   [31:0] select_ln49_11_fu_1240_p3;
reg   [31:0] select_ln49_11_reg_1749;
wire   [31:0] mul_ln51_28_fu_522_p2;
reg   [31:0] mul_ln51_28_reg_1754;
reg   [63:0] add7141_fu_148;
wire   [63:0] add_ln55_1_fu_1324_p2;
wire    ap_block_pp0_stage0;
wire    ap_loop_init;
reg   [63:0] empty_fu_152;
wire   [63:0] add_ln51_1_fu_1344_p2;
reg   [63:0] empty_22_fu_156;
wire   [63:0] add_ln51_3_fu_1361_p2;
reg   [63:0] empty_23_fu_160;
wire   [63:0] add_ln51_5_fu_1381_p2;
reg   [63:0] empty_24_fu_164;
wire   [63:0] add_ln51_7_fu_1398_p2;
reg   [63:0] empty_25_fu_168;
wire   [63:0] add_ln51_9_fu_1418_p2;
reg   [63:0] empty_26_fu_172;
wire   [63:0] add_ln51_11_fu_1435_p2;
reg   [63:0] empty_27_fu_176;
wire   [63:0] add_ln51_13_fu_1455_p2;
reg   [63:0] empty_28_fu_180;
wire   [63:0] add_ln51_15_fu_1472_p2;
reg   [63:0] empty_29_fu_184;
wire   [63:0] add_ln51_17_fu_1488_p2;
reg   [3:0] i1_fu_188;
wire   [3:0] add_ln49_fu_720_p2;
reg   [3:0] ap_sig_allocacmp_i1_1;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] mul_ln55_fu_382_p0;
wire   [31:0] mul_ln55_fu_382_p1;
wire   [63:0] zext_ln55_fu_1283_p1;
wire   [31:0] mul_ln55_1_fu_386_p0;
wire   [63:0] zext_ln55_3_fu_1313_p1;
wire   [31:0] mul_ln55_1_fu_386_p1;
wire   [63:0] zext_ln55_2_fu_1300_p1;
wire   [31:0] mul_ln55_2_fu_390_p0;
wire   [31:0] mul_ln55_2_fu_390_p1;
wire   [31:0] mul_ln51_2_fu_394_p0;
wire   [31:0] mul_ln51_2_fu_394_p1;
wire   [31:0] mul_ln51_3_fu_398_p0;
wire   [31:0] mul_ln51_3_fu_398_p1;
wire   [31:0] mul_ln51_5_fu_402_p0;
wire   [63:0] zext_ln51_2_fu_1350_p1;
wire   [31:0] mul_ln51_5_fu_402_p1;
wire   [31:0] mul_ln51_6_fu_406_p0;
wire   [31:0] mul_ln51_6_fu_406_p1;
wire   [31:0] mul_ln51_9_fu_410_p0;
wire   [31:0] mul_ln51_9_fu_410_p1;
wire   [31:0] mul_ln51_10_fu_414_p0;
wire   [31:0] mul_ln51_10_fu_414_p1;
wire   [31:0] mul_ln51_12_fu_418_p0;
wire   [63:0] zext_ln51_5_fu_1387_p1;
wire   [31:0] mul_ln51_12_fu_418_p1;
wire   [31:0] mul_ln51_13_fu_422_p0;
wire   [31:0] mul_ln51_13_fu_422_p1;
wire   [31:0] mul_ln51_16_fu_426_p0;
wire   [31:0] mul_ln51_16_fu_426_p1;
wire   [31:0] mul_ln51_17_fu_430_p0;
wire   [31:0] mul_ln51_17_fu_430_p1;
wire   [31:0] mul_ln51_19_fu_434_p0;
wire   [63:0] zext_ln51_8_fu_1424_p1;
wire   [31:0] mul_ln51_19_fu_434_p1;
wire   [31:0] mul_ln51_20_fu_438_p0;
wire   [31:0] mul_ln51_20_fu_438_p1;
wire   [31:0] mul_ln51_23_fu_442_p0;
wire   [31:0] mul_ln51_23_fu_442_p1;
wire   [31:0] mul_ln51_24_fu_446_p0;
wire   [31:0] mul_ln51_24_fu_446_p1;
wire   [31:0] mul_ln51_26_fu_450_p0;
wire   [63:0] zext_ln51_11_fu_1461_p1;
wire   [31:0] mul_ln51_26_fu_450_p1;
wire   [31:0] mul_ln51_27_fu_454_p0;
wire   [31:0] mul_ln51_27_fu_454_p1;
wire   [31:0] mul_ln51_29_fu_458_p0;
wire   [31:0] mul_ln51_29_fu_458_p1;
wire  signed [31:0] select_ln51_fu_738_p3;
wire   [6:0] mul_ln51_fu_462_p1;
wire   [5:0] mul_ln51_1_fu_467_p1;
wire  signed [31:0] mul_ln51_4_fu_472_p0;
wire   [5:0] mul_ln51_4_fu_472_p1;
wire  signed [31:0] select_ln51_2_fu_871_p3;
wire   [6:0] mul_ln51_7_fu_477_p1;
wire   [5:0] mul_ln51_8_fu_482_p1;
wire  signed [31:0] mul_ln51_11_fu_487_p0;
wire   [5:0] mul_ln51_11_fu_487_p1;
wire  signed [31:0] tmp_7_fu_996_p12;
wire   [6:0] mul_ln51_14_fu_492_p1;
wire   [5:0] mul_ln51_15_fu_497_p1;
wire  signed [31:0] tmp_6_fu_1084_p11;
wire   [5:0] mul_ln51_18_fu_502_p1;
wire  signed [31:0] tmp_11_fu_1153_p12;
wire   [6:0] mul_ln51_21_fu_507_p1;
wire   [5:0] mul_ln51_22_fu_512_p1;
wire  signed [31:0] tmp_12_fu_1215_p11;
wire   [5:0] mul_ln51_25_fu_517_p1;
wire   [6:0] mul_ln51_28_fu_522_p1;
wire   [3:0] tmp_1_fu_633_p11;
wire   [3:0] or_ln55_fu_684_p2;
wire   [3:0] tmp_3_fu_696_p10;
wire   [0:0] icmp_ln51_fu_732_p2;
wire   [2:0] trunc_ln35_1_fu_599_p1;
wire   [2:0] tmp_5_fu_754_p9;
wire   [31:0] tmp_5_fu_754_p10;
wire   [0:0] icmp_ln49_fu_726_p2;
wire   [31:0] mul_ln51_fu_462_p2;
wire   [31:0] shl_ln55_fu_776_p2;
wire   [31:0] mul_ln51_1_fu_467_p2;
wire   [3:0] add_ln49_1_fu_798_p2;
wire   [2:0] tmp_8_fu_825_p8;
wire   [0:0] icmp_ln49_1_fu_804_p2;
wire   [31:0] mul_ln51_4_fu_472_p2;
wire   [31:0] tmp_8_fu_825_p9;
wire   [3:0] add_ln49_2_fu_853_p2;
wire   [0:0] icmp_ln51_1_fu_865_p2;
wire   [2:0] tmp_s_fu_887_p7;
wire   [31:0] tmp_s_fu_887_p8;
wire   [0:0] icmp_ln49_2_fu_859_p2;
wire   [31:0] mul_ln51_7_fu_477_p2;
wire   [31:0] shl_ln55_1_fu_905_p2;
wire   [31:0] mul_ln51_8_fu_482_p2;
wire   [3:0] add_ln49_3_fu_927_p2;
wire   [2:0] tmp_4_fu_954_p6;
wire   [0:0] icmp_ln49_3_fu_933_p2;
wire   [31:0] mul_ln51_11_fu_487_p2;
wire   [31:0] tmp_4_fu_954_p7;
wire   [3:0] add_ln49_4_fu_978_p2;
wire   [3:0] tmp_7_fu_996_p11;
wire   [1:0] trunc_ln35_fu_595_p1;
wire   [1:0] tmp_9_fu_1030_p5;
wire   [31:0] tmp_9_fu_1030_p6;
wire   [0:0] icmp_ln49_4_fu_984_p2;
wire   [31:0] mul_ln51_14_fu_492_p2;
wire   [31:0] shl_ln55_2_fu_1044_p2;
wire   [31:0] mul_ln51_15_fu_497_p2;
wire   [4:0] zext_ln35_fu_591_p1;
wire   [4:0] add_ln49_5_fu_1066_p2;
wire   [3:0] tmp_6_fu_1084_p10;
wire   [1:0] tmp_10_fu_1115_p4;
wire   [0:0] icmp_ln49_5_fu_1072_p2;
wire   [31:0] mul_ln51_18_fu_502_p2;
wire   [31:0] tmp_10_fu_1115_p5;
wire   [4:0] add_ln49_6_fu_1135_p2;
wire   [3:0] tmp_11_fu_1153_p11;
wire   [0:0] icmp_ln49_6_fu_1141_p2;
wire   [31:0] mul_ln51_21_fu_507_p2;
wire   [31:0] shl_ln55_3_fu_1181_p2;
wire   [31:0] mul_ln51_22_fu_512_p2;
wire   [3:0] tmp_12_fu_1215_p10;
wire   [0:0] icmp_ln49_7_fu_1203_p2;
wire   [31:0] mul_ln51_25_fu_517_p2;
wire   [63:0] mul_ln55_1_fu_386_p2;
wire   [63:0] mul_ln55_fu_382_p2;
wire   [63:0] add_ln55_fu_1318_p2;
wire   [63:0] mul_ln51_3_fu_398_p2;
wire   [63:0] mul_ln55_2_fu_390_p2;
wire   [63:0] add_ln51_fu_1338_p2;
wire   [63:0] mul_ln51_6_fu_406_p2;
wire   [63:0] mul_ln51_2_fu_394_p2;
wire   [63:0] add_ln51_2_fu_1355_p2;
wire   [63:0] mul_ln51_10_fu_414_p2;
wire   [63:0] mul_ln51_5_fu_402_p2;
wire   [63:0] add_ln51_4_fu_1375_p2;
wire   [63:0] mul_ln51_13_fu_422_p2;
wire   [63:0] mul_ln51_9_fu_410_p2;
wire   [63:0] add_ln51_6_fu_1392_p2;
wire   [63:0] mul_ln51_17_fu_430_p2;
wire   [63:0] mul_ln51_12_fu_418_p2;
wire   [63:0] add_ln51_8_fu_1412_p2;
wire   [63:0] mul_ln51_20_fu_438_p2;
wire   [63:0] mul_ln51_16_fu_426_p2;
wire   [63:0] add_ln51_10_fu_1429_p2;
wire   [63:0] mul_ln51_24_fu_446_p2;
wire   [63:0] mul_ln51_19_fu_434_p2;
wire   [63:0] add_ln51_12_fu_1449_p2;
wire   [63:0] mul_ln51_27_fu_454_p2;
wire   [63:0] mul_ln51_23_fu_442_p2;
wire   [63:0] add_ln51_14_fu_1466_p2;
wire   [63:0] mul_ln51_26_fu_450_p2;
wire   [63:0] mul_ln51_29_fu_458_p2;
wire   [63:0] add_ln51_16_fu_1482_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [63:0] mul_ln51_10_fu_414_p00;
wire   [63:0] mul_ln51_16_fu_426_p00;
wire   [63:0] mul_ln51_17_fu_430_p00;
wire   [63:0] mul_ln51_23_fu_442_p00;
wire   [63:0] mul_ln51_24_fu_446_p00;
wire   [63:0] mul_ln51_29_fu_458_p10;
wire   [63:0] mul_ln51_2_fu_394_p00;
wire   [63:0] mul_ln51_3_fu_398_p00;
wire   [63:0] mul_ln51_9_fu_410_p00;
wire   [63:0] mul_ln55_fu_382_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U25(
    .din0(mul_ln55_fu_382_p0),
    .din1(mul_ln55_fu_382_p1),
    .dout(mul_ln55_fu_382_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U26(
    .din0(mul_ln55_1_fu_386_p0),
    .din1(mul_ln55_1_fu_386_p1),
    .dout(mul_ln55_1_fu_386_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U27(
    .din0(mul_ln55_2_fu_390_p0),
    .din1(mul_ln55_2_fu_390_p1),
    .dout(mul_ln55_2_fu_390_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U28(
    .din0(mul_ln51_2_fu_394_p0),
    .din1(mul_ln51_2_fu_394_p1),
    .dout(mul_ln51_2_fu_394_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U29(
    .din0(mul_ln51_3_fu_398_p0),
    .din1(mul_ln51_3_fu_398_p1),
    .dout(mul_ln51_3_fu_398_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U30(
    .din0(mul_ln51_5_fu_402_p0),
    .din1(mul_ln51_5_fu_402_p1),
    .dout(mul_ln51_5_fu_402_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U31(
    .din0(mul_ln51_6_fu_406_p0),
    .din1(mul_ln51_6_fu_406_p1),
    .dout(mul_ln51_6_fu_406_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U32(
    .din0(mul_ln51_9_fu_410_p0),
    .din1(mul_ln51_9_fu_410_p1),
    .dout(mul_ln51_9_fu_410_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U33(
    .din0(mul_ln51_10_fu_414_p0),
    .din1(mul_ln51_10_fu_414_p1),
    .dout(mul_ln51_10_fu_414_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U34(
    .din0(mul_ln51_12_fu_418_p0),
    .din1(mul_ln51_12_fu_418_p1),
    .dout(mul_ln51_12_fu_418_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U35(
    .din0(mul_ln51_13_fu_422_p0),
    .din1(mul_ln51_13_fu_422_p1),
    .dout(mul_ln51_13_fu_422_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U36(
    .din0(mul_ln51_16_fu_426_p0),
    .din1(mul_ln51_16_fu_426_p1),
    .dout(mul_ln51_16_fu_426_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U37(
    .din0(mul_ln51_17_fu_430_p0),
    .din1(mul_ln51_17_fu_430_p1),
    .dout(mul_ln51_17_fu_430_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U38(
    .din0(mul_ln51_19_fu_434_p0),
    .din1(mul_ln51_19_fu_434_p1),
    .dout(mul_ln51_19_fu_434_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U39(
    .din0(mul_ln51_20_fu_438_p0),
    .din1(mul_ln51_20_fu_438_p1),
    .dout(mul_ln51_20_fu_438_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U40(
    .din0(mul_ln51_23_fu_442_p0),
    .din1(mul_ln51_23_fu_442_p1),
    .dout(mul_ln51_23_fu_442_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U41(
    .din0(mul_ln51_24_fu_446_p0),
    .din1(mul_ln51_24_fu_446_p1),
    .dout(mul_ln51_24_fu_446_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U42(
    .din0(mul_ln51_26_fu_450_p0),
    .din1(mul_ln51_26_fu_450_p1),
    .dout(mul_ln51_26_fu_450_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U43(
    .din0(mul_ln51_27_fu_454_p0),
    .din1(mul_ln51_27_fu_454_p1),
    .dout(mul_ln51_27_fu_454_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U44(
    .din0(mul_ln51_29_fu_458_p0),
    .din1(mul_ln51_29_fu_458_p1),
    .dout(mul_ln51_29_fu_458_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U45(
    .din0(select_ln51_fu_738_p3),
    .din1(mul_ln51_fu_462_p1),
    .dout(mul_ln51_fu_462_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U46(
    .din0(select_ln51_fu_738_p3),
    .din1(mul_ln51_1_fu_467_p1),
    .dout(mul_ln51_1_fu_467_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U47(
    .din0(mul_ln51_4_fu_472_p0),
    .din1(mul_ln51_4_fu_472_p1),
    .dout(mul_ln51_4_fu_472_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U48(
    .din0(select_ln51_2_fu_871_p3),
    .din1(mul_ln51_7_fu_477_p1),
    .dout(mul_ln51_7_fu_477_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U49(
    .din0(select_ln51_2_fu_871_p3),
    .din1(mul_ln51_8_fu_482_p1),
    .dout(mul_ln51_8_fu_482_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U50(
    .din0(mul_ln51_11_fu_487_p0),
    .din1(mul_ln51_11_fu_487_p1),
    .dout(mul_ln51_11_fu_487_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U51(
    .din0(tmp_7_fu_996_p12),
    .din1(mul_ln51_14_fu_492_p1),
    .dout(mul_ln51_14_fu_492_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U52(
    .din0(tmp_7_fu_996_p12),
    .din1(mul_ln51_15_fu_497_p1),
    .dout(mul_ln51_15_fu_497_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U53(
    .din0(tmp_6_fu_1084_p11),
    .din1(mul_ln51_18_fu_502_p1),
    .dout(mul_ln51_18_fu_502_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U54(
    .din0(tmp_11_fu_1153_p12),
    .din1(mul_ln51_21_fu_507_p1),
    .dout(mul_ln51_21_fu_507_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U55(
    .din0(tmp_11_fu_1153_p12),
    .din1(mul_ln51_22_fu_512_p1),
    .dout(mul_ln51_22_fu_512_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U56(
    .din0(tmp_12_fu_1215_p11),
    .din1(mul_ln51_25_fu_517_p1),
    .dout(mul_ln51_25_fu_517_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U57(
    .din0(tmp_1_fu_633_p12),
    .din1(mul_ln51_28_fu_522_p1),
    .dout(mul_ln51_28_fu_522_p2)
);

fiat_25519_carry_mul_mux_9_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_9_4_32_1_1_U58(
    .din0(arg1_r_reload),
    .din1(32'd0),
    .din2(arg1_r_2_reload),
    .din3(32'd0),
    .din4(arg1_r_4_reload),
    .din5(32'd0),
    .din6(arg1_r_6_reload),
    .din7(32'd0),
    .din8(arg1_r_8_reload),
    .din9(ap_sig_allocacmp_i1_1),
    .dout(tmp_fu_603_p11)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U59(
    .din0(32'd0),
    .din1(arg2_r_1_reload),
    .din2(32'd0),
    .din3(arg2_r_3_reload),
    .din4(32'd0),
    .din5(arg2_r_5_reload),
    .din6(32'd0),
    .din7(arg2_r_7_reload),
    .din8(32'd0),
    .din9(arg2_r_9_reload),
    .din10(tmp_1_fu_633_p11),
    .dout(tmp_1_fu_633_p12)
);

fiat_25519_carry_mul_mux_9_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_9_4_32_1_1_U60(
    .din0(arg1_r_1_reload),
    .din1(32'd0),
    .din2(arg1_r_3_reload),
    .din3(32'd0),
    .din4(arg1_r_5_reload),
    .din5(32'd0),
    .din6(arg1_r_7_reload),
    .din7(32'd0),
    .din8(arg1_r_9_reload),
    .din9(ap_sig_allocacmp_i1_1),
    .dout(tmp_2_fu_660_p11)
);

fiat_25519_carry_mul_mux_9_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_9_4_32_1_1_U61(
    .din0(arg2_r_reload),
    .din1(32'd0),
    .din2(arg2_r_2_reload),
    .din3(32'd0),
    .din4(arg2_r_4_reload),
    .din5(32'd0),
    .din6(arg2_r_6_reload),
    .din7(32'd0),
    .din8(arg2_r_8_reload),
    .din9(tmp_3_fu_696_p10),
    .dout(tmp_3_fu_696_p11)
);

fiat_25519_carry_mul_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U62(
    .din0(32'd0),
    .din1(arg2_r_1_reload),
    .din2(32'd0),
    .din3(arg2_r_3_reload),
    .din4(32'd0),
    .din5(arg2_r_5_reload),
    .din6(32'd0),
    .din7(arg2_r_7_reload),
    .din8(tmp_5_fu_754_p9),
    .dout(tmp_5_fu_754_p10)
);

fiat_25519_carry_mul_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U63(
    .din0(arg2_r_reload),
    .din1(32'd0),
    .din2(arg2_r_2_reload),
    .din3(32'd0),
    .din4(arg2_r_4_reload),
    .din5(32'd0),
    .din6(arg2_r_6_reload),
    .din7(tmp_8_fu_825_p8),
    .dout(tmp_8_fu_825_p9)
);

fiat_25519_carry_mul_mux_6_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_6_3_32_1_1_U64(
    .din0(32'd0),
    .din1(arg2_r_1_reload),
    .din2(32'd0),
    .din3(arg2_r_3_reload),
    .din4(32'd0),
    .din5(arg2_r_5_reload),
    .din6(tmp_s_fu_887_p7),
    .dout(tmp_s_fu_887_p8)
);

fiat_25519_carry_mul_mux_5_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_5_3_32_1_1_U65(
    .din0(arg2_r_reload),
    .din1(32'd0),
    .din2(arg2_r_2_reload),
    .din3(32'd0),
    .din4(arg2_r_4_reload),
    .din5(tmp_4_fu_954_p6),
    .dout(tmp_4_fu_954_p7)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U66(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(arg2_r_5_reload),
    .din6(32'd0),
    .din7(arg2_r_7_reload),
    .din8(32'd0),
    .din9(arg2_r_9_reload),
    .din10(tmp_7_fu_996_p11),
    .dout(tmp_7_fu_996_p12)
);

fiat_25519_carry_mul_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U67(
    .din0(32'd0),
    .din1(arg2_r_1_reload),
    .din2(32'd0),
    .din3(arg2_r_3_reload),
    .din4(tmp_9_fu_1030_p5),
    .dout(tmp_9_fu_1030_p6)
);

fiat_25519_carry_mul_mux_9_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_9_4_32_1_1_U68(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg2_r_4_reload),
    .din5(32'd0),
    .din6(arg2_r_6_reload),
    .din7(32'd0),
    .din8(arg2_r_8_reload),
    .din9(tmp_6_fu_1084_p10),
    .dout(tmp_6_fu_1084_p11)
);

fiat_25519_carry_mul_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U69(
    .din0(arg2_r_reload),
    .din1(32'd0),
    .din2(arg2_r_2_reload),
    .din3(tmp_10_fu_1115_p4),
    .dout(tmp_10_fu_1115_p5)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U70(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(arg2_r_3_reload),
    .din4(32'd0),
    .din5(arg2_r_5_reload),
    .din6(32'd0),
    .din7(arg2_r_7_reload),
    .din8(32'd0),
    .din9(arg2_r_9_reload),
    .din10(tmp_11_fu_1153_p11),
    .dout(tmp_11_fu_1153_p12)
);

fiat_25519_carry_mul_mux_9_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_9_4_32_1_1_U71(
    .din0(32'd0),
    .din1(32'd0),
    .din2(arg2_r_2_reload),
    .din3(32'd0),
    .din4(arg2_r_4_reload),
    .din5(32'd0),
    .din6(arg2_r_6_reload),
    .din7(32'd0),
    .din8(arg2_r_8_reload),
    .din9(tmp_12_fu_1215_p10),
    .dout(tmp_12_fu_1215_p11)
);

fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add7141_fu_148 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            add7141_fu_148 <= add_ln55_1_fu_1324_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_22_fu_156 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_22_fu_156 <= add_ln51_3_fu_1361_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_23_fu_160 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_23_fu_160 <= add_ln51_5_fu_1381_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_24_fu_164 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_24_fu_164 <= add_ln51_7_fu_1398_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_25_fu_168 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_25_fu_168 <= add_ln51_9_fu_1418_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_26_fu_172 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_26_fu_172 <= add_ln51_11_fu_1435_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_27_fu_176 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_27_fu_176 <= add_ln51_13_fu_1455_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_28_fu_180 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_28_fu_180 <= add_ln51_15_fu_1472_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_29_fu_184 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_29_fu_184 <= add_ln51_17_fu_1488_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_fu_152 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_fu_152 <= add_ln51_1_fu_1344_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln35_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i1_fu_188 <= add_ln49_fu_720_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i1_fu_188 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_fu_585_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln51_28_reg_1754 <= mul_ln51_28_fu_522_p2;
        select_ln49_10_reg_1744 <= select_ln49_10_fu_1195_p3;
        select_ln49_11_reg_1749 <= select_ln49_11_fu_1240_p3;
        select_ln49_1_reg_1699 <= select_ln49_1_fu_790_p3;
        select_ln49_2_reg_1704 <= select_ln49_2_fu_845_p3;
        select_ln49_3_reg_1709 <= select_ln49_3_fu_911_p3;
        select_ln49_4_reg_1714 <= select_ln49_4_fu_919_p3;
        select_ln49_5_reg_1719 <= select_ln49_5_fu_970_p3;
        select_ln49_6_reg_1724 <= select_ln49_6_fu_1050_p3;
        select_ln49_7_reg_1729 <= select_ln49_7_fu_1058_p3;
        select_ln49_8_reg_1734 <= select_ln49_8_fu_1127_p3;
        select_ln49_9_reg_1739 <= select_ln49_9_fu_1187_p3;
        select_ln49_reg_1694 <= select_ln49_fu_782_p3;
        tmp_1_reg_1679 <= tmp_1_fu_633_p12;
        tmp_2_reg_1684 <= tmp_2_fu_660_p11;
        tmp_3_reg_1689 <= tmp_3_fu_696_p11;
        tmp_reg_1674 <= tmp_fu_603_p11;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add7141_out_ap_vld = 1'b1;
    end else begin
        add7141_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i1_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_i1_1 = i1_fu_188;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_585_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add7141_out = add7141_fu_148;

assign add_ln49_1_fu_798_p2 = (ap_sig_allocacmp_i1_1 + 4'd3);

assign add_ln49_2_fu_853_p2 = (ap_sig_allocacmp_i1_1 + 4'd4);

assign add_ln49_3_fu_927_p2 = (ap_sig_allocacmp_i1_1 + 4'd5);

assign add_ln49_4_fu_978_p2 = (ap_sig_allocacmp_i1_1 + 4'd6);

assign add_ln49_5_fu_1066_p2 = (zext_ln35_fu_591_p1 + 5'd7);

assign add_ln49_6_fu_1135_p2 = (zext_ln35_fu_591_p1 + 5'd8);

assign add_ln49_fu_720_p2 = (ap_sig_allocacmp_i1_1 + 4'd2);

assign add_ln51_10_fu_1429_p2 = (mul_ln51_20_fu_438_p2 + mul_ln51_16_fu_426_p2);

assign add_ln51_11_fu_1435_p2 = (empty_26_fu_172 + add_ln51_10_fu_1429_p2);

assign add_ln51_12_fu_1449_p2 = (mul_ln51_24_fu_446_p2 + mul_ln51_19_fu_434_p2);

assign add_ln51_13_fu_1455_p2 = (empty_27_fu_176 + add_ln51_12_fu_1449_p2);

assign add_ln51_14_fu_1466_p2 = (mul_ln51_27_fu_454_p2 + mul_ln51_23_fu_442_p2);

assign add_ln51_15_fu_1472_p2 = (empty_28_fu_180 + add_ln51_14_fu_1466_p2);

assign add_ln51_16_fu_1482_p2 = (mul_ln51_26_fu_450_p2 + mul_ln51_29_fu_458_p2);

assign add_ln51_17_fu_1488_p2 = (empty_29_fu_184 + add_ln51_16_fu_1482_p2);

assign add_ln51_1_fu_1344_p2 = (empty_fu_152 + add_ln51_fu_1338_p2);

assign add_ln51_2_fu_1355_p2 = (mul_ln51_6_fu_406_p2 + mul_ln51_2_fu_394_p2);

assign add_ln51_3_fu_1361_p2 = (empty_22_fu_156 + add_ln51_2_fu_1355_p2);

assign add_ln51_4_fu_1375_p2 = (mul_ln51_10_fu_414_p2 + mul_ln51_5_fu_402_p2);

assign add_ln51_5_fu_1381_p2 = (empty_23_fu_160 + add_ln51_4_fu_1375_p2);

assign add_ln51_6_fu_1392_p2 = (mul_ln51_13_fu_422_p2 + mul_ln51_9_fu_410_p2);

assign add_ln51_7_fu_1398_p2 = (empty_24_fu_164 + add_ln51_6_fu_1392_p2);

assign add_ln51_8_fu_1412_p2 = (mul_ln51_17_fu_430_p2 + mul_ln51_12_fu_418_p2);

assign add_ln51_9_fu_1418_p2 = (empty_25_fu_168 + add_ln51_8_fu_1412_p2);

assign add_ln51_fu_1338_p2 = (mul_ln51_3_fu_398_p2 + mul_ln55_2_fu_390_p2);

assign add_ln55_1_fu_1324_p2 = (add7141_fu_148 + add_ln55_fu_1318_p2);

assign add_ln55_fu_1318_p2 = (mul_ln55_1_fu_386_p2 + mul_ln55_fu_382_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln35_fu_585_p2 = ((ap_sig_allocacmp_i1_1 < 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_804_p2 = ((add_ln49_1_fu_798_p2 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_2_fu_859_p2 = ((add_ln49_2_fu_853_p2 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_3_fu_933_p2 = ((add_ln49_3_fu_927_p2 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_4_fu_984_p2 = ((add_ln49_4_fu_978_p2 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_5_fu_1072_p2 = ((add_ln49_5_fu_1066_p2 > 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_6_fu_1141_p2 = ((add_ln49_6_fu_1135_p2 > 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_7_fu_1203_p2 = ((ap_sig_allocacmp_i1_1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_726_p2 = ((add_ln49_fu_720_p2 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln51_1_fu_865_p2 = ((ap_sig_allocacmp_i1_1 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_732_p2 = ((ap_sig_allocacmp_i1_1 == 4'd8) ? 1'b1 : 1'b0);

assign mul_ln51_10_fu_414_p0 = mul_ln51_10_fu_414_p00;

assign mul_ln51_10_fu_414_p00 = select_ln49_3_reg_1709;

assign mul_ln51_10_fu_414_p1 = zext_ln55_2_fu_1300_p1;

assign mul_ln51_11_fu_487_p0 = ((icmp_ln51_1_fu_865_p2[0:0] == 1'b1) ? arg2_r_8_reload : arg2_r_6_reload);

assign mul_ln51_11_fu_487_p1 = 32'd19;

assign mul_ln51_12_fu_418_p0 = zext_ln51_5_fu_1387_p1;

assign mul_ln51_12_fu_418_p1 = zext_ln55_fu_1283_p1;

assign mul_ln51_13_fu_422_p0 = zext_ln51_5_fu_1387_p1;

assign mul_ln51_13_fu_422_p1 = zext_ln55_2_fu_1300_p1;

assign mul_ln51_14_fu_492_p1 = 32'd38;

assign mul_ln51_15_fu_497_p1 = 32'd19;

assign mul_ln51_16_fu_426_p0 = mul_ln51_16_fu_426_p00;

assign mul_ln51_16_fu_426_p00 = select_ln49_7_reg_1729;

assign mul_ln51_16_fu_426_p1 = zext_ln55_fu_1283_p1;

assign mul_ln51_17_fu_430_p0 = mul_ln51_17_fu_430_p00;

assign mul_ln51_17_fu_430_p00 = select_ln49_6_reg_1724;

assign mul_ln51_17_fu_430_p1 = zext_ln55_2_fu_1300_p1;

assign mul_ln51_18_fu_502_p1 = 32'd19;

assign mul_ln51_19_fu_434_p0 = zext_ln51_8_fu_1424_p1;

assign mul_ln51_19_fu_434_p1 = zext_ln55_fu_1283_p1;

assign mul_ln51_1_fu_467_p1 = 32'd19;

assign mul_ln51_20_fu_438_p0 = zext_ln51_8_fu_1424_p1;

assign mul_ln51_20_fu_438_p1 = zext_ln55_2_fu_1300_p1;

assign mul_ln51_21_fu_507_p1 = 32'd38;

assign mul_ln51_22_fu_512_p1 = 32'd19;

assign mul_ln51_23_fu_442_p0 = mul_ln51_23_fu_442_p00;

assign mul_ln51_23_fu_442_p00 = select_ln49_10_reg_1744;

assign mul_ln51_23_fu_442_p1 = zext_ln55_fu_1283_p1;

assign mul_ln51_24_fu_446_p0 = mul_ln51_24_fu_446_p00;

assign mul_ln51_24_fu_446_p00 = select_ln49_9_reg_1739;

assign mul_ln51_24_fu_446_p1 = zext_ln55_2_fu_1300_p1;

assign mul_ln51_25_fu_517_p1 = 32'd19;

assign mul_ln51_26_fu_450_p0 = zext_ln51_11_fu_1461_p1;

assign mul_ln51_26_fu_450_p1 = zext_ln55_fu_1283_p1;

assign mul_ln51_27_fu_454_p0 = zext_ln51_11_fu_1461_p1;

assign mul_ln51_27_fu_454_p1 = zext_ln55_2_fu_1300_p1;

assign mul_ln51_28_fu_522_p1 = 32'd38;

assign mul_ln51_29_fu_458_p0 = zext_ln55_2_fu_1300_p1;

assign mul_ln51_29_fu_458_p1 = mul_ln51_29_fu_458_p10;

assign mul_ln51_29_fu_458_p10 = mul_ln51_28_reg_1754;

assign mul_ln51_2_fu_394_p0 = mul_ln51_2_fu_394_p00;

assign mul_ln51_2_fu_394_p00 = select_ln49_1_reg_1699;

assign mul_ln51_2_fu_394_p1 = zext_ln55_fu_1283_p1;

assign mul_ln51_3_fu_398_p0 = mul_ln51_3_fu_398_p00;

assign mul_ln51_3_fu_398_p00 = select_ln49_reg_1694;

assign mul_ln51_3_fu_398_p1 = zext_ln55_2_fu_1300_p1;

assign mul_ln51_4_fu_472_p0 = ((icmp_ln51_fu_732_p2[0:0] == 1'b1) ? arg2_r_8_reload : arg2_r_reload);

assign mul_ln51_4_fu_472_p1 = 32'd19;

assign mul_ln51_5_fu_402_p0 = zext_ln51_2_fu_1350_p1;

assign mul_ln51_5_fu_402_p1 = zext_ln55_fu_1283_p1;

assign mul_ln51_6_fu_406_p0 = zext_ln51_2_fu_1350_p1;

assign mul_ln51_6_fu_406_p1 = zext_ln55_2_fu_1300_p1;

assign mul_ln51_7_fu_477_p1 = 32'd38;

assign mul_ln51_8_fu_482_p1 = 32'd19;

assign mul_ln51_9_fu_410_p0 = mul_ln51_9_fu_410_p00;

assign mul_ln51_9_fu_410_p00 = select_ln49_4_reg_1714;

assign mul_ln51_9_fu_410_p1 = zext_ln55_fu_1283_p1;

assign mul_ln51_fu_462_p1 = 32'd38;

assign mul_ln55_1_fu_386_p0 = zext_ln55_3_fu_1313_p1;

assign mul_ln55_1_fu_386_p1 = zext_ln55_2_fu_1300_p1;

assign mul_ln55_2_fu_390_p0 = zext_ln55_3_fu_1313_p1;

assign mul_ln55_2_fu_390_p1 = zext_ln55_fu_1283_p1;

assign mul_ln55_fu_382_p0 = mul_ln55_fu_382_p00;

assign mul_ln55_fu_382_p00 = $unsigned(tmp_1_reg_1679);

assign mul_ln55_fu_382_p1 = zext_ln55_fu_1283_p1;

assign or_ln55_fu_684_p2 = (ap_sig_allocacmp_i1_1 | 4'd1);

assign p_out = empty_29_fu_184;

assign p_out1 = empty_28_fu_180;

assign p_out2 = empty_27_fu_176;

assign p_out3 = empty_26_fu_172;

assign p_out4 = empty_25_fu_168;

assign p_out5 = empty_24_fu_164;

assign p_out6 = empty_23_fu_160;

assign p_out7 = empty_22_fu_156;

assign p_out8 = empty_fu_152;

assign select_ln49_10_fu_1195_p3 = ((icmp_ln49_6_fu_1141_p2[0:0] == 1'b1) ? mul_ln51_22_fu_512_p2 : select_ln51_fu_738_p3);

assign select_ln49_11_fu_1240_p3 = ((icmp_ln49_7_fu_1203_p2[0:0] == 1'b1) ? mul_ln51_25_fu_517_p2 : arg2_r_reload);

assign select_ln49_1_fu_790_p3 = ((icmp_ln49_fu_726_p2[0:0] == 1'b1) ? mul_ln51_1_fu_467_p2 : tmp_5_fu_754_p10);

assign select_ln49_2_fu_845_p3 = ((icmp_ln49_1_fu_804_p2[0:0] == 1'b1) ? mul_ln51_4_fu_472_p2 : tmp_8_fu_825_p9);

assign select_ln49_3_fu_911_p3 = ((icmp_ln49_2_fu_859_p2[0:0] == 1'b1) ? mul_ln51_7_fu_477_p2 : shl_ln55_1_fu_905_p2);

assign select_ln49_4_fu_919_p3 = ((icmp_ln49_2_fu_859_p2[0:0] == 1'b1) ? mul_ln51_8_fu_482_p2 : tmp_s_fu_887_p8);

assign select_ln49_5_fu_970_p3 = ((icmp_ln49_3_fu_933_p2[0:0] == 1'b1) ? mul_ln51_11_fu_487_p2 : tmp_4_fu_954_p7);

assign select_ln49_6_fu_1050_p3 = ((icmp_ln49_4_fu_984_p2[0:0] == 1'b1) ? mul_ln51_14_fu_492_p2 : shl_ln55_2_fu_1044_p2);

assign select_ln49_7_fu_1058_p3 = ((icmp_ln49_4_fu_984_p2[0:0] == 1'b1) ? mul_ln51_15_fu_497_p2 : tmp_9_fu_1030_p6);

assign select_ln49_8_fu_1127_p3 = ((icmp_ln49_5_fu_1072_p2[0:0] == 1'b1) ? mul_ln51_18_fu_502_p2 : tmp_10_fu_1115_p5);

assign select_ln49_9_fu_1187_p3 = ((icmp_ln49_6_fu_1141_p2[0:0] == 1'b1) ? mul_ln51_21_fu_507_p2 : shl_ln55_3_fu_1181_p2);

assign select_ln49_fu_782_p3 = ((icmp_ln49_fu_726_p2[0:0] == 1'b1) ? mul_ln51_fu_462_p2 : shl_ln55_fu_776_p2);

assign select_ln51_2_fu_871_p3 = ((icmp_ln51_1_fu_865_p2[0:0] == 1'b1) ? arg2_r_9_reload : arg2_r_7_reload);

assign select_ln51_fu_738_p3 = ((icmp_ln51_fu_732_p2[0:0] == 1'b1) ? arg2_r_9_reload : arg2_r_1_reload);

assign shl_ln55_1_fu_905_p2 = tmp_s_fu_887_p8 << 32'd1;

assign shl_ln55_2_fu_1044_p2 = tmp_9_fu_1030_p6 << 32'd1;

assign shl_ln55_3_fu_1181_p2 = select_ln51_fu_738_p3 << 32'd1;

assign shl_ln55_fu_776_p2 = tmp_5_fu_754_p10 << 32'd1;

assign tmp_10_fu_1115_p4 = ($signed(2'd2) - $signed(trunc_ln35_fu_595_p1));

assign tmp_11_fu_1153_p11 = ($signed(4'd11) - $signed(ap_sig_allocacmp_i1_1));

assign tmp_12_fu_1215_p10 = ($signed(4'd10) - $signed(ap_sig_allocacmp_i1_1));

assign tmp_1_fu_633_p11 = ($signed(4'd9) - $signed(ap_sig_allocacmp_i1_1));

assign tmp_3_fu_696_p10 = ($signed(4'd9) - $signed(or_ln55_fu_684_p2));

assign tmp_4_fu_954_p6 = ($signed(3'd4) - $signed(trunc_ln35_1_fu_599_p1));

assign tmp_5_fu_754_p9 = (trunc_ln35_1_fu_599_p1 ^ 3'd7);

assign tmp_6_fu_1084_p10 = ($signed(4'd12) - $signed(ap_sig_allocacmp_i1_1));

assign tmp_7_fu_996_p11 = ($signed(4'd13) - $signed(ap_sig_allocacmp_i1_1));

assign tmp_8_fu_825_p8 = ($signed(3'd6) - $signed(trunc_ln35_1_fu_599_p1));

assign tmp_9_fu_1030_p5 = (trunc_ln35_fu_595_p1 ^ 2'd3);

assign tmp_s_fu_887_p7 = ($signed(3'd5) - $signed(trunc_ln35_1_fu_599_p1));

assign trunc_ln35_1_fu_599_p1 = ap_sig_allocacmp_i1_1[2:0];

assign trunc_ln35_fu_595_p1 = ap_sig_allocacmp_i1_1[1:0];

assign zext_ln35_fu_591_p1 = ap_sig_allocacmp_i1_1;

assign zext_ln51_11_fu_1461_p1 = select_ln49_11_reg_1749;

assign zext_ln51_2_fu_1350_p1 = select_ln49_2_reg_1704;

assign zext_ln51_5_fu_1387_p1 = select_ln49_5_reg_1719;

assign zext_ln51_8_fu_1424_p1 = select_ln49_8_reg_1734;

assign zext_ln55_2_fu_1300_p1 = tmp_2_reg_1684;

assign zext_ln55_3_fu_1313_p1 = tmp_3_reg_1689;

assign zext_ln55_fu_1283_p1 = tmp_reg_1674;

endmodule //fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1
