Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto d44c2582cb9d4dc2a87470d47dbb9e51 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regs_4_bit_tb_behav xil_defaultlib.regs_4_bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/reg_4_bit.sv" Line 1. Module reg_4_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/DFF.sv" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/Latch.sv" Line 1. Module Latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/Latch.sv" Line 1. Module Latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/DFF.sv" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/Latch.sv" Line 1. Module Latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/Latch.sv" Line 1. Module Latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/DFF.sv" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/Latch.sv" Line 1. Module Latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/Latch.sv" Line 1. Module Latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/DFF.sv" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/Latch.sv" Line 1. Module Latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/Latch.sv" Line 1. Module Latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab4_Task3/Lab4_Task3.srcs/sources_1/new/B_reg_4_bit.sv" Line 1. Module B_reg_4_bit2 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Latch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.reg_4_bit
Compiling module xil_defaultlib.B_reg_4_bit2
Compiling module xil_defaultlib.regs_4_bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot regs_4_bit_tb_behav
