-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_process_main_process_Pipeline_process_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_stream_TVALID : IN STD_LOGIC;
    data_stream_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    data_stream_TREADY : OUT STD_LOGIC;
    data_stream_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    data_stream_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    data_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    i_a11_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    i_a12_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    i_a13_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    shl_i_i16_i609_i_cast : IN STD_LOGIC_VECTOR (32 downto 0);
    i_a21_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    i_a22_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    i_a23_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    shl_i_i16_i326_i_cast : IN STD_LOGIC_VECTOR (32 downto 0);
    i_a31_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    i_a32_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    i_a33_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln45 : IN STD_LOGIC_VECTOR (32 downto 0);
    zext_ln127 : IN STD_LOGIC_VECTOR (11 downto 0);
    zext_ln130 : IN STD_LOGIC_VECTOR (11 downto 0);
    i_a11 : IN STD_LOGIC_VECTOR (15 downto 0);
    i_a12 : IN STD_LOGIC_VECTOR (15 downto 0);
    i_a13 : IN STD_LOGIC_VECTOR (15 downto 0);
    last_signal_i : IN STD_LOGIC_VECTOR (0 downto 0);
    last_signal_o : OUT STD_LOGIC_VECTOR (0 downto 0);
    last_signal_o_ap_vld : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1 : OUT STD_LOGIC;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1 : OUT STD_LOGIC;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of main_process_main_process_Pipeline_process_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_3FE0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv55_AAAAAAB : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000001010101010101010101010101011";
    constant ap_const_lv57_15555556 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000010101010101010101010101010110";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv18_FF00 : STD_LOGIC_VECTOR (17 downto 0) := "001111111100000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_28 : STD_LOGIC_VECTOR (7 downto 0) := "00101000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv57_0 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv14_181 : STD_LOGIC_VECTOR (13 downto 0) := "00000110000001";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_180 : STD_LOGIC_VECTOR (13 downto 0) := "00000110000000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_C : STD_LOGIC_VECTOR (11 downto 0) := "000000001100";
    constant ap_const_lv11_7F4 : STD_LOGIC_VECTOR (10 downto 0) := "11111110100";
    constant ap_const_lv11_C : STD_LOGIC_VECTOR (10 downto 0) := "00000001100";
    constant ap_const_lv11_36 : STD_LOGIC_VECTOR (10 downto 0) := "00000110110";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv11_1A : STD_LOGIC_VECTOR (10 downto 0) := "00000011010";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv22_556 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010101010110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv55_0 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv18_D7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000011010111";
    constant ap_const_lv18_2800 : STD_LOGIC_VECTOR (17 downto 0) := "000010100000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal last_signal_load_reg_7096 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal data_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal grp_fu_916_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_1018 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal grp_fu_984_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal last_signal_load_reg_7096_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bound_reg_8161 : STD_LOGIC_VECTOR (0 downto 0);
    signal bound_reg_8161_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_reg_8941 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_6_reg_8995 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln130_cast_fu_1028_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal zext_ln130_cast_reg_7001 : STD_LOGIC_VECTOR (34 downto 0);
    signal zext_ln127_cast_fu_1032_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal zext_ln127_cast_reg_7008 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln45_cast_fu_1036_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln45_cast_reg_7015 : STD_LOGIC_VECTOR (34 downto 0);
    signal i_a33_cast_cast_fu_1040_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a33_cast_cast_reg_7022 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a32_cast_cast_fu_1044_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a32_cast_cast_reg_7029 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a31_cast_cast_fu_1048_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a31_cast_cast_reg_7035 : STD_LOGIC_VECTOR (33 downto 0);
    signal shl_i_i16_i326_i_cast_cast_fu_1052_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_i_i16_i326_i_cast_cast_reg_7042 : STD_LOGIC_VECTOR (34 downto 0);
    signal i_a23_cast_cast_fu_1056_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a23_cast_cast_reg_7049 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a22_cast_cast_fu_1060_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a22_cast_cast_reg_7056 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a21_cast_cast_fu_1064_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a21_cast_cast_reg_7062 : STD_LOGIC_VECTOR (33 downto 0);
    signal shl_i_i16_i609_i_cast_cast_fu_1068_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_i_i16_i609_i_cast_cast_reg_7069 : STD_LOGIC_VECTOR (34 downto 0);
    signal i_a13_cast_cast_fu_1072_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a13_cast_cast_reg_7076 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a12_cast_cast_fu_1076_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a12_cast_cast_reg_7083 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a11_cast_cast_fu_1080_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_a11_cast_cast_reg_7089 : STD_LOGIC_VECTOR (33 downto 0);
    signal last_signal_load_reg_7096_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal last_signal_load_reg_7096_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal last_signal_load_reg_7096_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal last_signal_load_reg_7096_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal last_signal_load_reg_7096_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal last_signal_load_reg_7096_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal last_signal_load_reg_7096_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal last_signal_load_reg_7096_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal last_signal_load_reg_7096_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal last_signal_load_reg_7096_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal last_signal_load_reg_7096_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal n1_bits_fu_1088_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal n1_bits_reg_7100 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln14_fu_1092_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_reg_7105 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_reg_7105_pp0_iter1_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_reg_7105_pp0_iter2_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_reg_7105_pp0_iter3_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_reg_7105_pp0_iter4_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_reg_7105_pp0_iter5_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_reg_7105_pp0_iter6_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_reg_7105_pp0_iter7_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln14_1_fu_1100_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln14_1_reg_7112 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_2_fu_1106_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln15_1_fu_1110_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln15_1_reg_7124 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln16_1_fu_1116_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln16_1_reg_7129 : STD_LOGIC_VECTOR (33 downto 0);
    signal n2_bits_fu_1122_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal n2_bits_reg_7134 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln14_3_fu_1126_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_3_reg_7139 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_3_reg_7139_pp0_iter1_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_3_reg_7139_pp0_iter2_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_3_reg_7139_pp0_iter3_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_3_reg_7139_pp0_iter4_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_3_reg_7139_pp0_iter5_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_3_reg_7139_pp0_iter6_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_3_reg_7139_pp0_iter7_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln14_4_fu_1134_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln14_4_reg_7146 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_5_fu_1139_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln15_4_fu_1143_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln15_4_reg_7158 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln16_4_fu_1148_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln16_4_reg_7163 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal zext_ln14_6_fu_1177_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_6_reg_7188 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_6_reg_7188_pp0_iter1_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_6_reg_7188_pp0_iter2_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_6_reg_7188_pp0_iter3_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_6_reg_7188_pp0_iter4_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_6_reg_7188_pp0_iter5_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_6_reg_7188_pp0_iter6_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_6_reg_7188_pp0_iter7_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln14_7_fu_1185_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln14_7_reg_7195 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln14_8_fu_1190_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln15_7_fu_1194_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln15_7_reg_7207 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln16_7_fu_1199_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln16_7_reg_7212 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_6814_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_1_reg_7217 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_1_reg_7217_pp0_iter2_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_1_reg_7217_pp0_iter3_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_1_reg_7217_pp0_iter4_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_1_reg_7217_pp0_iter5_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_1_reg_7217_pp0_iter6_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_1_reg_7217_pp0_iter7_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_1_reg_7217_pp0_iter8_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln1_reg_7222 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln2_reg_7227 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_6856_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_4_reg_7247 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_4_reg_7247_pp0_iter2_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_4_reg_7247_pp0_iter3_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_4_reg_7247_pp0_iter4_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_4_reg_7247_pp0_iter5_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_4_reg_7247_pp0_iter6_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_4_reg_7247_pp0_iter7_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_4_reg_7247_pp0_iter8_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln19_1_reg_7252 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln20_1_reg_7257 : STD_LOGIC_VECTOR (24 downto 0);
    signal rotated_y1_reg_7277 : STD_LOGIC_VECTOR (25 downto 0);
    signal rotated_z1_reg_7282 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln15_7_reg_7287 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_7_reg_7287_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_7_reg_7287_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_7_reg_7287_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_7_reg_7287_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_7_reg_7287_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_7_reg_7287_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_7_reg_7287_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_8_reg_7294 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_8_reg_7294_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_8_reg_7294_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_8_reg_7294_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_8_reg_7294_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_8_reg_7294_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_8_reg_7294_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_8_reg_7294_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6893_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_7_reg_7301 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_7_reg_7301_pp0_iter2_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_7_reg_7301_pp0_iter3_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_7_reg_7301_pp0_iter4_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_7_reg_7301_pp0_iter5_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_7_reg_7301_pp0_iter6_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_7_reg_7301_pp0_iter7_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln14_7_reg_7301_pp0_iter8_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln19_2_reg_7306 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln20_2_reg_7311 : STD_LOGIC_VECTOR (24 downto 0);
    signal rotated_y2_reg_7316 : STD_LOGIC_VECTOR (25 downto 0);
    signal rotated_z2_reg_7321 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln15_6_reg_7326 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_6_reg_7326_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_6_reg_7326_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_6_reg_7326_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_6_reg_7326_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_6_reg_7326_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_6_reg_7326_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_6_reg_7326_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_9_reg_7333 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_9_reg_7333_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_9_reg_7333_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_9_reg_7333_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_9_reg_7333_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_9_reg_7333_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_9_reg_7333_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln15_9_reg_7333_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal rotated_y3_reg_7340 : STD_LOGIC_VECTOR (25 downto 0);
    signal rotated_z3_reg_7345 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_2_reg_7355 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_7355_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_7355_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_7355_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_7355_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_7355_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_7355_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_7355_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_7355_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln163_fu_1520_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln163_reg_7362 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln164_fu_1532_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln164_reg_7367 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln6_reg_7372 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln6_reg_7372_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln6_reg_7372_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln6_reg_7372_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln6_reg_7372_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln6_reg_7372_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln6_reg_7372_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln6_reg_7372_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_1_reg_7379 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_1_reg_7379_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_1_reg_7379_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_1_reg_7379_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_1_reg_7379_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_1_reg_7379_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_1_reg_7379_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_1_reg_7379_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln163_1_fu_1564_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln163_1_reg_7386 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_5_reg_7391 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln164_1_fu_1584_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln164_1_reg_7397 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_7_reg_7402 : STD_LOGIC_VECTOR (0 downto 0);
    signal color_fu_1670_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal color_reg_7418 : STD_LOGIC_VECTOR (7 downto 0);
    signal color_reg_7418_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal color_reg_7418_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal color_reg_7418_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal color_reg_7418_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal color_reg_7418_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal color_reg_7418_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal color_reg_7418_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal color_reg_7418_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal color_reg_7418_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_929_p2 : STD_LOGIC_VECTOR (56 downto 0);
    signal mul_ln163_reg_7431 : STD_LOGIC_VECTOR (56 downto 0);
    signal tmp_27_cast_reg_7436 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_934_p2 : STD_LOGIC_VECTOR (56 downto 0);
    signal mul_ln164_reg_7442 : STD_LOGIC_VECTOR (56 downto 0);
    signal tmp_45_cast_reg_7447 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln163_1_fu_1725_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln163_1_reg_7453 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln164_1_fu_1758_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln164_1_reg_7458 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_3_reg_7463 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln165_fu_1774_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln165_reg_7470 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_reg_7475 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln166_fu_1788_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln166_reg_7482 : STD_LOGIC_VECTOR (11 downto 0);
    signal ix_fu_1823_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal ix_reg_7487 : STD_LOGIC_VECTOR (13 downto 0);
    signal iy_fu_1855_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal iy_reg_7494 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_ok_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_ok_reg_7501 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_ok_reg_7501_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_ok_reg_7501_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_ok_reg_7501_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_ok_reg_7501_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_ok_reg_7501_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_ok_reg_7501_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_ok_fu_1908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_ok_reg_7508 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_ok_reg_7508_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_ok_reg_7508_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_ok_reg_7508_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_ok_reg_7508_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_ok_reg_7508_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_ok_reg_7508_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal low_center_x_fu_1914_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_x_reg_7515 : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_x_reg_7515_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_x_reg_7515_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_x_reg_7515_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_x_reg_7515_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_x_reg_7515_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_x_reg_7515_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_y_fu_1918_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_y_reg_7523 : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_y_reg_7523_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_y_reg_7523_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_y_reg_7523_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_y_reg_7523_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_y_reg_7523_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal low_center_y_reg_7523_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln168_fu_1928_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_minus_ok_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_minus_ok_reg_7536 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_minus_ok_reg_7536_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_minus_ok_reg_7536_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_minus_ok_reg_7536_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_minus_ok_reg_7536_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_minus_ok_reg_7536_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_minus_ok_reg_7536_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_plus_ok_fu_1937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_plus_ok_reg_7543 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_plus_ok_reg_7543_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_plus_ok_reg_7543_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_plus_ok_reg_7543_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_plus_ok_reg_7543_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_plus_ok_reg_7543_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_plus_ok_reg_7543_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln169_fu_1947_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_minus_ok_fu_1951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_minus_ok_reg_7555 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_minus_ok_reg_7555_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_minus_ok_reg_7555_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_minus_ok_reg_7555_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_minus_ok_reg_7555_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_minus_ok_reg_7555_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_minus_ok_reg_7555_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_plus_ok_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_plus_ok_reg_7562 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_plus_ok_reg_7562_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_plus_ok_reg_7562_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_plus_ok_reg_7562_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_plus_ok_reg_7562_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_plus_ok_reg_7562_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_plus_ok_reg_7562_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_921_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_reg_7569 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i1_reg_7574 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1922_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal center_x_mod3_reg_7579 : STD_LOGIC_VECTOR (1 downto 0);
    signal center_x_mod3_reg_7579_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1942_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal center_y_mod3_reg_7584 : STD_LOGIC_VECTOR (1 downto 0);
    signal center_y_mod3_reg_7584_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_1969_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_7589 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln168_fu_2013_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal select_ln168_reg_7594 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln168_fu_2021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_reg_7599 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_1_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_1_reg_7606 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln168_1_fu_2055_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_1_reg_7611 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln168_2_fu_2063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_2_reg_7619 : STD_LOGIC_VECTOR (0 downto 0);
    signal test_x_fu_2069_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal test_x_reg_7625 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln_fu_2160_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln_reg_7631 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_2191_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_7638 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln169_fu_2235_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal select_ln169_reg_7643 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln169_fu_2243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln169_reg_7648 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln169_1_fu_2259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln169_1_reg_7655 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln169_1_fu_2277_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln169_1_reg_7660 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln169_2_fu_2285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln169_2_reg_7668 : STD_LOGIC_VECTOR (0 downto 0);
    signal test_y_fu_2291_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal test_y_reg_7674 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_reg_7680 : STD_LOGIC_VECTOR (24 downto 0);
    signal phi_ln15_1_fu_2404_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln15_1_reg_7685 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln18_1_reg_7692 : STD_LOGIC_VECTOR (24 downto 0);
    signal dx1_fu_2449_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dx1_reg_7697 : STD_LOGIC_VECTOR (15 downto 0);
    signal dx1_reg_7697_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal dy1_fu_2453_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy1_reg_7704 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy2_fu_2457_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy2_reg_7709 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy2_reg_7709_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal dx3_fu_2465_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dx3_reg_7719 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy3_fu_2469_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy3_reg_7726 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy4_fu_2473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy4_reg_7731 : STD_LOGIC_VECTOR (15 downto 0);
    signal dx5_fu_2481_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dx5_reg_7741 : STD_LOGIC_VECTOR (15 downto 0);
    signal dx5_reg_7741_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal dy5_fu_2485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy5_reg_7748 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy6_fu_2489_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy6_reg_7753 : STD_LOGIC_VECTOR (15 downto 0);
    signal dy6_reg_7753_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal dx6_fu_2493_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dx6_reg_7764 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln18_2_reg_7789 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln162_fu_2541_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln162_reg_7794 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln32_fu_2553_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln32_reg_7799 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln33_fu_2565_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln33_reg_7804 : STD_LOGIC_VECTOR (27 downto 0);
    signal neighbor_x_fu_2580_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal neighbor_x_reg_7819 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_mod3_fu_2585_p9 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_mod3_reg_7824 : STD_LOGIC_VECTOR (1 downto 0);
    signal neighbor_x_2_fu_2605_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal neighbor_x_2_reg_7830 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p9 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv3_i_i62_1_i_cast850_cast970_cast_reg_7835 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_mod3_1_fu_2630_p9 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_mod3_1_reg_7841 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln162_1_fu_2656_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln162_1_reg_7847 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_4_reg_7852 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln34_fu_2676_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln34_reg_7858 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln23_fu_2707_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln23_reg_7863 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_45_reg_7868 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_cast_reg_7874 : STD_LOGIC_VECTOR (6 downto 0);
    signal neighbor_y_fu_2729_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal neighbor_y_reg_7880 : STD_LOGIC_VECTOR (8 downto 0);
    signal y_mod3_fu_2734_p9 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_reg_7885 : STD_LOGIC_VECTOR (1 downto 0);
    signal neighbor_y_2_fu_2754_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal neighbor_y_2_reg_7892 : STD_LOGIC_VECTOR (8 downto 0);
    signal y_mod3_1_fu_2762_p9 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_1_reg_7897 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_2_fu_2782_p9 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_2_reg_7904 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln23_1_fu_2821_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln23_1_reg_7911 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_49_reg_7916 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_cast_reg_7922 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln23_2_fu_2865_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln23_2_reg_7928 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_50_reg_7933 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_cast_reg_7939 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6960_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sub_ln32_reg_7950 : STD_LOGIC_VECTOR (27 downto 0);
    signal cross1_r5_reg_7955 : STD_LOGIC_VECTOR (15 downto 0);
    signal sign2_r5_reg_7963 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign2_r1_reg_7969 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign2_r2_reg_7975 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign2_r3_reg_7981 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign2_r4_reg_7987 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign2_r6_reg_7993 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign2_r7_reg_7999 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign2_r8_reg_8005 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign2_r9_reg_8011 : STD_LOGIC_VECTOR (0 downto 0);
    signal internal_x_fu_3047_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal internal_x_reg_8017 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln35_fu_3075_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln35_reg_8030 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_46_reg_8035 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_cast_reg_8041 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln35_1_fu_3122_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln35_1_reg_8047 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_47_reg_8052 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_cast_reg_8058 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln35_2_fu_3163_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln35_2_reg_8064 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_48_reg_8069 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_cast_reg_8075 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_29_fu_3212_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_29_reg_8081 : STD_LOGIC_VECTOR (6 downto 0);
    signal internal_x_2_fu_3245_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal internal_x_2_reg_8112 : STD_LOGIC_VECTOR (6 downto 0);
    signal face_fu_3251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal face_reg_8143 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_924_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal mul_ln162_reg_8151 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_24_cast_reg_8156 : STD_LOGIC_VECTOR (22 downto 0);
    signal bound_fu_3266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cross1_r2_fu_3279_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross1_r2_reg_8165 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross3_r2_fu_3283_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross3_r2_reg_8171 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross1_r8_fu_3306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross1_r8_reg_8177 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross3_r8_fu_3310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross3_r8_reg_8183 : STD_LOGIC_VECTOR (15 downto 0);
    signal internal_y_fu_3549_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal internal_y_reg_8189 : STD_LOGIC_VECTOR (6 downto 0);
    signal internal_y_3_fu_3604_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal internal_y_3_reg_8220 : STD_LOGIC_VECTOR (6 downto 0);
    signal internal_y_4_fu_3659_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal internal_y_4_reg_8251 : STD_LOGIC_VECTOR (6 downto 0);
    signal bram_index_1_fu_3695_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal bram_index_1_reg_8282 : STD_LOGIC_VECTOR (3 downto 0);
    signal bram_index_2_fu_3701_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal bram_index_2_reg_8290 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln37_fu_3707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_reg_8298 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_1_fu_3713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_1_reg_8306 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_2_fu_3719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_2_reg_8314 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_3_fu_3725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_3_reg_8322 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_4_fu_3731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_4_reg_8330 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_5_fu_3737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_5_reg_8338 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_6_fu_3743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_6_reg_8346 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_7_fu_3749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_7_reg_8354 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_6_fu_3791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_6_reg_8362 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_8_fu_3797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_8_reg_8369 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_9_fu_3803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_9_reg_8376 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_10_fu_3809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_10_reg_8383 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_11_fu_3815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_11_reg_8390 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_12_fu_3821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_12_reg_8397 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_13_fu_3827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_13_reg_8404 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_14_fu_3833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_14_reg_8411 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_15_fu_3839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_15_reg_8418 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_13_fu_3881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_13_reg_8425 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_16_fu_3887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_16_reg_8432 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_17_fu_3893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_17_reg_8441 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_18_fu_3899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_18_reg_8450 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_19_fu_3905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_19_reg_8459 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_20_fu_3911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_20_reg_8468 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_21_fu_3917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_21_reg_8477 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_22_fu_3923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_22_reg_8486 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_23_fu_3929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_23_reg_8495 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_24_fu_3935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_24_reg_8504 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_25_fu_3941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_25_reg_8512 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_26_fu_3947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_26_reg_8520 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_27_fu_3953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_27_reg_8528 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_28_fu_3959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_28_reg_8536 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_29_fu_3965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_29_reg_8544 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_30_fu_3971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_30_reg_8552 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_31_fu_3977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_31_reg_8560 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_35_fu_3983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_35_reg_8568 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_36_fu_3989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_36_reg_8577 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_37_fu_3995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_37_reg_8586 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_38_fu_4001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_38_reg_8595 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_43_fu_4007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_43_reg_8604 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_44_fu_4013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_44_reg_8612 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_45_fu_4019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_45_reg_8620 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_46_fu_4025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_46_reg_8628 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_fu_4031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_8636 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_1_fu_4037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_1_reg_8642 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_2_fu_4043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_2_reg_8648 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_3_fu_4049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_3_reg_8654 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_4_fu_4055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_4_reg_8660 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_5_fu_4061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_5_reg_8666 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_6_fu_4067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_6_reg_8672 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_7_fu_4073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_7_reg_8678 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_6_fu_4115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_6_reg_8684 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_8_fu_4121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_8_reg_8690 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_9_fu_4127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_9_reg_8696 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_10_fu_4133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_10_reg_8702 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_11_fu_4139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_11_reg_8708 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_12_fu_4145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_12_reg_8714 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_13_fu_4151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_13_reg_8720 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_14_fu_4157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_14_reg_8726 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_15_fu_4163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_15_reg_8732 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_13_fu_4205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_13_reg_8738 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_1_fu_4221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_1_reg_8744 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_3_fu_4237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_3_reg_8749 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_4_fu_4249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_4_reg_8754 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_5_fu_4265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_5_reg_8759 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_7_fu_4281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_7_reg_8764 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_index_fu_4950_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_reg_8769 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_reg_8769_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_57_fu_4957_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_57_reg_8774 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_57_reg_8774_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_58_fu_4964_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_58_reg_8779 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_58_reg_8779_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_59_fu_4970_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_59_reg_8784 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_59_reg_8784_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_60_fu_4976_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_60_reg_8789 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_60_reg_8789_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_61_fu_4982_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_61_reg_8794 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_61_reg_8794_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_62_fu_4988_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_62_reg_8799 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_62_reg_8799_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_63_fu_4995_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_63_reg_8804 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_63_reg_8804_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_64_fu_5002_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_64_reg_8809 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_64_reg_8809_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_fu_5385_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_reg_8814 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_reg_8814_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_75_fu_5392_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_75_reg_8819 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_75_reg_8819_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_76_fu_5399_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_76_reg_8824 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_76_reg_8824_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_77_fu_5405_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_77_reg_8829 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_77_reg_8829_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_78_fu_5411_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_78_reg_8834 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_78_reg_8834_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_79_fu_5417_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_79_reg_8839 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_79_reg_8839_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_80_fu_5423_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_80_reg_8844 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_80_reg_8844_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_81_fu_5430_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_81_reg_8849 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_81_reg_8849_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_82_fu_5437_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_82_reg_8854 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_82_reg_8854_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal z_in_fu_6140_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal z_in_reg_8859 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_51_fu_6228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_8881 : STD_LOGIC_VECTOR (0 downto 0);
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_8885 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_52_fu_6253_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_8891 : STD_LOGIC_VECTOR (0 downto 0);
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_8895 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_53_fu_6278_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_8901 : STD_LOGIC_VECTOR (0 downto 0);
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_8905 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_54_fu_6303_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_8911 : STD_LOGIC_VECTOR (0 downto 0);
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_8915 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_58_fu_6328_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_8921 : STD_LOGIC_VECTOR (0 downto 0);
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_8925 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_62_fu_6353_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_8931 : STD_LOGIC_VECTOR (0 downto 0);
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_8935 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_66_fu_6378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_8945 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_70_fu_6403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_reg_8951 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_reg_8951_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_8955 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_74_fu_6428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_8961 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_8961_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_8965 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln41_fu_6449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_8971 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_1_fu_6454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_1_reg_8975 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_fu_6459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_reg_8979 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_3_fu_6464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_3_reg_8983 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_4_fu_6469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_4_reg_8987 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_5_fu_6474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_5_reg_8991 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_6_fu_6479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_7_fu_6484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_7_reg_8999 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_8_fu_6489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_8_reg_9003 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_6521_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_6529_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_24_fu_6537_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_68_fu_6615_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal grp_rotate_norm_fu_906_ap_start : STD_LOGIC;
    signal grp_rotate_norm_fu_906_ap_done : STD_LOGIC;
    signal grp_rotate_norm_fu_906_ap_idle : STD_LOGIC;
    signal grp_rotate_norm_fu_906_ap_ready : STD_LOGIC;
    signal grp_rotate_norm_fu_906_ap_ce : STD_LOGIC;
    signal grp_rotate_norm_fu_906_i_n_0_2_val : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_rotate_norm_fu_906_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state3_pp0_stage2_iter0_ignore_call157 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp168 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call157 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp205 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call157 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp243 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_6494_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_p_ph_ph89_i_in_reg_814 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_6512_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_6503_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter2_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter3_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter4_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter5_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter6_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter7_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter8_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter9_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter10_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter11_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_55_fu_6545_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter12_p_ph78_ph_i_in_reg_836 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_56_fu_6563_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_57_fu_6554_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_59_fu_6572_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter12_p_ph86_ph_i_in_reg_847 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_60_fu_6590_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_fu_6581_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_973_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter12_p_ph79_ph_i_reg_858 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_64_fu_6604_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter2_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter3_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter4_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter5_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter6_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter7_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter8_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter9_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter10_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter11_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_994_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter12_p_ph83_ph_i_reg_880 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_72_fu_6625_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_ref_tmp219_2_phi_fu_895_p8 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1006_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter12_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_76_fu_6636_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter1_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter2_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter3_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter4_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter5_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter6_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter7_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter8_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter9_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter10_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter11_ref_tmp219_2_reg_891 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rotate_norm_fu_906_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_ignoreCallOp168 : BOOLEAN;
    signal zext_ln38_fu_6244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_1_fu_6269_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_2_fu_6294_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_3_fu_6319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_4_fu_6344_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_5_fu_6369_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_6_fu_6394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_7_fu_6419_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_8_fu_6444_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_fu_6657_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln202_fu_6647_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln210_fu_6676_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_78_fu_6662_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_fu_6695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_79_fu_6681_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln205_1_fu_6714_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_80_fu_6700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln210_1_fu_6733_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_81_fu_6719_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_1_fu_6752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_82_fu_6738_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln205_2_fu_6771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_83_fu_6757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln210_2_fu_6790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_84_fu_6776_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_2_fu_6809_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_85_fu_6795_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local : STD_LOGIC;
    signal zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local : STD_LOGIC;
    signal main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local : STD_LOGIC;
    signal grp_fu_916_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_921_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_924_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_929_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_934_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln45_fu_6599_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_943_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_953_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln14_1_fu_1100_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln14_1_fu_1096_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_963_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln15_1_fu_1110_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln16_1_fu_1116_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln14_4_fu_1134_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln14_4_fu_1130_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln14_4_fu_1134_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln15_4_fu_1143_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln15_4_fu_1143_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln16_4_fu_1148_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln16_4_fu_1148_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln14_7_fu_1185_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln14_7_fu_1181_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln14_7_fu_1185_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln15_7_fu_1194_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln15_7_fu_1194_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln16_7_fu_1199_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln16_7_fu_1199_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6822_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_6830_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln15_4_fu_1207_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln15_3_fu_1204_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_6839_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_6847_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln16_4_fu_1219_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln16_3_fu_1216_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal s2_fu_1210_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal s3_fu_1222_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_6863_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_6870_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln15_11_fu_1260_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln15_8_fu_1257_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_6878_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_6885_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln16_9_fu_1272_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln16_8_fu_1269_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal s2_1_fu_1263_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal s3_1_fu_1275_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln127_fu_1313_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln127_fu_1313_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal mul_ln130_fu_1331_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln130_fu_1331_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_6900_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_6907_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln15_16_fu_1369_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln15_15_fu_1366_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_6915_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_6922_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln16_14_fu_1381_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln16_13_fu_1378_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal s2_2_fu_1372_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal s3_2_fu_1384_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln128_fu_1413_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln128_fu_1413_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal mul_ln131_fu_1431_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln131_fu_1431_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal mul_ln129_fu_1469_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln129_fu_1469_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal mul_ln132_fu_1487_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln132_fu_1487_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_2_fu_1506_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln163_1_fu_1517_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln163_fu_1514_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln164_1_fu_1529_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln164_fu_1526_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln163_2_fu_1558_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln163_3_fu_1561_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln164_2_fu_1578_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln164_3_fu_1581_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln147_fu_1606_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6930_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_cast_fu_1611_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1_fu_1620_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln150_fu_1627_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln150_fu_1627_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_cast_fu_1611_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln150_fu_1630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln150_fu_1636_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1620_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln150_fu_1642_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln147_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln153_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln153_fu_1658_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln150_1_fu_1650_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln163_fu_1698_p2 : STD_LOGIC_VECTOR (56 downto 0);
    signal tmp_25_cast_fu_1703_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln163_fu_1713_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln163_1_fu_1719_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln164_fu_1731_p2 : STD_LOGIC_VECTOR (56 downto 0);
    signal tmp_36_cast_fu_1736_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln164_fu_1746_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln164_1_fu_1752_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln164_fu_1792_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln165_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln165_fu_1811_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_8_fu_1798_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln165_fu_1816_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln165_fu_1795_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln166_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln166_fu_1843_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_fu_1830_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln166_fu_1848_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_13_fu_1862_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_fu_1876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln23_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1888_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_fu_1902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln27_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1922_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1922_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1942_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal bitcast_ln716_fu_1961_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_1977_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln168_1_fu_1991_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln168_1_cast_fu_1995_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln168_1_fu_2003_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln168_fu_2007_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln168_fu_1965_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln168_fu_1987_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_1_fu_2027_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln168_2_fu_2033_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln168_fu_2043_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_2_fu_2049_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_2_fu_2078_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln168_fu_2081_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln168_3_fu_2073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln15_1_fu_2086_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln15_4_fu_2090_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln168_1cast_fu_2110_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln168_4_fu_2105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln168_fu_2113_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln168_fu_2126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln168_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln168_1_fu_2140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln168_fu_2131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln168_1_fu_2146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln_fu_2160_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln_fu_2160_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln_fu_2160_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln_fu_2160_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal bitcast_ln716_1_fu_2183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_2199_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln169_1_fu_2213_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln169_1_cast_fu_2217_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln169_1_fu_2225_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln169_fu_2229_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln169_fu_2187_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln169_fu_2209_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln169_1_fu_2249_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln169_2_fu_2255_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln169_fu_2265_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln169_2_fu_2271_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_6942_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln14_4_fu_2298_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln14_3_fu_2295_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal s1_fu_2301_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal zext_ln169_2_fu_2322_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln169_fu_2325_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln169_3_fu_2317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln15_3_fu_2330_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln15_5_fu_2334_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln169_1cast_fu_2354_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln169_4_fu_2349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln169_fu_2357_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln169_fu_2370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln169_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln169_1_fu_2384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln169_fu_2375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln169_1_fu_2390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln15_1_fu_2404_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln15_1_fu_2404_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln15_1_fu_2404_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln15_1_fu_2404_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_6948_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln14_9_fu_2430_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln14_8_fu_2427_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal s1_1_fu_2433_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal dx2_fu_2461_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dx4_fu_2477_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6954_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln14_14_fu_2516_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln14_13_fu_2513_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal s1_2_fu_2519_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln162_1_fu_2538_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln162_fu_2535_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal x_mod3_fu_2585_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_fu_2577_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_mod3_1_fu_2630_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln162_2_fu_2650_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln162_3_fu_2653_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln23_fu_2685_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln23_1_fu_2688_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln23_fu_2691_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln23_fu_2701_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln23_fu_2701_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal y_mod3_fu_2734_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_1_fu_2682_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_1_fu_2762_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_2_fu_2782_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln23_2_fu_2759_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln23_3_fu_2802_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln23_1_fu_2805_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln23_1_fu_2815_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln23_1_fu_2815_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln23_4_fu_2843_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln23_5_fu_2846_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln23_2_fu_2849_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln23_2_fu_2859_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln23_2_fu_2859_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_6968_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal cross2_r5_fu_2900_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross2_r2_fu_2909_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross2_r8_fu_2934_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross2_r1_fu_2914_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross2_r3_fu_2919_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross2_r4_fu_2924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross2_r6_fu_2929_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross2_r7_fu_2939_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross2_r9_fu_2944_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln23_3_fu_3020_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_62_cast_fu_3025_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln23_fu_3035_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln23_4_fu_3041_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln35_fu_3053_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln35_1_fu_3056_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln35_fu_3059_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln35_fu_3069_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln35_fu_3069_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln35_2_fu_3097_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln35_4_fu_3103_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln35_1_fu_3106_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln35_1_fu_3116_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln35_1_fu_3116_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln35_3_fu_3100_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln35_5_fu_3144_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln35_2_fu_3147_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln35_2_fu_3157_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln35_2_fu_3157_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln23_5_fu_3185_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_78_cast_fu_3190_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln23_2_fu_3200_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln23_6_fu_3206_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln23_7_fu_3218_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_82_cast_fu_3223_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln23_4_fu_3233_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln23_8_fu_3239_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6977_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal cross3_r5_fu_3270_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sign1_r5_fu_3315_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign3_r5_fu_3322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_fu_3329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_1_fu_3334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_fu_3339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign1_r2_fu_3351_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign3_r2_fu_3359_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_fu_3367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln97_1_fu_3372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_fu_3377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cross1_r4_fu_3288_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross3_r4_fu_3292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sign1_r4_fu_3389_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign3_r4_fu_3397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_fu_3405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_1_fu_3410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln111_fu_3415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cross1_r6_fu_3297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross3_r6_fu_3301_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sign1_r6_fu_3427_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign3_r6_fu_3435_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_fu_3443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_1_fu_3448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln118_fu_3453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign1_r8_fu_3465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign3_r8_fu_3473_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln132_fu_3481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln132_1_fu_3486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln132_fu_3491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_shl1_fu_3509_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln32_fu_3506_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln35_3_fu_3522_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_66_cast_fu_3527_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln35_fu_3537_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln35_4_fu_3543_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl2_fu_3558_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln32_1_fu_3555_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln32_2_fu_3565_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv3_i_i62_i_cast846_cast966_cast9_cast104_fu_3503_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln35_5_fu_3577_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_70_cast_fu_3582_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln35_2_fu_3592_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln35_6_fu_3598_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_fu_3613_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln32_2_fu_3610_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln32_3_fu_3620_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln35_7_fu_3632_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_74_cast_fu_3637_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln35_4_fu_3647_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln35_8_fu_3653_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln32_1_fu_3516_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv3_i_i62_1_i_cast850_cast970_cast17_cast120_fu_3665_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv3_i_i62_2_i_cast851_cast971_cast19_cast124_fu_3686_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln32_2_fu_3668_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln37_1_fu_3761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_fu_3755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_4_fu_3779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_3_fu_3773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_5_fu_3785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_2_fu_3767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln32_3_fu_3674_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln37_8_fu_3851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_7_fu_3845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_11_fu_3869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_10_fu_3863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_12_fu_3875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_9_fu_3857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln32_4_fu_3680_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal bram_index_fu_3689_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln32_fu_3571_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln38_1_fu_4085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_fu_4079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_4_fu_4103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_3_fu_4097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_5_fu_4109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_2_fu_4091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln32_1_fu_3626_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln38_8_fu_4175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_7_fu_4169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_11_fu_4193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_10_fu_4187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_12_fu_4199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_9_fu_4181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inside_r8_fu_3497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_12_fu_4215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_11_fu_4211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inside_r4_fu_3421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_16_fu_4231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_15_fu_4227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inside_r5_fu_3345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_17_fu_4243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inside_r6_fu_3459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_19_fu_4259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_18_fu_4255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inside_r2_fu_3383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_23_fu_4275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_22_fu_4271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln162_fu_4287_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_23_cast_fu_4292_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln162_fu_4302_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal cross1_r1_fu_4314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross3_r1_fu_4318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sign1_r1_fu_4346_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign3_r1_fu_4354_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln91_fu_4362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln91_1_fu_4367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln91_fu_4372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cross1_r3_fu_4322_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross3_r3_fu_4326_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sign1_r3_fu_4384_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign3_r3_fu_4392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln104_fu_4400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln104_1_fu_4405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln104_fu_4410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cross1_r7_fu_4330_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross3_r7_fu_4334_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sign1_r7_fu_4422_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign3_r7_fu_4430_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln125_fu_4438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln125_1_fu_4443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln125_fu_4448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cross1_r9_fu_4338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cross3_r9_fu_4342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sign1_r9_fu_4460_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign3_r9_fu_4468_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln139_fu_4476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln139_1_fu_4481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln139_fu_4486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_index_10_fu_4498_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_9_fu_4503_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_8_fu_4508_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_7_fu_4513_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_6_fu_4518_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_5_fu_4523_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_4_fu_4528_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_3_fu_4533_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_2_fu_4538_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln37_15_fu_4601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_14_fu_4597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_18_fu_4615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_17_fu_4611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_19_fu_4619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_16_fu_4605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_20_fu_4625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_index_19_fu_4543_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_18_fu_4549_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_17_fu_4555_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_16_fu_4561_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_15_fu_4567_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_14_fu_4573_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_13_fu_4579_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_12_fu_4585_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_11_fu_4591_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln37_22_fu_4690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_21_fu_4686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_25_fu_4704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_24_fu_4700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_26_fu_4708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_23_fu_4694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_27_fu_4714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_index_28_fu_4631_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_27_fu_4638_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_26_fu_4644_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_25_fu_4650_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_24_fu_4656_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_23_fu_4662_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_22_fu_4668_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_21_fu_4674_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_20_fu_4680_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln37_29_fu_4799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_28_fu_4795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_32_fu_4775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_34_fu_4785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_33_fu_4780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_39_fu_4790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_32_fu_4815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_31_fu_4809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_33_fu_4821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_30_fu_4803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_34_fu_4827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_index_38_fu_4720_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_37_fu_4727_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_36_fu_4733_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_35_fu_4739_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_34_fu_4745_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_33_fu_4751_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_32_fu_4757_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_31_fu_4763_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_30_fu_4769_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln37_36_fu_4916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_35_fu_4912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_40_fu_4892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_42_fu_4902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_41_fu_4897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_47_fu_4907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_39_fu_4932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_38_fu_4926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_40_fu_4938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_37_fu_4920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_41_fu_4944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_index_47_fu_4833_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_46_fu_4840_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_45_fu_4847_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_44_fu_4853_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_43_fu_4859_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_42_fu_4865_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_41_fu_4871_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_40_fu_4878_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_index_39_fu_4885_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_10_fu_5009_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_9_fu_5014_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_8_fu_5019_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_7_fu_5024_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_6_fu_5029_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_5_fu_5034_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_4_fu_5039_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_3_fu_5044_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_2_fu_5049_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_20_fu_5054_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_19_fu_5060_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_18_fu_5066_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_17_fu_5072_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_16_fu_5078_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_15_fu_5084_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_14_fu_5090_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_13_fu_5096_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_12_fu_5102_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_29_fu_5108_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_28_fu_5114_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_27_fu_5120_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_26_fu_5126_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_25_fu_5132_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_24_fu_5138_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_23_fu_5144_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_22_fu_5150_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_21_fu_5156_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_38_fu_5162_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_37_fu_5168_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_36_fu_5174_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_35_fu_5180_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_34_fu_5186_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_33_fu_5192_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_32_fu_5198_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_31_fu_5204_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_30_fu_5210_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_47_fu_5216_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_46_fu_5223_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_45_fu_5229_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_44_fu_5235_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_43_fu_5241_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_42_fu_5247_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_41_fu_5253_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_40_fu_5259_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_39_fu_5265_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_56_fu_5271_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_55_fu_5278_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_54_fu_5284_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_53_fu_5290_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_52_fu_5296_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_51_fu_5302_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_50_fu_5308_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_49_fu_5314_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_48_fu_5320_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_65_fu_5326_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_64_fu_5333_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_63_fu_5340_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_62_fu_5346_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_61_fu_5352_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_60_fu_5358_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_59_fu_5364_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_58_fu_5371_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal y_index_57_fu_5378_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal valid_index_8_cast_cast_cast_cast_fu_5444_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_fu_5507_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_45_fu_5528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_15_cast_fu_5521_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_7_cast_cast_cast_cast_fu_5451_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_46_fu_5547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_14_cast_fu_5540_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_6_cast_cast_cast_cast_fu_5458_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_47_fu_5566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_13_cast_fu_5559_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_5_cast_cast_cast_cast_fu_5465_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_48_fu_5585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_12_cast_fu_5578_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_4_cast_cast_cast_cast_fu_5472_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_49_fu_5604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_11_cast_fu_5597_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_3_cast_cast_cast_cast_fu_5479_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_50_fu_5623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_10_cast_fu_5616_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_2_cast_cast_cast_cast_fu_5486_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_51_fu_5642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_9_cast_fu_5635_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln186_fu_5493_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_52_fu_5661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_8_cast_fu_5654_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln186_cast_cast_fu_5500_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_9_fu_5514_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_10_fu_5673_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_53_fu_5695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_33_fu_5688_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_8_fu_5532_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_54_fu_5714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_32_fu_5707_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_7_fu_5551_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_55_fu_5733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_31_fu_5726_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_6_fu_5570_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_56_fu_5752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_30_fu_5745_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_5_fu_5589_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_57_fu_5771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_29_fu_5764_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_4_fu_5608_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_58_fu_5790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_28_fu_5783_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_3_fu_5627_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_59_fu_5809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_27_fu_5802_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_2_fu_5646_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_60_fu_5828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_26_fu_5821_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_1_fu_5665_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_19_fu_5680_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_20_fu_5840_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_37_fu_5848_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_61_fu_5868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_51_fu_5860_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_18_fu_5699_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_36_fu_5873_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_62_fu_5892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_50_fu_5885_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_17_fu_5718_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_35_fu_5896_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_63_fu_5915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_49_fu_5908_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_16_fu_5737_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_34_fu_5919_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_64_fu_5938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_48_fu_5931_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_15_fu_5756_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_25_fu_5942_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_65_fu_5961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_47_fu_5954_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_14_fu_5775_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_24_fu_5965_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_66_fu_5985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_46_fu_5977_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_13_fu_5794_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_23_fu_5990_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_67_fu_6010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_45_fu_6002_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_12_fu_5813_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_22_fu_6015_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln186_fu_6035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_1_fu_6027_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_11_fu_5832_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_21_fu_6040_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal valid_index_62_cast_cast_fu_5856_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal valid_index_61_cast_cast_fu_5881_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal valid_index_60_cast_cast_fu_5904_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal valid_index_59_cast_cast_fu_5927_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal valid_index_58_cast_cast_fu_5950_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal valid_index_57_cast_cast_fu_5973_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal valid_index_56_cast_cast_fu_5998_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal valid_index_55_cast_cast_fu_6023_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln186_fu_6048_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln162_1_fu_4308_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_15_fu_6120_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_fu_6130_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln195_9_fu_6147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_10_fu_6151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inside_r7_fu_4454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_13_fu_6162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_14_fu_6166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inside_r9_fu_4492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_20_fu_6177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_21_fu_6181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inside_r1_fu_4378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_24_fu_6192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_25_fu_6196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inside_r3_fu_4416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_8_fu_6201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_6_fu_6186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_2_fu_6171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_fu_6156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_index_38_fu_6112_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_6207_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln36_fu_6224_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_6236_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal valid_index_39_fu_6104_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln36_1_fu_6249_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_6261_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal valid_index_40_fu_6096_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln36_2_fu_6274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_6286_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal valid_index_41_fu_6089_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln36_3_fu_6299_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_6311_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal valid_index_42_fu_6082_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln36_4_fu_6324_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_6336_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal valid_index_43_fu_6075_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln36_5_fu_6349_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_6361_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal valid_index_44_fu_6068_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln36_6_fu_6374_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_6386_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal valid_index_52_fu_6060_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln36_7_fu_6399_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_6411_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal valid_index_53_fu_6052_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln36_8_fu_6424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_6436_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_32_fu_6651_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_33_fu_6670_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_34_fu_6689_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_35_fu_6708_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_fu_6727_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_37_fu_6746_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_38_fu_6765_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_39_fu_6784_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_40_fu_6803_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6814_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6822_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6822_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_6830_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6839_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6839_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_6847_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6856_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6856_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6863_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6863_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6863_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_6870_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6870_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6878_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6878_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6878_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_6885_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6885_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6893_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6893_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6900_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6900_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6900_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_6907_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6907_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6915_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6915_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6915_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_6922_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6922_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6930_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6930_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6942_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6942_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6942_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_6948_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6948_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6948_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_6954_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6954_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6954_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_916_ce : STD_LOGIC;
    signal grp_fu_921_ce : STD_LOGIC;
    signal grp_fu_924_ce : STD_LOGIC;
    signal grp_fu_929_ce : STD_LOGIC;
    signal grp_fu_934_ce : STD_LOGIC;
    signal grp_fu_1922_ce : STD_LOGIC;
    signal grp_fu_1942_ce : STD_LOGIC;
    signal grp_fu_6814_ce : STD_LOGIC;
    signal grp_fu_6822_ce : STD_LOGIC;
    signal grp_fu_6830_ce : STD_LOGIC;
    signal grp_fu_6839_ce : STD_LOGIC;
    signal grp_fu_6847_ce : STD_LOGIC;
    signal grp_fu_6856_ce : STD_LOGIC;
    signal grp_fu_6863_ce : STD_LOGIC;
    signal grp_fu_6870_ce : STD_LOGIC;
    signal grp_fu_6878_ce : STD_LOGIC;
    signal grp_fu_6885_ce : STD_LOGIC;
    signal grp_fu_6893_ce : STD_LOGIC;
    signal grp_fu_6900_ce : STD_LOGIC;
    signal grp_fu_6907_ce : STD_LOGIC;
    signal grp_fu_6915_ce : STD_LOGIC;
    signal grp_fu_6922_ce : STD_LOGIC;
    signal grp_fu_6930_ce : STD_LOGIC;
    signal grp_fu_6942_ce : STD_LOGIC;
    signal grp_fu_6948_ce : STD_LOGIC;
    signal grp_fu_6954_ce : STD_LOGIC;
    signal grp_fu_6960_ce : STD_LOGIC;
    signal grp_fu_6968_ce : STD_LOGIC;
    signal grp_fu_6977_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter11_stage1 : STD_LOGIC;
    signal ap_idle_pp0_0to10 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to12 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_loop_init : STD_LOGIC;
    signal ap_condition_1373 : BOOLEAN;
    signal ap_condition_1431 : BOOLEAN;
    signal ap_condition_1436 : BOOLEAN;
    signal ap_condition_1439 : BOOLEAN;
    signal ap_condition_1385 : BOOLEAN;
    signal phi_ln_fu_2160_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal phi_ln_fu_2160_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal phi_ln_fu_2160_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal phi_ln_fu_2160_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal phi_ln15_1_fu_2404_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal phi_ln15_1_fu_2404_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal phi_ln15_1_fu_2404_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal phi_ln15_1_fu_2404_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_mod3_fu_2585_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_mod3_fu_2585_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_mod3_fu_2585_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_mod3_1_fu_2630_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_mod3_1_fu_2630_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_mod3_1_fu_2630_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_fu_2734_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_fu_2734_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_fu_2734_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_1_fu_2762_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_1_fu_2762_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_1_fu_2762_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_2_fu_2782_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_2_fu_2782_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_mod3_2_fu_2782_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component main_process_rotate_norm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        i_a11 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_a12 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_a13 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_n_0_0_val : IN STD_LOGIC_VECTOR (9 downto 0);
        i_n_0_1_val : IN STD_LOGIC_VECTOR (9 downto 0);
        i_n_0_2_val : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component main_process_dadd_64ns_64ns_64_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component main_process_sitodp_32s_64_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component main_process_mul_27s_29ns_55_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (26 downto 0);
        din1 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (54 downto 0) );
    end component;


    component main_process_mul_28s_30ns_57_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (56 downto 0) );
    end component;


    component main_process_mul_18ns_16s_34_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component main_process_mul_25s_12ns_35_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;


    component main_process_urem_9ns_3ns_2_13_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component main_process_sparsemux_9_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component main_process_mul_16s_16s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component main_process_sparsemux_7_2_2_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1 downto 0);
        din2 : IN STD_LOGIC_VECTOR (1 downto 0);
        def : IN STD_LOGIC_VECTOR (1 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component main_process_mul_10s_12ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component main_process_mac_muladd_18ns_16s_34s_35_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (33 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;


    component main_process_mac_muladd_18ns_16s_33s_35_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (32 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;


    component main_process_mac_muladd_10s_8ns_14ns_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component main_process_mac_mulsub_16s_16s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component main_process_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_rotate_norm_fu_906 : component main_process_rotate_norm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rotate_norm_fu_906_ap_start,
        ap_done => grp_rotate_norm_fu_906_ap_done,
        ap_idle => grp_rotate_norm_fu_906_ap_idle,
        ap_ready => grp_rotate_norm_fu_906_ap_ready,
        ap_ce => grp_rotate_norm_fu_906_ap_ce,
        i_a11 => i_a11,
        i_a12 => i_a12,
        i_a13 => i_a13,
        i_n_0_0_val => n1_bits_reg_7100,
        i_n_0_1_val => n2_bits_reg_7134,
        i_n_0_2_val => grp_rotate_norm_fu_906_i_n_0_2_val,
        ap_return => grp_rotate_norm_fu_906_ap_return);

    dadd_64ns_64ns_64_7_full_dsp_1_U42 : component main_process_dadd_64ns_64ns_64_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_916_p0,
        din1 => ap_const_lv64_3FE0000000000000,
        ce => grp_fu_916_ce,
        dout => grp_fu_916_p2);

    sitodp_32s_64_6_no_dsp_1_U43 : component main_process_sitodp_32s_64_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_921_p0,
        ce => grp_fu_921_ce,
        dout => grp_fu_921_p1);

    mul_27s_29ns_55_2_1_U44 : component main_process_mul_27s_29ns_55_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 27,
        din1_WIDTH => 29,
        dout_WIDTH => 55)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => add_ln162_1_reg_7847,
        din1 => grp_fu_924_p1,
        ce => grp_fu_924_ce,
        dout => grp_fu_924_p2);

    mul_28s_30ns_57_2_1_U45 : component main_process_mul_28s_30ns_57_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 28,
        din1_WIDTH => 30,
        dout_WIDTH => 57)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => add_ln163_1_reg_7386,
        din1 => grp_fu_929_p1,
        ce => grp_fu_929_ce,
        dout => grp_fu_929_p2);

    mul_28s_30ns_57_2_1_U46 : component main_process_mul_28s_30ns_57_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 28,
        din1_WIDTH => 30,
        dout_WIDTH => 57)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => add_ln164_1_reg_7397,
        din1 => grp_fu_934_p1,
        ce => grp_fu_934_ce,
        dout => grp_fu_934_p2);

    mul_18ns_16s_34_1_1_U47 : component main_process_mul_18ns_16s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        din0 => mul_ln14_1_fu_1100_p0,
        din1 => i_a12_cast,
        dout => mul_ln14_1_fu_1100_p2);

    mul_18ns_16s_34_1_1_U48 : component main_process_mul_18ns_16s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        din0 => mul_ln15_1_fu_1110_p0,
        din1 => i_a22_cast,
        dout => mul_ln15_1_fu_1110_p2);

    mul_18ns_16s_34_1_1_U49 : component main_process_mul_18ns_16s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        din0 => mul_ln16_1_fu_1116_p0,
        din1 => i_a32_cast,
        dout => mul_ln16_1_fu_1116_p2);

    mul_18ns_16s_34_1_1_U50 : component main_process_mul_18ns_16s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        din0 => mul_ln14_4_fu_1134_p0,
        din1 => mul_ln14_4_fu_1134_p1,
        dout => mul_ln14_4_fu_1134_p2);

    mul_18ns_16s_34_1_1_U51 : component main_process_mul_18ns_16s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        din0 => mul_ln15_4_fu_1143_p0,
        din1 => mul_ln15_4_fu_1143_p1,
        dout => mul_ln15_4_fu_1143_p2);

    mul_18ns_16s_34_1_1_U52 : component main_process_mul_18ns_16s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        din0 => mul_ln16_4_fu_1148_p0,
        din1 => mul_ln16_4_fu_1148_p1,
        dout => mul_ln16_4_fu_1148_p2);

    mul_18ns_16s_34_1_1_U53 : component main_process_mul_18ns_16s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        din0 => mul_ln14_7_fu_1185_p0,
        din1 => mul_ln14_7_fu_1185_p1,
        dout => mul_ln14_7_fu_1185_p2);

    mul_18ns_16s_34_1_1_U54 : component main_process_mul_18ns_16s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        din0 => mul_ln15_7_fu_1194_p0,
        din1 => mul_ln15_7_fu_1194_p1,
        dout => mul_ln15_7_fu_1194_p2);

    mul_18ns_16s_34_1_1_U55 : component main_process_mul_18ns_16s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        din0 => mul_ln16_7_fu_1199_p0,
        din1 => mul_ln16_7_fu_1199_p1,
        dout => mul_ln16_7_fu_1199_p2);

    mul_25s_12ns_35_1_1_U56 : component main_process_mul_25s_12ns_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 12,
        dout_WIDTH => 35)
    port map (
        din0 => trunc_ln1_reg_7222,
        din1 => mul_ln127_fu_1313_p1,
        dout => mul_ln127_fu_1313_p2);

    mul_25s_12ns_35_1_1_U57 : component main_process_mul_25s_12ns_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 12,
        dout_WIDTH => 35)
    port map (
        din0 => trunc_ln2_reg_7227,
        din1 => mul_ln130_fu_1331_p1,
        dout => mul_ln130_fu_1331_p2);

    mul_25s_12ns_35_1_1_U58 : component main_process_mul_25s_12ns_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 12,
        dout_WIDTH => 35)
    port map (
        din0 => trunc_ln19_1_reg_7252,
        din1 => mul_ln128_fu_1413_p1,
        dout => mul_ln128_fu_1413_p2);

    mul_25s_12ns_35_1_1_U59 : component main_process_mul_25s_12ns_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 12,
        dout_WIDTH => 35)
    port map (
        din0 => trunc_ln20_1_reg_7257,
        din1 => mul_ln131_fu_1431_p1,
        dout => mul_ln131_fu_1431_p2);

    mul_25s_12ns_35_1_1_U60 : component main_process_mul_25s_12ns_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 12,
        dout_WIDTH => 35)
    port map (
        din0 => trunc_ln19_2_reg_7306,
        din1 => mul_ln129_fu_1469_p1,
        dout => mul_ln129_fu_1469_p2);

    mul_25s_12ns_35_1_1_U61 : component main_process_mul_25s_12ns_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 12,
        dout_WIDTH => 35)
    port map (
        din0 => trunc_ln20_2_reg_7311,
        din1 => mul_ln132_fu_1487_p1,
        dout => mul_ln132_fu_1487_p2);

    urem_9ns_3ns_2_13_1_U62 : component main_process_urem_9ns_3ns_2_13_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1922_p0,
        din1 => grp_fu_1922_p1,
        ce => grp_fu_1922_ce,
        dout => grp_fu_1922_p2);

    urem_9ns_3ns_2_13_1_U63 : component main_process_urem_9ns_3ns_2_13_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => low_center_y_reg_7523,
        din1 => grp_fu_1942_p1,
        ce => grp_fu_1942_ce,
        dout => grp_fu_1942_p2);

    sparsemux_9_3_16_1_1_U64 : component main_process_sparsemux_9_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "001",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv16_0,
        din1 => test_x_reg_7625,
        din2 => phi_ln_fu_2160_p6,
        din3 => phi_ln_fu_2160_p8,
        def => phi_ln_fu_2160_p9,
        sel => phi_ln_fu_2160_p10,
        dout => phi_ln_fu_2160_p11);

    sparsemux_9_3_16_1_1_U65 : component main_process_sparsemux_9_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "001",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv16_0,
        din1 => test_y_reg_7674,
        din2 => phi_ln15_1_fu_2404_p6,
        din3 => phi_ln15_1_fu_2404_p8,
        def => phi_ln15_1_fu_2404_p9,
        sel => phi_ln15_1_fu_2404_p10,
        dout => phi_ln15_1_fu_2404_p11);

    mul_16s_16s_28_1_1_U66 : component main_process_mul_16s_16s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => dy1_reg_7704,
        din1 => dx1_reg_7697,
        dout => mul_ln32_fu_2553_p2);

    mul_16s_16s_28_1_1_U67 : component main_process_mul_16s_16s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => dy3_reg_7726,
        din1 => dx3_reg_7719,
        dout => mul_ln33_fu_2565_p2);

    sparsemux_7_2_2_1_1_U68 : component main_process_sparsemux_7_2_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 2,
        CASE1 => "01",
        din1_WIDTH => 2,
        CASE2 => "10",
        din2_WIDTH => 2,
        def_WIDTH => 2,
        sel_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => ap_const_lv2_2,
        din1 => ap_const_lv2_0,
        din2 => ap_const_lv2_1,
        def => x_mod3_fu_2585_p7,
        sel => trunc_ln21_fu_2577_p1,
        dout => x_mod3_fu_2585_p9);

    sparsemux_7_2_2_1_1_U69 : component main_process_sparsemux_7_2_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 2,
        CASE1 => "01",
        din1_WIDTH => 2,
        CASE2 => "10",
        din2_WIDTH => 2,
        def_WIDTH => 2,
        sel_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => ap_const_lv2_0,
        din1 => ap_const_lv2_1,
        din2 => ap_const_lv2_2,
        def => conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p7,
        sel => trunc_ln21_fu_2577_p1,
        dout => conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p9);

    sparsemux_7_2_2_1_1_U70 : component main_process_sparsemux_7_2_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 2,
        CASE1 => "01",
        din1_WIDTH => 2,
        CASE2 => "10",
        din2_WIDTH => 2,
        def_WIDTH => 2,
        sel_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => ap_const_lv2_1,
        din1 => ap_const_lv2_2,
        din2 => ap_const_lv2_0,
        def => x_mod3_1_fu_2630_p7,
        sel => trunc_ln21_fu_2577_p1,
        dout => x_mod3_1_fu_2630_p9);

    mul_16s_16s_28_1_1_U71 : component main_process_mul_16s_16s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => dy5_reg_7748,
        din1 => dx5_reg_7741,
        dout => mul_ln34_fu_2676_p2);

    mul_10s_12ns_22_1_1_U72 : component main_process_mul_10s_12ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 12,
        dout_WIDTH => 22)
    port map (
        din0 => sub_ln23_fu_2691_p2,
        din1 => mul_ln23_fu_2701_p1,
        dout => mul_ln23_fu_2701_p2);

    sparsemux_7_2_2_1_1_U73 : component main_process_sparsemux_7_2_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 2,
        CASE1 => "01",
        din1_WIDTH => 2,
        CASE2 => "10",
        din2_WIDTH => 2,
        def_WIDTH => 2,
        sel_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => ap_const_lv2_2,
        din1 => ap_const_lv2_0,
        din2 => ap_const_lv2_1,
        def => y_mod3_fu_2734_p7,
        sel => trunc_ln21_1_fu_2682_p1,
        dout => y_mod3_fu_2734_p9);

    sparsemux_7_2_2_1_1_U74 : component main_process_sparsemux_7_2_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 2,
        CASE1 => "01",
        din1_WIDTH => 2,
        CASE2 => "10",
        din2_WIDTH => 2,
        def_WIDTH => 2,
        sel_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => ap_const_lv2_0,
        din1 => ap_const_lv2_1,
        din2 => ap_const_lv2_2,
        def => y_mod3_1_fu_2762_p7,
        sel => trunc_ln21_1_fu_2682_p1,
        dout => y_mod3_1_fu_2762_p9);

    sparsemux_7_2_2_1_1_U75 : component main_process_sparsemux_7_2_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 2,
        CASE1 => "01",
        din1_WIDTH => 2,
        CASE2 => "10",
        din2_WIDTH => 2,
        def_WIDTH => 2,
        sel_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => ap_const_lv2_1,
        din1 => ap_const_lv2_2,
        din2 => ap_const_lv2_0,
        def => y_mod3_2_fu_2782_p7,
        sel => trunc_ln21_1_fu_2682_p1,
        dout => y_mod3_2_fu_2782_p9);

    mul_10s_12ns_22_1_1_U76 : component main_process_mul_10s_12ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 12,
        dout_WIDTH => 22)
    port map (
        din0 => sub_ln23_1_fu_2805_p2,
        din1 => mul_ln23_1_fu_2815_p1,
        dout => mul_ln23_1_fu_2815_p2);

    mul_10s_12ns_22_1_1_U77 : component main_process_mul_10s_12ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 12,
        dout_WIDTH => 22)
    port map (
        din0 => sub_ln23_2_fu_2849_p2,
        din1 => mul_ln23_2_fu_2859_p1,
        dout => mul_ln23_2_fu_2859_p2);

    mul_10s_12ns_22_1_1_U78 : component main_process_mul_10s_12ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 12,
        dout_WIDTH => 22)
    port map (
        din0 => sub_ln35_fu_3059_p2,
        din1 => mul_ln35_fu_3069_p1,
        dout => mul_ln35_fu_3069_p2);

    mul_10s_12ns_22_1_1_U79 : component main_process_mul_10s_12ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 12,
        dout_WIDTH => 22)
    port map (
        din0 => sub_ln35_1_fu_3106_p2,
        din1 => mul_ln35_1_fu_3116_p1,
        dout => mul_ln35_1_fu_3116_p2);

    mul_10s_12ns_22_1_1_U80 : component main_process_mul_10s_12ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 12,
        dout_WIDTH => 22)
    port map (
        din0 => sub_ln35_2_fu_3147_p2,
        din1 => mul_ln35_2_fu_3157_p1,
        dout => mul_ln35_2_fu_3157_p2);

    mac_muladd_18ns_16s_34s_35_4_1_U81 : component main_process_mac_muladd_18ns_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6814_p0,
        din1 => i_a13_cast,
        din2 => mul_ln14_1_reg_7112,
        ce => grp_fu_6814_ce,
        dout => grp_fu_6814_p3);

    mac_muladd_18ns_16s_33s_35_4_1_U82 : component main_process_mac_muladd_18ns_16s_33s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6822_p0,
        din1 => i_a21_cast,
        din2 => grp_fu_6822_p2,
        ce => grp_fu_6822_ce,
        dout => grp_fu_6822_p3);

    mac_muladd_18ns_16s_34s_35_4_1_U83 : component main_process_mac_muladd_18ns_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6830_p0,
        din1 => i_a23_cast,
        din2 => mul_ln15_1_reg_7124,
        ce => grp_fu_6830_ce,
        dout => grp_fu_6830_p3);

    mac_muladd_18ns_16s_33s_35_4_1_U84 : component main_process_mac_muladd_18ns_16s_33s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6839_p0,
        din1 => i_a31_cast,
        din2 => grp_fu_6839_p2,
        ce => grp_fu_6839_ce,
        dout => grp_fu_6839_p3);

    mac_muladd_18ns_16s_34s_35_4_1_U85 : component main_process_mac_muladd_18ns_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6847_p0,
        din1 => i_a33_cast,
        din2 => mul_ln16_1_reg_7129,
        ce => grp_fu_6847_ce,
        dout => grp_fu_6847_p3);

    mac_muladd_18ns_16s_34s_35_4_1_U86 : component main_process_mac_muladd_18ns_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6856_p0,
        din1 => grp_fu_6856_p1,
        din2 => mul_ln14_4_reg_7146,
        ce => grp_fu_6856_ce,
        dout => grp_fu_6856_p3);

    mac_muladd_18ns_16s_33s_35_4_1_U87 : component main_process_mac_muladd_18ns_16s_33s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6863_p0,
        din1 => grp_fu_6863_p1,
        din2 => grp_fu_6863_p2,
        ce => grp_fu_6863_ce,
        dout => grp_fu_6863_p3);

    mac_muladd_18ns_16s_34s_35_4_1_U88 : component main_process_mac_muladd_18ns_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6870_p0,
        din1 => grp_fu_6870_p1,
        din2 => mul_ln15_4_reg_7158,
        ce => grp_fu_6870_ce,
        dout => grp_fu_6870_p3);

    mac_muladd_18ns_16s_33s_35_4_1_U89 : component main_process_mac_muladd_18ns_16s_33s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6878_p0,
        din1 => grp_fu_6878_p1,
        din2 => grp_fu_6878_p2,
        ce => grp_fu_6878_ce,
        dout => grp_fu_6878_p3);

    mac_muladd_18ns_16s_34s_35_4_1_U90 : component main_process_mac_muladd_18ns_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6885_p0,
        din1 => grp_fu_6885_p1,
        din2 => mul_ln16_4_reg_7163,
        ce => grp_fu_6885_ce,
        dout => grp_fu_6885_p3);

    mac_muladd_18ns_16s_34s_35_4_1_U91 : component main_process_mac_muladd_18ns_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6893_p0,
        din1 => grp_fu_6893_p1,
        din2 => mul_ln14_7_reg_7195,
        ce => grp_fu_6893_ce,
        dout => grp_fu_6893_p3);

    mac_muladd_18ns_16s_33s_35_4_1_U92 : component main_process_mac_muladd_18ns_16s_33s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6900_p0,
        din1 => grp_fu_6900_p1,
        din2 => grp_fu_6900_p2,
        ce => grp_fu_6900_ce,
        dout => grp_fu_6900_p3);

    mac_muladd_18ns_16s_34s_35_4_1_U93 : component main_process_mac_muladd_18ns_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6907_p0,
        din1 => grp_fu_6907_p1,
        din2 => mul_ln15_7_reg_7207,
        ce => grp_fu_6907_ce,
        dout => grp_fu_6907_p3);

    mac_muladd_18ns_16s_33s_35_4_1_U94 : component main_process_mac_muladd_18ns_16s_33s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6915_p0,
        din1 => grp_fu_6915_p1,
        din2 => grp_fu_6915_p2,
        ce => grp_fu_6915_ce,
        dout => grp_fu_6915_p3);

    mac_muladd_18ns_16s_34s_35_4_1_U95 : component main_process_mac_muladd_18ns_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6922_p0,
        din1 => grp_fu_6922_p1,
        din2 => mul_ln16_7_reg_7212,
        ce => grp_fu_6922_ce,
        dout => grp_fu_6922_p3);

    mac_muladd_10s_8ns_14ns_18_4_1_U96 : component main_process_mac_muladd_10s_8ns_14ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_rotate_norm_fu_906_ap_return,
        din1 => grp_fu_6930_p1,
        din2 => grp_fu_6930_p2,
        ce => grp_fu_6930_ce,
        dout => grp_fu_6930_p3);

    mac_muladd_18ns_16s_33s_35_4_1_U97 : component main_process_mac_muladd_18ns_16s_33s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6942_p0,
        din1 => grp_fu_6942_p1,
        din2 => grp_fu_6942_p2,
        ce => grp_fu_6942_ce,
        dout => grp_fu_6942_p3);

    mac_muladd_18ns_16s_33s_35_4_1_U98 : component main_process_mac_muladd_18ns_16s_33s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6948_p0,
        din1 => grp_fu_6948_p1,
        din2 => grp_fu_6948_p2,
        ce => grp_fu_6948_ce,
        dout => grp_fu_6948_p3);

    mac_muladd_18ns_16s_33s_35_4_1_U99 : component main_process_mac_muladd_18ns_16s_33s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_6954_p0,
        din1 => grp_fu_6954_p1,
        din2 => grp_fu_6954_p2,
        ce => grp_fu_6954_ce,
        dout => grp_fu_6954_p3);

    mac_mulsub_16s_16s_28s_28_4_1_U100 : component main_process_mac_mulsub_16s_16s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => dx2_fu_2461_p2,
        din1 => dy2_fu_2457_p2,
        din2 => mul_ln32_reg_7799,
        ce => grp_fu_6960_ce,
        dout => grp_fu_6960_p3);

    mac_mulsub_16s_16s_28s_28_4_1_U101 : component main_process_mac_mulsub_16s_16s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => dx4_fu_2477_p2,
        din1 => dy4_fu_2473_p2,
        din2 => mul_ln33_reg_7804,
        ce => grp_fu_6968_ce,
        dout => grp_fu_6968_p3);

    mac_mulsub_16s_16s_28s_28_4_1_U102 : component main_process_mac_mulsub_16s_16s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => dx6_reg_7764,
        din1 => dy6_reg_7753,
        din2 => mul_ln34_reg_7858,
        ce => grp_fu_6977_ce,
        dout => grp_fu_6977_p3);

    flow_control_loop_pipe_sequential_init_U : component main_process_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_rotate_norm_fu_906_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rotate_norm_fu_906_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (last_signal_load_reg_7096 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    grp_rotate_norm_fu_906_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rotate_norm_fu_906_ap_ready = ap_const_logic_1)) then 
                    grp_rotate_norm_fu_906_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter10_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter11_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then 
                ap_loop_exit_ready_pp0_iter11_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter6_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter7_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter8_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then 
                ap_loop_exit_ready_pp0_iter8_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter9_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln41_fu_6449_p2 = ap_const_lv1_0) and (tmp_51_reg_8881 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (last_signal_load_reg_7096_pp0_iter10_reg = ap_const_lv1_0) and (bound_reg_8161 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_51_fu_6228_p3 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln41_fu_6449_p2 = ap_const_lv1_1) and (tmp_51_reg_8881 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter10_p_ph_ph_i_reg_798;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_ref_tmp219_2_reg_891_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1373)) then
                if (((bound_fu_3266_p2 = ap_const_lv1_0) and (last_signal_load_reg_7096_pp0_iter10_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter11_ref_tmp219_2_reg_891 <= ap_const_lv9_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter10_ref_tmp219_2_reg_891;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1385)) then
                if ((ap_const_boolean_1 = ap_condition_1439)) then 
                    ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825 <= tmp_25_fu_6529_p3;
                elsif ((ap_const_boolean_1 = ap_condition_1436)) then 
                    ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825 <= tmp_24_fu_6537_p3;
                elsif ((ap_const_boolean_1 = ap_condition_1431)) then 
                    ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825 <= tmp_23_fu_6521_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter11_p_ph76_ph_i_in_reg_825;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln41_6_reg_8995 = ap_const_lv1_1) and (tmp_66_reg_8941 = ap_const_lv1_1) and (bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869 <= tmp_68_fu_6615_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln41_6_reg_8995 = ap_const_lv1_0) and (tmp_66_reg_8941 = ap_const_lv1_1) and (bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (tmp_66_reg_8941 = ap_const_lv1_0) and (bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869 <= grp_fu_984_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter11_p_ph81_ph_i_reg_869;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln14_1_reg_7217 <= grp_fu_6814_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln14_1_reg_7217_pp0_iter2_reg <= add_ln14_1_reg_7217;
                add_ln14_1_reg_7217_pp0_iter3_reg <= add_ln14_1_reg_7217_pp0_iter2_reg;
                add_ln14_1_reg_7217_pp0_iter4_reg <= add_ln14_1_reg_7217_pp0_iter3_reg;
                add_ln14_1_reg_7217_pp0_iter5_reg <= add_ln14_1_reg_7217_pp0_iter4_reg;
                add_ln14_1_reg_7217_pp0_iter6_reg <= add_ln14_1_reg_7217_pp0_iter5_reg;
                add_ln14_1_reg_7217_pp0_iter7_reg <= add_ln14_1_reg_7217_pp0_iter6_reg;
                add_ln14_1_reg_7217_pp0_iter8_reg <= add_ln14_1_reg_7217_pp0_iter7_reg;
                add_ln162_1_reg_7847 <= add_ln162_1_fu_2656_p2;
                add_ln163_reg_7362 <= add_ln163_fu_1520_p2;
                add_ln164_reg_7367 <= add_ln164_fu_1532_p2;
                center_y_mod3_reg_7584 <= grp_fu_1942_p2;
                center_y_mod3_reg_7584_pp0_iter9_reg <= center_y_mod3_reg_7584;
                color_reg_7418 <= color_fu_1670_p3;
                color_reg_7418_pp0_iter10_reg <= color_reg_7418_pp0_iter9_reg;
                color_reg_7418_pp0_iter11_reg <= color_reg_7418_pp0_iter10_reg;
                color_reg_7418_pp0_iter12_reg <= color_reg_7418_pp0_iter11_reg;
                color_reg_7418_pp0_iter4_reg <= color_reg_7418;
                color_reg_7418_pp0_iter5_reg <= color_reg_7418_pp0_iter4_reg;
                color_reg_7418_pp0_iter6_reg <= color_reg_7418_pp0_iter5_reg;
                color_reg_7418_pp0_iter7_reg <= color_reg_7418_pp0_iter6_reg;
                color_reg_7418_pp0_iter8_reg <= color_reg_7418_pp0_iter7_reg;
                color_reg_7418_pp0_iter9_reg <= color_reg_7418_pp0_iter8_reg;
                i_a11_cast_cast_reg_7089 <= i_a11_cast_cast_fu_1080_p1;
                i_a12_cast_cast_reg_7083 <= i_a12_cast_cast_fu_1076_p1;
                i_a13_cast_cast_reg_7076 <= i_a13_cast_cast_fu_1072_p1;
                i_a21_cast_cast_reg_7062 <= i_a21_cast_cast_fu_1064_p1;
                i_a22_cast_cast_reg_7056 <= i_a22_cast_cast_fu_1060_p1;
                i_a23_cast_cast_reg_7049 <= i_a23_cast_cast_fu_1056_p1;
                i_a31_cast_cast_reg_7035 <= i_a31_cast_cast_fu_1048_p1;
                i_a32_cast_cast_reg_7029 <= i_a32_cast_cast_fu_1044_p1;
                i_a33_cast_cast_reg_7022 <= i_a33_cast_cast_fu_1040_p1;
                last_signal_load_reg_7096 <= last_signal_i;
                last_signal_load_reg_7096_pp0_iter10_reg <= last_signal_load_reg_7096_pp0_iter9_reg;
                last_signal_load_reg_7096_pp0_iter11_reg <= last_signal_load_reg_7096_pp0_iter10_reg;
                last_signal_load_reg_7096_pp0_iter12_reg <= last_signal_load_reg_7096_pp0_iter11_reg;
                last_signal_load_reg_7096_pp0_iter1_reg <= last_signal_load_reg_7096;
                last_signal_load_reg_7096_pp0_iter2_reg <= last_signal_load_reg_7096_pp0_iter1_reg;
                last_signal_load_reg_7096_pp0_iter3_reg <= last_signal_load_reg_7096_pp0_iter2_reg;
                last_signal_load_reg_7096_pp0_iter4_reg <= last_signal_load_reg_7096_pp0_iter3_reg;
                last_signal_load_reg_7096_pp0_iter5_reg <= last_signal_load_reg_7096_pp0_iter4_reg;
                last_signal_load_reg_7096_pp0_iter6_reg <= last_signal_load_reg_7096_pp0_iter5_reg;
                last_signal_load_reg_7096_pp0_iter7_reg <= last_signal_load_reg_7096_pp0_iter6_reg;
                last_signal_load_reg_7096_pp0_iter8_reg <= last_signal_load_reg_7096_pp0_iter7_reg;
                last_signal_load_reg_7096_pp0_iter9_reg <= last_signal_load_reg_7096_pp0_iter8_reg;
                mul_ln14_1_reg_7112 <= mul_ln14_1_fu_1100_p2;
                mul_ln15_1_reg_7124 <= mul_ln15_1_fu_1110_p2;
                mul_ln163_reg_7431 <= grp_fu_929_p2;
                mul_ln164_reg_7442 <= grp_fu_934_p2;
                mul_ln16_1_reg_7129 <= mul_ln16_1_fu_1116_p2;
                mul_ln34_reg_7858 <= mul_ln34_fu_2676_p2;
                n1_bits_reg_7100 <= n1_bits_fu_1088_p1;
                neighbor_y_2_reg_7892 <= neighbor_y_2_fu_2754_p2;
                neighbor_y_reg_7880 <= neighbor_y_fu_2729_p2;
                phi_ln15_1_reg_7685 <= phi_ln15_1_fu_2404_p11;
                rotated_y3_reg_7340 <= mul_ln129_fu_1469_p2(34 downto 9);
                rotated_z3_reg_7345 <= mul_ln132_fu_1487_p2(34 downto 9);
                sext_ln45_cast_reg_7015 <= sext_ln45_cast_fu_1036_p1;
                shl_i_i16_i326_i_cast_cast_reg_7042 <= shl_i_i16_i326_i_cast_cast_fu_1052_p1;
                shl_i_i16_i609_i_cast_cast_reg_7069 <= shl_i_i16_i609_i_cast_cast_fu_1068_p1;
                tmp_27_cast_reg_7436 <= grp_fu_929_p2(55 downto 30);
                tmp_2_reg_7355 <= tmp_2_fu_1506_p1(9 downto 9);
                tmp_2_reg_7355_pp0_iter10_reg <= tmp_2_reg_7355_pp0_iter9_reg;
                tmp_2_reg_7355_pp0_iter3_reg <= tmp_2_reg_7355;
                tmp_2_reg_7355_pp0_iter4_reg <= tmp_2_reg_7355_pp0_iter3_reg;
                tmp_2_reg_7355_pp0_iter5_reg <= tmp_2_reg_7355_pp0_iter4_reg;
                tmp_2_reg_7355_pp0_iter6_reg <= tmp_2_reg_7355_pp0_iter5_reg;
                tmp_2_reg_7355_pp0_iter7_reg <= tmp_2_reg_7355_pp0_iter6_reg;
                tmp_2_reg_7355_pp0_iter8_reg <= tmp_2_reg_7355_pp0_iter7_reg;
                tmp_2_reg_7355_pp0_iter9_reg <= tmp_2_reg_7355_pp0_iter8_reg;
                tmp_45_cast_reg_7447 <= grp_fu_934_p2(55 downto 30);
                tmp_45_reg_7868 <= sub_ln23_fu_2691_p2(9 downto 9);
                tmp_49_reg_7916 <= sub_ln23_1_fu_2805_p2(9 downto 9);
                tmp_4_reg_7852 <= add_ln162_1_fu_2656_p2(26 downto 26);
                tmp_50_reg_7933 <= sub_ln23_2_fu_2849_p2(9 downto 9);
                tmp_51_reg_8881 <= tmp_51_fu_6228_p3;
                tmp_52_reg_8891 <= tmp_52_fu_6253_p3;
                tmp_53_reg_8901 <= tmp_53_fu_6278_p3;
                tmp_54_reg_8911 <= tmp_54_fu_6303_p3;
                tmp_58_reg_8921 <= tmp_58_fu_6328_p3;
                tmp_62_reg_8931 <= tmp_62_fu_6353_p3;
                tmp_63_cast_reg_7874 <= mul_ln23_fu_2701_p2(18 downto 12);
                tmp_66_reg_8941 <= tmp_66_fu_6378_p3;
                tmp_70_reg_8951 <= tmp_70_fu_6403_p3;
                tmp_70_reg_8951_pp0_iter12_reg <= tmp_70_reg_8951;
                tmp_74_reg_8961 <= tmp_74_fu_6428_p3;
                tmp_74_reg_8961_pp0_iter12_reg <= tmp_74_reg_8961;
                tmp_79_cast_reg_7922 <= mul_ln23_1_fu_2815_p2(18 downto 12);
                tmp_83_cast_reg_7939 <= mul_ln23_2_fu_2859_p2(18 downto 12);
                trunc_ln16_1_reg_7379 <= mul_ln132_fu_1487_p2(24 downto 9);
                trunc_ln16_1_reg_7379_pp0_iter3_reg <= trunc_ln16_1_reg_7379;
                trunc_ln16_1_reg_7379_pp0_iter4_reg <= trunc_ln16_1_reg_7379_pp0_iter3_reg;
                trunc_ln16_1_reg_7379_pp0_iter5_reg <= trunc_ln16_1_reg_7379_pp0_iter4_reg;
                trunc_ln16_1_reg_7379_pp0_iter6_reg <= trunc_ln16_1_reg_7379_pp0_iter5_reg;
                trunc_ln16_1_reg_7379_pp0_iter7_reg <= trunc_ln16_1_reg_7379_pp0_iter6_reg;
                trunc_ln16_1_reg_7379_pp0_iter8_reg <= trunc_ln16_1_reg_7379_pp0_iter7_reg;
                trunc_ln16_1_reg_7379_pp0_iter9_reg <= trunc_ln16_1_reg_7379_pp0_iter8_reg;
                trunc_ln1_reg_7222 <= s2_fu_1210_p2(35 downto 11);
                trunc_ln23_1_reg_7911 <= trunc_ln23_1_fu_2821_p1;
                trunc_ln23_2_reg_7928 <= trunc_ln23_2_fu_2865_p1;
                trunc_ln23_reg_7863 <= trunc_ln23_fu_2707_p1;
                trunc_ln2_reg_7227 <= s3_fu_1222_p2(35 downto 11);
                trunc_ln6_reg_7372 <= mul_ln129_fu_1469_p2(24 downto 9);
                trunc_ln6_reg_7372_pp0_iter3_reg <= trunc_ln6_reg_7372;
                trunc_ln6_reg_7372_pp0_iter4_reg <= trunc_ln6_reg_7372_pp0_iter3_reg;
                trunc_ln6_reg_7372_pp0_iter5_reg <= trunc_ln6_reg_7372_pp0_iter4_reg;
                trunc_ln6_reg_7372_pp0_iter6_reg <= trunc_ln6_reg_7372_pp0_iter5_reg;
                trunc_ln6_reg_7372_pp0_iter7_reg <= trunc_ln6_reg_7372_pp0_iter6_reg;
                trunc_ln6_reg_7372_pp0_iter8_reg <= trunc_ln6_reg_7372_pp0_iter7_reg;
                trunc_ln6_reg_7372_pp0_iter9_reg <= trunc_ln6_reg_7372_pp0_iter8_reg;
                trunc_ln_reg_7680 <= s1_fu_2301_p2(35 downto 11);
                x_index_57_reg_8774 <= x_index_57_fu_4957_p3;
                x_index_57_reg_8774_pp0_iter12_reg <= x_index_57_reg_8774;
                x_index_58_reg_8779 <= x_index_58_fu_4964_p3;
                x_index_58_reg_8779_pp0_iter12_reg <= x_index_58_reg_8779;
                x_index_59_reg_8784 <= x_index_59_fu_4970_p3;
                x_index_59_reg_8784_pp0_iter12_reg <= x_index_59_reg_8784;
                x_index_60_reg_8789 <= x_index_60_fu_4976_p3;
                x_index_60_reg_8789_pp0_iter12_reg <= x_index_60_reg_8789;
                x_index_61_reg_8794 <= x_index_61_fu_4982_p3;
                x_index_61_reg_8794_pp0_iter12_reg <= x_index_61_reg_8794;
                x_index_62_reg_8799 <= x_index_62_fu_4988_p3;
                x_index_62_reg_8799_pp0_iter12_reg <= x_index_62_reg_8799;
                x_index_63_reg_8804 <= x_index_63_fu_4995_p3;
                x_index_63_reg_8804_pp0_iter12_reg <= x_index_63_reg_8804;
                x_index_64_reg_8809 <= x_index_64_fu_5002_p3;
                x_index_64_reg_8809_pp0_iter12_reg <= x_index_64_reg_8809;
                x_index_reg_8769 <= x_index_fu_4950_p3;
                x_index_reg_8769_pp0_iter12_reg <= x_index_reg_8769;
                x_minus_ok_reg_7536 <= x_minus_ok_fu_1932_p2;
                x_minus_ok_reg_7536_pp0_iter10_reg <= x_minus_ok_reg_7536_pp0_iter9_reg;
                x_minus_ok_reg_7536_pp0_iter5_reg <= x_minus_ok_reg_7536;
                x_minus_ok_reg_7536_pp0_iter6_reg <= x_minus_ok_reg_7536_pp0_iter5_reg;
                x_minus_ok_reg_7536_pp0_iter7_reg <= x_minus_ok_reg_7536_pp0_iter6_reg;
                x_minus_ok_reg_7536_pp0_iter8_reg <= x_minus_ok_reg_7536_pp0_iter7_reg;
                x_minus_ok_reg_7536_pp0_iter9_reg <= x_minus_ok_reg_7536_pp0_iter8_reg;
                x_plus_ok_reg_7543 <= x_plus_ok_fu_1937_p2;
                x_plus_ok_reg_7543_pp0_iter10_reg <= x_plus_ok_reg_7543_pp0_iter9_reg;
                x_plus_ok_reg_7543_pp0_iter5_reg <= x_plus_ok_reg_7543;
                x_plus_ok_reg_7543_pp0_iter6_reg <= x_plus_ok_reg_7543_pp0_iter5_reg;
                x_plus_ok_reg_7543_pp0_iter7_reg <= x_plus_ok_reg_7543_pp0_iter6_reg;
                x_plus_ok_reg_7543_pp0_iter8_reg <= x_plus_ok_reg_7543_pp0_iter7_reg;
                x_plus_ok_reg_7543_pp0_iter9_reg <= x_plus_ok_reg_7543_pp0_iter8_reg;
                y_index_75_reg_8819 <= y_index_75_fu_5392_p3;
                y_index_75_reg_8819_pp0_iter12_reg <= y_index_75_reg_8819;
                y_index_76_reg_8824 <= y_index_76_fu_5399_p3;
                y_index_76_reg_8824_pp0_iter12_reg <= y_index_76_reg_8824;
                y_index_77_reg_8829 <= y_index_77_fu_5405_p3;
                y_index_77_reg_8829_pp0_iter12_reg <= y_index_77_reg_8829;
                y_index_78_reg_8834 <= y_index_78_fu_5411_p3;
                y_index_78_reg_8834_pp0_iter12_reg <= y_index_78_reg_8834;
                y_index_79_reg_8839 <= y_index_79_fu_5417_p3;
                y_index_79_reg_8839_pp0_iter12_reg <= y_index_79_reg_8839;
                y_index_80_reg_8844 <= y_index_80_fu_5423_p3;
                y_index_80_reg_8844_pp0_iter12_reg <= y_index_80_reg_8844;
                y_index_81_reg_8849 <= y_index_81_fu_5430_p3;
                y_index_81_reg_8849_pp0_iter12_reg <= y_index_81_reg_8849;
                y_index_82_reg_8854 <= y_index_82_fu_5437_p3;
                y_index_82_reg_8854_pp0_iter12_reg <= y_index_82_reg_8854;
                y_index_reg_8814 <= y_index_fu_5385_p3;
                y_index_reg_8814_pp0_iter12_reg <= y_index_reg_8814;
                y_mod3_1_reg_7897 <= y_mod3_1_fu_2762_p9;
                y_mod3_2_reg_7904 <= y_mod3_2_fu_2782_p9;
                y_mod3_reg_7885 <= y_mod3_fu_2734_p9;
                z_in_reg_8859 <= z_in_fu_6140_p3;
                zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_8955 <= zext_ln38_7_fu_6419_p1(14 - 1 downto 0);
                zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_8945 <= zext_ln38_6_fu_6394_p1(14 - 1 downto 0);
                zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_8935 <= zext_ln38_5_fu_6369_p1(14 - 1 downto 0);
                zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_8925 <= zext_ln38_4_fu_6344_p1(14 - 1 downto 0);
                zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_8915 <= zext_ln38_3_fu_6319_p1(14 - 1 downto 0);
                zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_8905 <= zext_ln38_2_fu_6294_p1(14 - 1 downto 0);
                zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_8895 <= zext_ln38_1_fu_6269_p1(14 - 1 downto 0);
                zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_8885 <= zext_ln38_fu_6244_p1(14 - 1 downto 0);
                zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_8965 <= zext_ln38_8_fu_6444_p1(14 - 1 downto 0);
                    zext_ln127_cast_reg_7008(11 downto 0) <= zext_ln127_cast_fu_1032_p1(11 downto 0);
                    zext_ln130_cast_reg_7001(11 downto 0) <= zext_ln130_cast_fu_1028_p1(11 downto 0);
                    zext_ln14_reg_7105(17 downto 0) <= zext_ln14_fu_1092_p1(17 downto 0);
                    zext_ln14_reg_7105_pp0_iter1_reg(17 downto 0) <= zext_ln14_reg_7105(17 downto 0);
                    zext_ln14_reg_7105_pp0_iter2_reg(17 downto 0) <= zext_ln14_reg_7105_pp0_iter1_reg(17 downto 0);
                    zext_ln14_reg_7105_pp0_iter3_reg(17 downto 0) <= zext_ln14_reg_7105_pp0_iter2_reg(17 downto 0);
                    zext_ln14_reg_7105_pp0_iter4_reg(17 downto 0) <= zext_ln14_reg_7105_pp0_iter3_reg(17 downto 0);
                    zext_ln14_reg_7105_pp0_iter5_reg(17 downto 0) <= zext_ln14_reg_7105_pp0_iter4_reg(17 downto 0);
                    zext_ln14_reg_7105_pp0_iter6_reg(17 downto 0) <= zext_ln14_reg_7105_pp0_iter5_reg(17 downto 0);
                    zext_ln14_reg_7105_pp0_iter7_reg(17 downto 0) <= zext_ln14_reg_7105_pp0_iter6_reg(17 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln14_4_reg_7247 <= grp_fu_6856_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln14_4_reg_7247_pp0_iter2_reg <= add_ln14_4_reg_7247;
                add_ln14_4_reg_7247_pp0_iter3_reg <= add_ln14_4_reg_7247_pp0_iter2_reg;
                add_ln14_4_reg_7247_pp0_iter4_reg <= add_ln14_4_reg_7247_pp0_iter3_reg;
                add_ln14_4_reg_7247_pp0_iter5_reg <= add_ln14_4_reg_7247_pp0_iter4_reg;
                add_ln14_4_reg_7247_pp0_iter6_reg <= add_ln14_4_reg_7247_pp0_iter5_reg;
                add_ln14_4_reg_7247_pp0_iter7_reg <= add_ln14_4_reg_7247_pp0_iter6_reg;
                add_ln14_4_reg_7247_pp0_iter8_reg <= add_ln14_4_reg_7247_pp0_iter7_reg;
                add_ln163_1_reg_7386 <= add_ln163_1_fu_1564_p2;
                add_ln164_1_reg_7397 <= add_ln164_1_fu_1584_p2;
                cross1_r5_reg_7955 <= grp_fu_6960_p3(27 downto 12);
                dx1_reg_7697 <= dx1_fu_2449_p2;
                dx1_reg_7697_pp0_iter10_reg <= dx1_reg_7697;
                dx3_reg_7719 <= dx3_fu_2465_p2;
                dx5_reg_7741 <= dx5_fu_2481_p2;
                dx5_reg_7741_pp0_iter10_reg <= dx5_reg_7741;
                dx6_reg_7764 <= dx6_fu_2493_p2;
                dy1_reg_7704 <= dy1_fu_2453_p2;
                dy2_reg_7709 <= dy2_fu_2457_p2;
                dy2_reg_7709_pp0_iter10_reg <= dy2_reg_7709;
                dy3_reg_7726 <= dy3_fu_2469_p2;
                dy4_reg_7731 <= dy4_fu_2473_p2;
                dy5_reg_7748 <= dy5_fu_2485_p2;
                dy6_reg_7753 <= dy6_fu_2489_p2;
                dy6_reg_7753_pp0_iter10_reg <= dy6_reg_7753;
                icmp_ln168_1_reg_7606 <= icmp_ln168_1_fu_2037_p2;
                icmp_ln168_2_reg_7619 <= icmp_ln168_2_fu_2063_p2;
                icmp_ln168_reg_7599 <= icmp_ln168_fu_2021_p2;
                icmp_ln41_1_reg_8975 <= icmp_ln41_1_fu_6454_p2;
                icmp_ln41_2_reg_8979 <= icmp_ln41_2_fu_6459_p2;
                icmp_ln41_3_reg_8983 <= icmp_ln41_3_fu_6464_p2;
                icmp_ln41_4_reg_8987 <= icmp_ln41_4_fu_6469_p2;
                icmp_ln41_5_reg_8991 <= icmp_ln41_5_fu_6474_p2;
                icmp_ln41_6_reg_8995 <= icmp_ln41_6_fu_6479_p2;
                icmp_ln41_7_reg_8999 <= icmp_ln41_7_fu_6484_p2;
                icmp_ln41_8_reg_9003 <= icmp_ln41_8_fu_6489_p2;
                icmp_ln41_reg_8971 <= icmp_ln41_fu_6449_p2;
                internal_x_2_reg_8112 <= internal_x_2_fu_3245_p3;
                internal_x_reg_8017 <= internal_x_fu_3047_p3;
                mul_ln14_4_reg_7146 <= mul_ln14_4_fu_1134_p2;
                mul_ln15_4_reg_7158 <= mul_ln15_4_fu_1143_p2;
                mul_ln16_4_reg_7163 <= mul_ln16_4_fu_1148_p2;
                n2_bits_reg_7134 <= n2_bits_fu_1122_p1;
                rotated_y1_reg_7277 <= mul_ln127_fu_1313_p2(34 downto 9);
                rotated_z1_reg_7282 <= mul_ln130_fu_1331_p2(34 downto 9);
                select_ln163_1_reg_7453 <= select_ln163_1_fu_1725_p3;
                select_ln164_1_reg_7458 <= select_ln164_1_fu_1758_p3;
                select_ln168_1_reg_7611 <= select_ln168_1_fu_2055_p3;
                select_ln168_reg_7594 <= select_ln168_fu_2013_p3;
                sign2_r1_reg_7969 <= cross2_r1_fu_2914_p2(15 downto 15);
                sign2_r2_reg_7975 <= cross2_r2_fu_2909_p2(15 downto 15);
                sign2_r3_reg_7981 <= cross2_r3_fu_2919_p2(15 downto 15);
                sign2_r4_reg_7987 <= cross2_r4_fu_2924_p2(15 downto 15);
                sign2_r5_reg_7963 <= grp_fu_6968_p3(27 downto 27);
                sign2_r6_reg_7993 <= cross2_r6_fu_2929_p2(15 downto 15);
                sign2_r7_reg_7999 <= cross2_r7_fu_2939_p2(15 downto 15);
                sign2_r8_reg_8005 <= cross2_r8_fu_2934_p2(15 downto 15);
                sign2_r9_reg_8011 <= cross2_r9_fu_2944_p2(15 downto 15);
                test_x_reg_7625 <= test_x_fu_2069_p1;
                tmp_10_reg_7589 <= bitcast_ln716_fu_1961_p1(63 downto 63);
                tmp_3_reg_7463 <= select_ln163_1_fu_1725_p3(25 downto 12);
                tmp_46_reg_8035 <= sub_ln35_fu_3059_p2(9 downto 9);
                tmp_47_reg_8052 <= sub_ln35_1_fu_3106_p2(9 downto 9);
                tmp_48_reg_8069 <= sub_ln35_2_fu_3147_p2(9 downto 9);
                tmp_5_reg_7391 <= add_ln163_1_fu_1564_p2(27 downto 27);
                tmp_67_cast_reg_8041 <= mul_ln35_fu_3069_p2(18 downto 12);
                tmp_6_reg_7475 <= select_ln164_1_fu_1758_p3(25 downto 12);
                tmp_71_cast_reg_8058 <= mul_ln35_1_fu_3116_p2(18 downto 12);
                tmp_75_cast_reg_8075 <= mul_ln35_2_fu_3157_p2(18 downto 12);
                tmp_7_reg_7402 <= add_ln164_1_fu_1584_p2(27 downto 27);
                trunc_ln15_7_reg_7287 <= mul_ln127_fu_1313_p2(24 downto 9);
                trunc_ln15_7_reg_7287_pp0_iter2_reg <= trunc_ln15_7_reg_7287;
                trunc_ln15_7_reg_7287_pp0_iter3_reg <= trunc_ln15_7_reg_7287_pp0_iter2_reg;
                trunc_ln15_7_reg_7287_pp0_iter4_reg <= trunc_ln15_7_reg_7287_pp0_iter3_reg;
                trunc_ln15_7_reg_7287_pp0_iter5_reg <= trunc_ln15_7_reg_7287_pp0_iter4_reg;
                trunc_ln15_7_reg_7287_pp0_iter6_reg <= trunc_ln15_7_reg_7287_pp0_iter5_reg;
                trunc_ln15_7_reg_7287_pp0_iter7_reg <= trunc_ln15_7_reg_7287_pp0_iter6_reg;
                trunc_ln15_7_reg_7287_pp0_iter8_reg <= trunc_ln15_7_reg_7287_pp0_iter7_reg;
                trunc_ln15_8_reg_7294 <= mul_ln130_fu_1331_p2(24 downto 9);
                trunc_ln15_8_reg_7294_pp0_iter2_reg <= trunc_ln15_8_reg_7294;
                trunc_ln15_8_reg_7294_pp0_iter3_reg <= trunc_ln15_8_reg_7294_pp0_iter2_reg;
                trunc_ln15_8_reg_7294_pp0_iter4_reg <= trunc_ln15_8_reg_7294_pp0_iter3_reg;
                trunc_ln15_8_reg_7294_pp0_iter5_reg <= trunc_ln15_8_reg_7294_pp0_iter4_reg;
                trunc_ln15_8_reg_7294_pp0_iter6_reg <= trunc_ln15_8_reg_7294_pp0_iter5_reg;
                trunc_ln15_8_reg_7294_pp0_iter7_reg <= trunc_ln15_8_reg_7294_pp0_iter6_reg;
                trunc_ln15_8_reg_7294_pp0_iter8_reg <= trunc_ln15_8_reg_7294_pp0_iter7_reg;
                trunc_ln165_reg_7470 <= trunc_ln165_fu_1774_p1;
                trunc_ln166_reg_7482 <= trunc_ln166_fu_1788_p1;
                trunc_ln18_1_reg_7692 <= s1_1_fu_2433_p2(35 downto 11);
                trunc_ln19_1_reg_7252 <= s2_1_fu_1263_p2(35 downto 11);
                trunc_ln20_1_reg_7257 <= s3_1_fu_1275_p2(35 downto 11);
                trunc_ln35_1_reg_8047 <= trunc_ln35_1_fu_3122_p1;
                trunc_ln35_2_reg_8064 <= trunc_ln35_2_fu_3163_p1;
                trunc_ln35_reg_8030 <= trunc_ln35_fu_3075_p1;
                x_index_29_reg_8081 <= x_index_29_fu_3212_p3;
                y_minus_ok_reg_7555 <= y_minus_ok_fu_1951_p2;
                y_minus_ok_reg_7555_pp0_iter10_reg <= y_minus_ok_reg_7555_pp0_iter9_reg;
                y_minus_ok_reg_7555_pp0_iter5_reg <= y_minus_ok_reg_7555;
                y_minus_ok_reg_7555_pp0_iter6_reg <= y_minus_ok_reg_7555_pp0_iter5_reg;
                y_minus_ok_reg_7555_pp0_iter7_reg <= y_minus_ok_reg_7555_pp0_iter6_reg;
                y_minus_ok_reg_7555_pp0_iter8_reg <= y_minus_ok_reg_7555_pp0_iter7_reg;
                y_minus_ok_reg_7555_pp0_iter9_reg <= y_minus_ok_reg_7555_pp0_iter8_reg;
                y_plus_ok_reg_7562 <= y_plus_ok_fu_1956_p2;
                y_plus_ok_reg_7562_pp0_iter10_reg <= y_plus_ok_reg_7562_pp0_iter9_reg;
                y_plus_ok_reg_7562_pp0_iter5_reg <= y_plus_ok_reg_7562;
                y_plus_ok_reg_7562_pp0_iter6_reg <= y_plus_ok_reg_7562_pp0_iter5_reg;
                y_plus_ok_reg_7562_pp0_iter7_reg <= y_plus_ok_reg_7562_pp0_iter6_reg;
                y_plus_ok_reg_7562_pp0_iter8_reg <= y_plus_ok_reg_7562_pp0_iter7_reg;
                y_plus_ok_reg_7562_pp0_iter9_reg <= y_plus_ok_reg_7562_pp0_iter8_reg;
                    zext_ln14_3_reg_7139(17 downto 0) <= zext_ln14_3_fu_1126_p1(17 downto 0);
                    zext_ln14_3_reg_7139_pp0_iter1_reg(17 downto 0) <= zext_ln14_3_reg_7139(17 downto 0);
                    zext_ln14_3_reg_7139_pp0_iter2_reg(17 downto 0) <= zext_ln14_3_reg_7139_pp0_iter1_reg(17 downto 0);
                    zext_ln14_3_reg_7139_pp0_iter3_reg(17 downto 0) <= zext_ln14_3_reg_7139_pp0_iter2_reg(17 downto 0);
                    zext_ln14_3_reg_7139_pp0_iter4_reg(17 downto 0) <= zext_ln14_3_reg_7139_pp0_iter3_reg(17 downto 0);
                    zext_ln14_3_reg_7139_pp0_iter5_reg(17 downto 0) <= zext_ln14_3_reg_7139_pp0_iter4_reg(17 downto 0);
                    zext_ln14_3_reg_7139_pp0_iter6_reg(17 downto 0) <= zext_ln14_3_reg_7139_pp0_iter5_reg(17 downto 0);
                    zext_ln14_3_reg_7139_pp0_iter7_reg(17 downto 0) <= zext_ln14_3_reg_7139_pp0_iter6_reg(17 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln14_7_reg_7301 <= grp_fu_6893_p3;
                ap_phi_reg_pp0_iter2_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter1_p_ph76_ph_i_in_reg_825;
                ap_phi_reg_pp0_iter2_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter1_p_ph81_ph_i_reg_869;
                ap_phi_reg_pp0_iter2_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter1_p_ph_ph_i_reg_798;
                ap_phi_reg_pp0_iter2_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter1_ref_tmp219_2_reg_891;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln14_7_reg_7301_pp0_iter2_reg <= add_ln14_7_reg_7301;
                add_ln14_7_reg_7301_pp0_iter3_reg <= add_ln14_7_reg_7301_pp0_iter2_reg;
                add_ln14_7_reg_7301_pp0_iter4_reg <= add_ln14_7_reg_7301_pp0_iter3_reg;
                add_ln14_7_reg_7301_pp0_iter5_reg <= add_ln14_7_reg_7301_pp0_iter4_reg;
                add_ln14_7_reg_7301_pp0_iter6_reg <= add_ln14_7_reg_7301_pp0_iter5_reg;
                add_ln14_7_reg_7301_pp0_iter7_reg <= add_ln14_7_reg_7301_pp0_iter6_reg;
                add_ln14_7_reg_7301_pp0_iter8_reg <= add_ln14_7_reg_7301_pp0_iter7_reg;
                add_ln162_reg_7794 <= add_ln162_fu_2541_p2;
                and_ln195_1_reg_8744 <= and_ln195_1_fu_4221_p2;
                and_ln195_3_reg_8749 <= and_ln195_3_fu_4237_p2;
                and_ln195_4_reg_8754 <= and_ln195_4_fu_4249_p2;
                and_ln195_5_reg_8759 <= and_ln195_5_fu_4265_p2;
                and_ln195_7_reg_8764 <= and_ln195_7_fu_4281_p2;
                bound_reg_8161 <= bound_fu_3266_p2;
                bound_reg_8161_pp0_iter11_reg <= bound_reg_8161;
                bram_index_1_reg_8282 <= bram_index_1_fu_3695_p2;
                bram_index_2_reg_8290 <= bram_index_2_fu_3701_p2;
                center_x_mod3_reg_7579 <= grp_fu_1922_p2;
                center_x_mod3_reg_7579_pp0_iter8_reg <= center_x_mod3_reg_7579;
                conv3_i_i62_1_i_cast850_cast970_cast_reg_7835 <= conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p9;
                cross1_r2_reg_8165 <= cross1_r2_fu_3279_p2;
                cross1_r8_reg_8177 <= cross1_r8_fu_3306_p2;
                cross3_r2_reg_8171 <= cross3_r2_fu_3283_p2;
                cross3_r8_reg_8183 <= cross3_r8_fu_3310_p2;
                face_reg_8143 <= face_fu_3251_p2;
                icmp_ln169_1_reg_7655 <= icmp_ln169_1_fu_2259_p2;
                icmp_ln169_2_reg_7668 <= icmp_ln169_2_fu_2285_p2;
                icmp_ln169_reg_7648 <= icmp_ln169_fu_2243_p2;
                icmp_ln37_10_reg_8383 <= icmp_ln37_10_fu_3809_p2;
                icmp_ln37_11_reg_8390 <= icmp_ln37_11_fu_3815_p2;
                icmp_ln37_12_reg_8397 <= icmp_ln37_12_fu_3821_p2;
                icmp_ln37_13_reg_8404 <= icmp_ln37_13_fu_3827_p2;
                icmp_ln37_14_reg_8411 <= icmp_ln37_14_fu_3833_p2;
                icmp_ln37_15_reg_8418 <= icmp_ln37_15_fu_3839_p2;
                icmp_ln37_16_reg_8432 <= icmp_ln37_16_fu_3887_p2;
                icmp_ln37_17_reg_8441 <= icmp_ln37_17_fu_3893_p2;
                icmp_ln37_18_reg_8450 <= icmp_ln37_18_fu_3899_p2;
                icmp_ln37_19_reg_8459 <= icmp_ln37_19_fu_3905_p2;
                icmp_ln37_1_reg_8306 <= icmp_ln37_1_fu_3713_p2;
                icmp_ln37_20_reg_8468 <= icmp_ln37_20_fu_3911_p2;
                icmp_ln37_21_reg_8477 <= icmp_ln37_21_fu_3917_p2;
                icmp_ln37_22_reg_8486 <= icmp_ln37_22_fu_3923_p2;
                icmp_ln37_23_reg_8495 <= icmp_ln37_23_fu_3929_p2;
                icmp_ln37_24_reg_8504 <= icmp_ln37_24_fu_3935_p2;
                icmp_ln37_25_reg_8512 <= icmp_ln37_25_fu_3941_p2;
                icmp_ln37_26_reg_8520 <= icmp_ln37_26_fu_3947_p2;
                icmp_ln37_27_reg_8528 <= icmp_ln37_27_fu_3953_p2;
                icmp_ln37_28_reg_8536 <= icmp_ln37_28_fu_3959_p2;
                icmp_ln37_29_reg_8544 <= icmp_ln37_29_fu_3965_p2;
                icmp_ln37_2_reg_8314 <= icmp_ln37_2_fu_3719_p2;
                icmp_ln37_30_reg_8552 <= icmp_ln37_30_fu_3971_p2;
                icmp_ln37_31_reg_8560 <= icmp_ln37_31_fu_3977_p2;
                icmp_ln37_35_reg_8568 <= icmp_ln37_35_fu_3983_p2;
                icmp_ln37_36_reg_8577 <= icmp_ln37_36_fu_3989_p2;
                icmp_ln37_37_reg_8586 <= icmp_ln37_37_fu_3995_p2;
                icmp_ln37_38_reg_8595 <= icmp_ln37_38_fu_4001_p2;
                icmp_ln37_3_reg_8322 <= icmp_ln37_3_fu_3725_p2;
                icmp_ln37_43_reg_8604 <= icmp_ln37_43_fu_4007_p2;
                icmp_ln37_44_reg_8612 <= icmp_ln37_44_fu_4013_p2;
                icmp_ln37_45_reg_8620 <= icmp_ln37_45_fu_4019_p2;
                icmp_ln37_46_reg_8628 <= icmp_ln37_46_fu_4025_p2;
                icmp_ln37_4_reg_8330 <= icmp_ln37_4_fu_3731_p2;
                icmp_ln37_5_reg_8338 <= icmp_ln37_5_fu_3737_p2;
                icmp_ln37_6_reg_8346 <= icmp_ln37_6_fu_3743_p2;
                icmp_ln37_7_reg_8354 <= icmp_ln37_7_fu_3749_p2;
                icmp_ln37_8_reg_8369 <= icmp_ln37_8_fu_3797_p2;
                icmp_ln37_9_reg_8376 <= icmp_ln37_9_fu_3803_p2;
                icmp_ln37_reg_8298 <= icmp_ln37_fu_3707_p2;
                icmp_ln38_10_reg_8702 <= icmp_ln38_10_fu_4133_p2;
                icmp_ln38_11_reg_8708 <= icmp_ln38_11_fu_4139_p2;
                icmp_ln38_12_reg_8714 <= icmp_ln38_12_fu_4145_p2;
                icmp_ln38_13_reg_8720 <= icmp_ln38_13_fu_4151_p2;
                icmp_ln38_14_reg_8726 <= icmp_ln38_14_fu_4157_p2;
                icmp_ln38_15_reg_8732 <= icmp_ln38_15_fu_4163_p2;
                icmp_ln38_1_reg_8642 <= icmp_ln38_1_fu_4037_p2;
                icmp_ln38_2_reg_8648 <= icmp_ln38_2_fu_4043_p2;
                icmp_ln38_3_reg_8654 <= icmp_ln38_3_fu_4049_p2;
                icmp_ln38_4_reg_8660 <= icmp_ln38_4_fu_4055_p2;
                icmp_ln38_5_reg_8666 <= icmp_ln38_5_fu_4061_p2;
                icmp_ln38_6_reg_8672 <= icmp_ln38_6_fu_4067_p2;
                icmp_ln38_7_reg_8678 <= icmp_ln38_7_fu_4073_p2;
                icmp_ln38_8_reg_8690 <= icmp_ln38_8_fu_4121_p2;
                icmp_ln38_9_reg_8696 <= icmp_ln38_9_fu_4127_p2;
                icmp_ln38_reg_8636 <= icmp_ln38_fu_4031_p2;
                internal_y_3_reg_8220 <= internal_y_3_fu_3604_p3;
                internal_y_4_reg_8251 <= internal_y_4_fu_3659_p3;
                internal_y_reg_8189 <= internal_y_fu_3549_p3;
                ix_reg_7487 <= ix_fu_1823_p3;
                iy_reg_7494 <= iy_fu_1855_p3;
                low_center_x_reg_7515 <= low_center_x_fu_1914_p1;
                low_center_x_reg_7515_pp0_iter4_reg <= low_center_x_reg_7515;
                low_center_x_reg_7515_pp0_iter5_reg <= low_center_x_reg_7515_pp0_iter4_reg;
                low_center_x_reg_7515_pp0_iter6_reg <= low_center_x_reg_7515_pp0_iter5_reg;
                low_center_x_reg_7515_pp0_iter7_reg <= low_center_x_reg_7515_pp0_iter6_reg;
                low_center_x_reg_7515_pp0_iter8_reg <= low_center_x_reg_7515_pp0_iter7_reg;
                low_center_x_reg_7515_pp0_iter9_reg <= low_center_x_reg_7515_pp0_iter8_reg;
                low_center_y_reg_7523 <= low_center_y_fu_1918_p1;
                low_center_y_reg_7523_pp0_iter4_reg <= low_center_y_reg_7523;
                low_center_y_reg_7523_pp0_iter5_reg <= low_center_y_reg_7523_pp0_iter4_reg;
                low_center_y_reg_7523_pp0_iter6_reg <= low_center_y_reg_7523_pp0_iter5_reg;
                low_center_y_reg_7523_pp0_iter7_reg <= low_center_y_reg_7523_pp0_iter6_reg;
                low_center_y_reg_7523_pp0_iter8_reg <= low_center_y_reg_7523_pp0_iter7_reg;
                low_center_y_reg_7523_pp0_iter9_reg <= low_center_y_reg_7523_pp0_iter8_reg;
                mul_ln14_7_reg_7195 <= mul_ln14_7_fu_1185_p2;
                mul_ln15_7_reg_7207 <= mul_ln15_7_fu_1194_p2;
                mul_ln162_reg_8151 <= grp_fu_924_p2;
                mul_ln16_7_reg_7212 <= mul_ln16_7_fu_1199_p2;
                mul_ln32_reg_7799 <= mul_ln32_fu_2553_p2;
                mul_ln33_reg_7804 <= mul_ln33_fu_2565_p2;
                neighbor_x_2_reg_7830 <= neighbor_x_2_fu_2605_p2;
                neighbor_x_reg_7819 <= neighbor_x_fu_2580_p2;
                or_ln37_13_reg_8425 <= or_ln37_13_fu_3881_p2;
                or_ln37_6_reg_8362 <= or_ln37_6_fu_3791_p2;
                or_ln38_13_reg_8738 <= or_ln38_13_fu_4205_p2;
                or_ln38_6_reg_8684 <= or_ln38_6_fu_4115_p2;
                phi_ln_reg_7631 <= phi_ln_fu_2160_p11;
                rotated_y2_reg_7316 <= mul_ln128_fu_1413_p2(34 downto 9);
                rotated_z2_reg_7321 <= mul_ln131_fu_1431_p2(34 downto 9);
                select_ln169_1_reg_7660 <= select_ln169_1_fu_2277_p3;
                select_ln169_reg_7643 <= select_ln169_fu_2235_p3;
                test_y_reg_7674 <= test_y_fu_2291_p1;
                tmp_11_reg_7638 <= bitcast_ln716_1_fu_2183_p1(63 downto 63);
                tmp_24_cast_reg_8156 <= grp_fu_924_p2(51 downto 29);
                trunc_ln15_6_reg_7326 <= mul_ln128_fu_1413_p2(24 downto 9);
                trunc_ln15_6_reg_7326_pp0_iter2_reg <= trunc_ln15_6_reg_7326;
                trunc_ln15_6_reg_7326_pp0_iter3_reg <= trunc_ln15_6_reg_7326_pp0_iter2_reg;
                trunc_ln15_6_reg_7326_pp0_iter4_reg <= trunc_ln15_6_reg_7326_pp0_iter3_reg;
                trunc_ln15_6_reg_7326_pp0_iter5_reg <= trunc_ln15_6_reg_7326_pp0_iter4_reg;
                trunc_ln15_6_reg_7326_pp0_iter6_reg <= trunc_ln15_6_reg_7326_pp0_iter5_reg;
                trunc_ln15_6_reg_7326_pp0_iter7_reg <= trunc_ln15_6_reg_7326_pp0_iter6_reg;
                trunc_ln15_6_reg_7326_pp0_iter8_reg <= trunc_ln15_6_reg_7326_pp0_iter7_reg;
                trunc_ln15_9_reg_7333 <= mul_ln131_fu_1431_p2(24 downto 9);
                trunc_ln15_9_reg_7333_pp0_iter2_reg <= trunc_ln15_9_reg_7333;
                trunc_ln15_9_reg_7333_pp0_iter3_reg <= trunc_ln15_9_reg_7333_pp0_iter2_reg;
                trunc_ln15_9_reg_7333_pp0_iter4_reg <= trunc_ln15_9_reg_7333_pp0_iter3_reg;
                trunc_ln15_9_reg_7333_pp0_iter5_reg <= trunc_ln15_9_reg_7333_pp0_iter4_reg;
                trunc_ln15_9_reg_7333_pp0_iter6_reg <= trunc_ln15_9_reg_7333_pp0_iter5_reg;
                trunc_ln15_9_reg_7333_pp0_iter7_reg <= trunc_ln15_9_reg_7333_pp0_iter6_reg;
                trunc_ln15_9_reg_7333_pp0_iter8_reg <= trunc_ln15_9_reg_7333_pp0_iter7_reg;
                trunc_ln18_2_reg_7789 <= s1_2_fu_2519_p2(35 downto 11);
                trunc_ln19_2_reg_7306 <= s2_2_fu_1372_p2(35 downto 11);
                trunc_ln20_2_reg_7311 <= s3_2_fu_1384_p2(35 downto 11);
                x_mod3_1_reg_7841 <= x_mod3_1_fu_2630_p9;
                x_mod3_reg_7824 <= x_mod3_fu_2585_p9;
                x_ok_reg_7501 <= x_ok_fu_1882_p2;
                x_ok_reg_7501_pp0_iter4_reg <= x_ok_reg_7501;
                x_ok_reg_7501_pp0_iter5_reg <= x_ok_reg_7501_pp0_iter4_reg;
                x_ok_reg_7501_pp0_iter6_reg <= x_ok_reg_7501_pp0_iter5_reg;
                x_ok_reg_7501_pp0_iter7_reg <= x_ok_reg_7501_pp0_iter6_reg;
                x_ok_reg_7501_pp0_iter8_reg <= x_ok_reg_7501_pp0_iter7_reg;
                x_ok_reg_7501_pp0_iter9_reg <= x_ok_reg_7501_pp0_iter8_reg;
                y_ok_reg_7508 <= y_ok_fu_1908_p2;
                y_ok_reg_7508_pp0_iter4_reg <= y_ok_reg_7508;
                y_ok_reg_7508_pp0_iter5_reg <= y_ok_reg_7508_pp0_iter4_reg;
                y_ok_reg_7508_pp0_iter6_reg <= y_ok_reg_7508_pp0_iter5_reg;
                y_ok_reg_7508_pp0_iter7_reg <= y_ok_reg_7508_pp0_iter6_reg;
                y_ok_reg_7508_pp0_iter8_reg <= y_ok_reg_7508_pp0_iter7_reg;
                y_ok_reg_7508_pp0_iter9_reg <= y_ok_reg_7508_pp0_iter8_reg;
                    zext_ln14_6_reg_7188(17 downto 0) <= zext_ln14_6_fu_1177_p1(17 downto 0);
                    zext_ln14_6_reg_7188_pp0_iter1_reg(17 downto 0) <= zext_ln14_6_reg_7188(17 downto 0);
                    zext_ln14_6_reg_7188_pp0_iter2_reg(17 downto 0) <= zext_ln14_6_reg_7188_pp0_iter1_reg(17 downto 0);
                    zext_ln14_6_reg_7188_pp0_iter3_reg(17 downto 0) <= zext_ln14_6_reg_7188_pp0_iter2_reg(17 downto 0);
                    zext_ln14_6_reg_7188_pp0_iter4_reg(17 downto 0) <= zext_ln14_6_reg_7188_pp0_iter3_reg(17 downto 0);
                    zext_ln14_6_reg_7188_pp0_iter5_reg(17 downto 0) <= zext_ln14_6_reg_7188_pp0_iter4_reg(17 downto 0);
                    zext_ln14_6_reg_7188_pp0_iter6_reg(17 downto 0) <= zext_ln14_6_reg_7188_pp0_iter5_reg(17 downto 0);
                    zext_ln14_6_reg_7188_pp0_iter7_reg(17 downto 0) <= zext_ln14_6_reg_7188_pp0_iter6_reg(17 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter10_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter9_p_ph76_ph_i_in_reg_825;
                ap_phi_reg_pp0_iter10_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter9_p_ph81_ph_i_reg_869;
                ap_phi_reg_pp0_iter10_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter9_p_ph_ph_i_reg_798;
                ap_phi_reg_pp0_iter10_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter9_ref_tmp219_2_reg_891;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter11_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter10_p_ph76_ph_i_in_reg_825;
                ap_phi_reg_pp0_iter11_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter10_p_ph81_ph_i_reg_869;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter12_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter11_ref_tmp219_2_reg_891;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter1_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter0_p_ph76_ph_i_in_reg_825;
                ap_phi_reg_pp0_iter1_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter0_p_ph81_ph_i_reg_869;
                ap_phi_reg_pp0_iter1_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter0_p_ph_ph_i_reg_798;
                ap_phi_reg_pp0_iter1_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter0_ref_tmp219_2_reg_891;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter3_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter2_p_ph76_ph_i_in_reg_825;
                ap_phi_reg_pp0_iter3_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter2_p_ph81_ph_i_reg_869;
                ap_phi_reg_pp0_iter3_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter2_p_ph_ph_i_reg_798;
                ap_phi_reg_pp0_iter3_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter2_ref_tmp219_2_reg_891;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter4_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter3_p_ph76_ph_i_in_reg_825;
                ap_phi_reg_pp0_iter4_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter3_p_ph81_ph_i_reg_869;
                ap_phi_reg_pp0_iter4_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter3_p_ph_ph_i_reg_798;
                ap_phi_reg_pp0_iter4_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter3_ref_tmp219_2_reg_891;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter5_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter4_p_ph76_ph_i_in_reg_825;
                ap_phi_reg_pp0_iter5_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter4_p_ph81_ph_i_reg_869;
                ap_phi_reg_pp0_iter5_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter4_p_ph_ph_i_reg_798;
                ap_phi_reg_pp0_iter5_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter4_ref_tmp219_2_reg_891;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter6_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter5_p_ph76_ph_i_in_reg_825;
                ap_phi_reg_pp0_iter6_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter5_p_ph81_ph_i_reg_869;
                ap_phi_reg_pp0_iter6_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter5_p_ph_ph_i_reg_798;
                ap_phi_reg_pp0_iter6_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter5_ref_tmp219_2_reg_891;
                conv_i_reg_7569 <= grp_fu_921_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter7_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter6_p_ph76_ph_i_in_reg_825;
                ap_phi_reg_pp0_iter7_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter6_p_ph81_ph_i_reg_869;
                ap_phi_reg_pp0_iter7_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter6_p_ph_ph_i_reg_798;
                ap_phi_reg_pp0_iter7_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter6_ref_tmp219_2_reg_891;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter8_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter7_p_ph76_ph_i_in_reg_825;
                ap_phi_reg_pp0_iter8_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter7_p_ph81_ph_i_reg_869;
                ap_phi_reg_pp0_iter8_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter7_p_ph_ph_i_reg_798;
                ap_phi_reg_pp0_iter8_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter7_ref_tmp219_2_reg_891;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter9_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter8_p_ph76_ph_i_in_reg_825;
                ap_phi_reg_pp0_iter9_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter8_p_ph81_ph_i_reg_869;
                ap_phi_reg_pp0_iter9_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter8_p_ph_ph_i_reg_798;
                ap_phi_reg_pp0_iter9_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter8_ref_tmp219_2_reg_891;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                conv_i1_reg_7574 <= grp_fu_921_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_1018 <= grp_fu_916_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                sub_ln32_reg_7950 <= grp_fu_6960_p3;
            end if;
        end if;
    end process;
    zext_ln130_cast_reg_7001(34 downto 12) <= "00000000000000000000000";
    zext_ln127_cast_reg_7008(34 downto 12) <= "00000000000000000000000";
    zext_ln14_reg_7105(33 downto 18) <= "0000000000000000";
    zext_ln14_reg_7105_pp0_iter1_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_reg_7105_pp0_iter2_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_reg_7105_pp0_iter3_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_reg_7105_pp0_iter4_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_reg_7105_pp0_iter5_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_reg_7105_pp0_iter6_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_reg_7105_pp0_iter7_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_3_reg_7139(33 downto 18) <= "0000000000000000";
    zext_ln14_3_reg_7139_pp0_iter1_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_3_reg_7139_pp0_iter2_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_3_reg_7139_pp0_iter3_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_3_reg_7139_pp0_iter4_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_3_reg_7139_pp0_iter5_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_3_reg_7139_pp0_iter6_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_3_reg_7139_pp0_iter7_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_6_reg_7188(33 downto 18) <= "0000000000000000";
    zext_ln14_6_reg_7188_pp0_iter1_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_6_reg_7188_pp0_iter2_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_6_reg_7188_pp0_iter3_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_6_reg_7188_pp0_iter4_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_6_reg_7188_pp0_iter5_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_6_reg_7188_pp0_iter6_reg(33 downto 18) <= "0000000000000000";
    zext_ln14_6_reg_7188_pp0_iter7_reg(33 downto 18) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter11_stage1, ap_idle_pp0_0to10, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to12, ap_done_pending_pp0, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to12 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter11_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln150_fu_1636_p2 <= std_logic_vector(unsigned(tmp_cast_fu_1611_p4) + unsigned(ap_const_lv8_1));
    add_ln162_1_fu_2656_p2 <= std_logic_vector(signed(sext_ln162_2_fu_2650_p1) + signed(sext_ln162_3_fu_2653_p1));
    add_ln162_fu_2541_p2 <= std_logic_vector(signed(sext_ln162_1_fu_2538_p1) + signed(sext_ln162_fu_2535_p1));
    add_ln163_1_fu_1564_p2 <= std_logic_vector(signed(sext_ln163_2_fu_1558_p1) + signed(sext_ln163_3_fu_1561_p1));
    add_ln163_fu_1520_p2 <= std_logic_vector(signed(sext_ln163_1_fu_1517_p1) + signed(sext_ln163_fu_1514_p1));
    add_ln164_1_fu_1584_p2 <= std_logic_vector(signed(sext_ln164_2_fu_1578_p1) + signed(sext_ln164_3_fu_1581_p1));
    add_ln164_fu_1532_p2 <= std_logic_vector(signed(sext_ln164_1_fu_1529_p1) + signed(sext_ln164_fu_1526_p1));
    add_ln165_fu_1811_p2 <= std_logic_vector(unsigned(tmp_3_reg_7463) + unsigned(ap_const_lv14_1));
    add_ln166_fu_1843_p2 <= std_logic_vector(unsigned(tmp_6_reg_7475) + unsigned(ap_const_lv14_1));
    add_ln168_fu_2043_p2 <= std_logic_vector(unsigned(trunc_ln168_2_fu_2033_p1) + unsigned(ap_const_lv11_7F4));
    add_ln169_fu_2265_p2 <= std_logic_vector(unsigned(trunc_ln169_2_fu_2255_p1) + unsigned(ap_const_lv11_7F4));
    add_ln32_1_fu_3626_p2 <= std_logic_vector(unsigned(sub_ln32_3_fu_3620_p2) + unsigned(conv3_i_i62_i_cast846_cast966_cast9_cast104_fu_3503_p1));
    add_ln32_2_fu_3668_p2 <= std_logic_vector(unsigned(sub_ln32_1_fu_3516_p2) + unsigned(conv3_i_i62_1_i_cast850_cast970_cast17_cast120_fu_3665_p1));
    add_ln32_3_fu_3674_p2 <= std_logic_vector(unsigned(sub_ln32_2_fu_3565_p2) + unsigned(conv3_i_i62_1_i_cast850_cast970_cast17_cast120_fu_3665_p1));
    add_ln32_4_fu_3680_p2 <= std_logic_vector(unsigned(sub_ln32_3_fu_3620_p2) + unsigned(conv3_i_i62_1_i_cast850_cast970_cast17_cast120_fu_3665_p1));
    add_ln32_fu_3571_p2 <= std_logic_vector(unsigned(sub_ln32_2_fu_3565_p2) + unsigned(conv3_i_i62_i_cast846_cast966_cast9_cast104_fu_3503_p1));
    and_ln168_1_fu_2146_p2 <= (xor_ln168_1_fu_2140_p2 and icmp_ln168_1_reg_7606);
    and_ln168_fu_2131_p2 <= (xor_ln168_fu_2126_p2 and icmp_ln168_2_reg_7619);
    and_ln169_1_fu_2390_p2 <= (xor_ln169_1_fu_2384_p2 and icmp_ln169_1_reg_7655);
    and_ln169_fu_2375_p2 <= (xor_ln169_fu_2370_p2 and icmp_ln169_2_reg_7668);
    and_ln195_10_fu_6151_p2 <= (face_reg_8143 and and_ln195_9_fu_6147_p2);
    and_ln195_11_fu_4211_p2 <= (y_minus_ok_reg_7555_pp0_iter10_reg and x_ok_reg_7501_pp0_iter9_reg);
    and_ln195_12_fu_4215_p2 <= (inside_r8_fu_3497_p2 and face_fu_3251_p2);
    and_ln195_13_fu_6162_p2 <= (y_minus_ok_reg_7555_pp0_iter10_reg and x_plus_ok_reg_7543_pp0_iter10_reg);
    and_ln195_14_fu_6166_p2 <= (face_reg_8143 and and_ln195_13_fu_6162_p2);
    and_ln195_15_fu_4227_p2 <= (y_ok_reg_7508_pp0_iter9_reg and x_minus_ok_reg_7536_pp0_iter10_reg);
    and_ln195_16_fu_4231_p2 <= (inside_r4_fu_3421_p2 and face_fu_3251_p2);
    and_ln195_17_fu_4243_p2 <= (inside_r5_fu_3345_p2 and face_fu_3251_p2);
    and_ln195_18_fu_4255_p2 <= (y_ok_reg_7508_pp0_iter9_reg and x_plus_ok_reg_7543_pp0_iter10_reg);
    and_ln195_19_fu_4259_p2 <= (inside_r6_fu_3459_p2 and face_fu_3251_p2);
    and_ln195_1_fu_4221_p2 <= (and_ln195_12_fu_4215_p2 and and_ln195_11_fu_4211_p2);
    and_ln195_20_fu_6177_p2 <= (y_plus_ok_reg_7562_pp0_iter10_reg and x_minus_ok_reg_7536_pp0_iter10_reg);
    and_ln195_21_fu_6181_p2 <= (face_reg_8143 and and_ln195_20_fu_6177_p2);
    and_ln195_22_fu_4271_p2 <= (y_plus_ok_reg_7562_pp0_iter10_reg and x_ok_reg_7501_pp0_iter9_reg);
    and_ln195_23_fu_4275_p2 <= (inside_r2_fu_3383_p2 and face_fu_3251_p2);
    and_ln195_24_fu_6192_p2 <= (y_plus_ok_reg_7562_pp0_iter10_reg and x_plus_ok_reg_7543_pp0_iter10_reg);
    and_ln195_25_fu_6196_p2 <= (face_reg_8143 and and_ln195_24_fu_6192_p2);
    and_ln195_2_fu_6171_p2 <= (inside_r9_fu_4492_p2 and and_ln195_14_fu_6166_p2);
    and_ln195_3_fu_4237_p2 <= (and_ln195_16_fu_4231_p2 and and_ln195_15_fu_4227_p2);
    and_ln195_4_fu_4249_p2 <= (bound_fu_3266_p2 and and_ln195_17_fu_4243_p2);
    and_ln195_5_fu_4265_p2 <= (and_ln195_19_fu_4259_p2 and and_ln195_18_fu_4255_p2);
    and_ln195_6_fu_6186_p2 <= (inside_r1_fu_4378_p2 and and_ln195_21_fu_6181_p2);
    and_ln195_7_fu_4281_p2 <= (and_ln195_23_fu_4275_p2 and and_ln195_22_fu_4271_p2);
    and_ln195_8_fu_6201_p2 <= (inside_r3_fu_4416_p2 and and_ln195_25_fu_6196_p2);
    and_ln195_9_fu_6147_p2 <= (y_minus_ok_reg_7555_pp0_iter10_reg and x_minus_ok_reg_7536_pp0_iter10_reg);
    and_ln195_fu_6156_p2 <= (inside_r7_fu_4454_p2 and and_ln195_10_fu_6151_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp205_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state1_pp0_stage0_iter0_ignore_call157)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp205 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call157));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp243_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0_ignore_call157)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp243 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_ignore_call157));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;


    ap_block_pp0_stage2_11001_ignoreCallOp168_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0_ignore_call157)
    begin
                ap_block_pp0_stage2_11001_ignoreCallOp168 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0_ignore_call157));
    end process;

        ap_block_pp0_stage2_ignoreCallOp168 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(data_stream_TVALID, last_signal_i)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((data_stream_TVALID = ap_const_logic_0) and (last_signal_i = ap_const_lv1_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call157_assign_proc : process(data_stream_TVALID, last_signal_i)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call157 <= ((data_stream_TVALID = ap_const_logic_0) and (last_signal_i = ap_const_lv1_0));
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(data_stream_TVALID, last_signal_load_reg_7096)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((last_signal_load_reg_7096 = ap_const_lv1_0) and (data_stream_TVALID = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage1_iter0_ignore_call157_assign_proc : process(data_stream_TVALID, last_signal_load_reg_7096)
    begin
                ap_block_state2_pp0_stage1_iter0_ignore_call157 <= ((last_signal_load_reg_7096 = ap_const_lv1_0) and (data_stream_TVALID = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(data_stream_TVALID, last_signal_load_reg_7096)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((last_signal_load_reg_7096 = ap_const_lv1_0) and (data_stream_TVALID = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage2_iter0_ignore_call157_assign_proc : process(data_stream_TVALID, last_signal_load_reg_7096)
    begin
                ap_block_state3_pp0_stage2_iter0_ignore_call157 <= ((last_signal_load_reg_7096 = ap_const_lv1_0) and (data_stream_TVALID = ap_const_logic_0));
    end process;


    ap_condition_1373_assign_proc : process(ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_1373 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_1385_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_1385 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_1431_assign_proc : process(last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, tmp_53_reg_8901)
    begin
                ap_condition_1431 <= ((bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (tmp_53_reg_8901 = ap_const_lv1_0));
    end process;


    ap_condition_1436_assign_proc : process(last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, tmp_53_reg_8901, icmp_ln41_2_reg_8979)
    begin
                ap_condition_1436 <= ((bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (icmp_ln41_2_reg_8979 = ap_const_lv1_1) and (tmp_53_reg_8901 = ap_const_lv1_1));
    end process;


    ap_condition_1439_assign_proc : process(last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, tmp_53_reg_8901, icmp_ln41_2_reg_8979)
    begin
                ap_condition_1439 <= ((bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (icmp_ln41_2_reg_8979 = ap_const_lv1_0) and (tmp_53_reg_8901 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (last_signal_load_reg_7096 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter11_stage1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, last_signal_load_reg_7096_pp0_iter11_reg, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter11_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter11_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg, ap_loop_exit_ready_pp0_iter10_reg, ap_loop_exit_ready_pp0_iter11_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to12_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to12 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to12 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6_assign_proc : process(last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161_pp0_iter11_reg, tmp_54_reg_8911, icmp_ln41_3_reg_8983, tmp_55_fu_6545_p3, ap_phi_reg_pp0_iter12_p_ph78_ph_i_in_reg_836, tmp_56_fu_6563_p3, tmp_57_fu_6554_p3)
    begin
        if (((bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0))) then
            if (((icmp_ln41_3_reg_8983 = ap_const_lv1_0) and (tmp_54_reg_8911 = ap_const_lv1_1))) then 
                ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6 <= tmp_57_fu_6554_p3;
            elsif (((icmp_ln41_3_reg_8983 = ap_const_lv1_1) and (tmp_54_reg_8911 = ap_const_lv1_1))) then 
                ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6 <= tmp_56_fu_6563_p3;
            elsif ((tmp_54_reg_8911 = ap_const_lv1_0)) then 
                ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6 <= tmp_55_fu_6545_p3;
            else 
                ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6 <= ap_phi_reg_pp0_iter12_p_ph78_ph_i_in_reg_836;
            end if;
        else 
            ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6 <= ap_phi_reg_pp0_iter12_p_ph78_ph_i_in_reg_836;
        end if; 
    end process;


    ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6_assign_proc : process(last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161_pp0_iter11_reg, tmp_62_reg_8931, icmp_ln41_5_reg_8991, grp_fu_973_p4, ap_phi_reg_pp0_iter12_p_ph79_ph_i_reg_858, tmp_64_fu_6604_p4)
    begin
        if (((bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (icmp_ln41_5_reg_8991 = ap_const_lv1_1) and (tmp_62_reg_8931 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6 <= tmp_64_fu_6604_p4;
        elsif ((((bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (icmp_ln41_5_reg_8991 = ap_const_lv1_0) and (tmp_62_reg_8931 = ap_const_lv1_1)) or ((bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (tmp_62_reg_8931 = ap_const_lv1_0)))) then 
            ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6 <= grp_fu_973_p4;
        else 
            ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6 <= ap_phi_reg_pp0_iter12_p_ph79_ph_i_reg_858;
        end if; 
    end process;


    ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6_assign_proc : process(bound_reg_8161_pp0_iter11_reg, last_signal_load_reg_7096_pp0_iter12_reg, tmp_70_reg_8951_pp0_iter12_reg, icmp_ln41_7_reg_8999, grp_fu_994_p4, ap_phi_reg_pp0_iter12_p_ph83_ph_i_reg_880, tmp_72_fu_6625_p4)
    begin
        if (((last_signal_load_reg_7096_pp0_iter12_reg = ap_const_lv1_0) and (bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln41_7_reg_8999 = ap_const_lv1_1) and (tmp_70_reg_8951_pp0_iter12_reg = ap_const_lv1_1))) then 
            ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6 <= tmp_72_fu_6625_p4;
        elsif ((((last_signal_load_reg_7096_pp0_iter12_reg = ap_const_lv1_0) and (bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln41_7_reg_8999 = ap_const_lv1_0) and (tmp_70_reg_8951_pp0_iter12_reg = ap_const_lv1_1)) or ((last_signal_load_reg_7096_pp0_iter12_reg = ap_const_lv1_0) and (bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (tmp_70_reg_8951_pp0_iter12_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6 <= grp_fu_994_p4;
        else 
            ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6 <= ap_phi_reg_pp0_iter12_p_ph83_ph_i_reg_880;
        end if; 
    end process;


    ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6_assign_proc : process(last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161_pp0_iter11_reg, tmp_58_reg_8921, icmp_ln41_4_reg_8987, tmp_59_fu_6572_p3, ap_phi_reg_pp0_iter12_p_ph86_ph_i_in_reg_847, tmp_60_fu_6590_p3, tmp_61_fu_6581_p3)
    begin
        if (((bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0))) then
            if (((icmp_ln41_4_reg_8987 = ap_const_lv1_0) and (tmp_58_reg_8921 = ap_const_lv1_1))) then 
                ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6 <= tmp_61_fu_6581_p3;
            elsif (((icmp_ln41_4_reg_8987 = ap_const_lv1_1) and (tmp_58_reg_8921 = ap_const_lv1_1))) then 
                ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6 <= tmp_60_fu_6590_p3;
            elsif ((tmp_58_reg_8921 = ap_const_lv1_0)) then 
                ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6 <= tmp_59_fu_6572_p3;
            else 
                ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6 <= ap_phi_reg_pp0_iter12_p_ph86_ph_i_in_reg_847;
            end if;
        else 
            ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6 <= ap_phi_reg_pp0_iter12_p_ph86_ph_i_in_reg_847;
        end if; 
    end process;


    ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6_assign_proc : process(last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, tmp_52_reg_8891, icmp_ln41_1_reg_8975, tmp_fu_6494_p3, ap_phi_reg_pp0_iter11_p_ph_ph89_i_in_reg_814, tmp_20_fu_6512_p3, tmp_21_fu_6503_p3)
    begin
        if (((bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0))) then
            if (((icmp_ln41_1_reg_8975 = ap_const_lv1_0) and (tmp_52_reg_8891 = ap_const_lv1_1))) then 
                ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6 <= tmp_21_fu_6503_p3;
            elsif (((icmp_ln41_1_reg_8975 = ap_const_lv1_1) and (tmp_52_reg_8891 = ap_const_lv1_1))) then 
                ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6 <= tmp_20_fu_6512_p3;
            elsif ((tmp_52_reg_8891 = ap_const_lv1_0)) then 
                ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6 <= tmp_fu_6494_p3;
            else 
                ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6 <= ap_phi_reg_pp0_iter11_p_ph_ph89_i_in_reg_814;
            end if;
        else 
            ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6 <= ap_phi_reg_pp0_iter11_p_ph_ph89_i_in_reg_814;
        end if; 
    end process;


    ap_phi_mux_ref_tmp219_2_phi_fu_895_p8_assign_proc : process(bound_reg_8161_pp0_iter11_reg, last_signal_load_reg_7096_pp0_iter12_reg, tmp_74_reg_8961_pp0_iter12_reg, icmp_ln41_8_reg_9003, grp_fu_1006_p4, ap_phi_reg_pp0_iter12_ref_tmp219_2_reg_891, tmp_76_fu_6636_p4)
    begin
        if (((last_signal_load_reg_7096_pp0_iter12_reg = ap_const_lv1_0) and (bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln41_8_reg_9003 = ap_const_lv1_1) and (tmp_74_reg_8961_pp0_iter12_reg = ap_const_lv1_1))) then 
            ap_phi_mux_ref_tmp219_2_phi_fu_895_p8 <= tmp_76_fu_6636_p4;
        elsif ((((last_signal_load_reg_7096_pp0_iter12_reg = ap_const_lv1_0) and (bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln41_8_reg_9003 = ap_const_lv1_0) and (tmp_74_reg_8961_pp0_iter12_reg = ap_const_lv1_1)) or ((last_signal_load_reg_7096_pp0_iter12_reg = ap_const_lv1_0) and (bound_reg_8161_pp0_iter11_reg = ap_const_lv1_1) and (tmp_74_reg_8961_pp0_iter12_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_ref_tmp219_2_phi_fu_895_p8 <= grp_fu_1006_p4;
        else 
            ap_phi_mux_ref_tmp219_2_phi_fu_895_p8 <= ap_phi_reg_pp0_iter12_ref_tmp219_2_reg_891;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_ph76_ph_i_in_reg_825 <= "XXX";
    ap_phi_reg_pp0_iter0_p_ph81_ph_i_reg_869 <= "XXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ph_ph_i_reg_798 <= "X";
    ap_phi_reg_pp0_iter0_ref_tmp219_2_reg_891 <= "XXXXXXXXX";
    ap_phi_reg_pp0_iter11_p_ph_ph89_i_in_reg_814 <= "XX";
    ap_phi_reg_pp0_iter12_p_ph78_ph_i_in_reg_836 <= "XXXX";
    ap_phi_reg_pp0_iter12_p_ph79_ph_i_reg_858 <= "XXXXXXXXX";
    ap_phi_reg_pp0_iter12_p_ph83_ph_i_reg_880 <= "XXXXXXXXX";
    ap_phi_reg_pp0_iter12_p_ph86_ph_i_in_reg_847 <= "XXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    ashr_ln168_fu_2081_p2 <= std_logic_vector(shift_right(signed(select_ln168_reg_7594),to_integer(unsigned('0' & zext_ln168_2_fu_2078_p1(31-1 downto 0)))));
    ashr_ln169_fu_2325_p2 <= std_logic_vector(shift_right(signed(select_ln169_reg_7643),to_integer(unsigned('0' & zext_ln169_2_fu_2322_p1(31-1 downto 0)))));
    bitcast_ln716_1_fu_2183_p1 <= reg_1018;
    bitcast_ln716_fu_1961_p1 <= reg_1018;
    bound_fu_3266_p2 <= (y_ok_reg_7508_pp0_iter9_reg and x_ok_reg_7501_pp0_iter9_reg);
    bram_index_1_fu_3695_p2 <= std_logic_vector(unsigned(sub_ln32_2_fu_3565_p2) + unsigned(conv3_i_i62_2_i_cast851_cast971_cast19_cast124_fu_3686_p1));
    bram_index_2_fu_3701_p2 <= std_logic_vector(unsigned(sub_ln32_3_fu_3620_p2) + unsigned(conv3_i_i62_2_i_cast851_cast971_cast19_cast124_fu_3686_p1));
    bram_index_fu_3689_p2 <= std_logic_vector(unsigned(sub_ln32_1_fu_3516_p2) + unsigned(conv3_i_i62_2_i_cast851_cast971_cast19_cast124_fu_3686_p1));
    color_fu_1670_p3 <= 
        select_ln153_fu_1658_p3 when (or_ln153_fu_1665_p2(0) = '1') else 
        select_ln150_1_fu_1650_p3;
    conv3_i_i62_1_i_cast850_cast970_cast17_cast120_fu_3665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv3_i_i62_1_i_cast850_cast970_cast_reg_7835),4));
    conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p7 <= "XX";
    conv3_i_i62_2_i_cast851_cast971_cast19_cast124_fu_3686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_mod3_1_reg_7841),4));
    conv3_i_i62_i_cast846_cast966_cast9_cast104_fu_3503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_mod3_reg_7824),4));
    cross1_r1_fu_4314_p2 <= std_logic_vector(unsigned(cross1_r2_reg_8165) + unsigned(dy2_reg_7709_pp0_iter10_reg));
    cross1_r2_fu_3279_p2 <= std_logic_vector(unsigned(cross1_r5_reg_7955) + unsigned(dx1_reg_7697_pp0_iter10_reg));
    cross1_r3_fu_4322_p2 <= std_logic_vector(unsigned(cross1_r2_reg_8165) - unsigned(dy2_reg_7709_pp0_iter10_reg));
    cross1_r4_fu_3288_p2 <= std_logic_vector(unsigned(cross1_r5_reg_7955) + unsigned(dy2_reg_7709_pp0_iter10_reg));
    cross1_r6_fu_3297_p2 <= std_logic_vector(unsigned(cross1_r5_reg_7955) - unsigned(dy2_reg_7709_pp0_iter10_reg));
    cross1_r7_fu_4330_p2 <= std_logic_vector(unsigned(cross1_r8_reg_8177) + unsigned(dy2_reg_7709_pp0_iter10_reg));
    cross1_r8_fu_3306_p2 <= std_logic_vector(unsigned(cross1_r5_reg_7955) - unsigned(dx1_reg_7697_pp0_iter10_reg));
    cross1_r9_fu_4338_p2 <= std_logic_vector(unsigned(cross1_r8_reg_8177) - unsigned(dy2_reg_7709_pp0_iter10_reg));
    cross2_r1_fu_2914_p2 <= std_logic_vector(unsigned(cross2_r2_fu_2909_p2) + unsigned(dy4_reg_7731));
    cross2_r2_fu_2909_p2 <= std_logic_vector(unsigned(cross2_r5_fu_2900_p4) + unsigned(dx3_reg_7719));
    cross2_r3_fu_2919_p2 <= std_logic_vector(unsigned(cross2_r2_fu_2909_p2) - unsigned(dy4_reg_7731));
    cross2_r4_fu_2924_p2 <= std_logic_vector(unsigned(cross2_r5_fu_2900_p4) + unsigned(dy4_reg_7731));
    cross2_r5_fu_2900_p4 <= grp_fu_6968_p3(27 downto 12);
    cross2_r6_fu_2929_p2 <= std_logic_vector(unsigned(cross2_r5_fu_2900_p4) - unsigned(dy4_reg_7731));
    cross2_r7_fu_2939_p2 <= std_logic_vector(unsigned(cross2_r8_fu_2934_p2) + unsigned(dy4_reg_7731));
    cross2_r8_fu_2934_p2 <= std_logic_vector(unsigned(cross2_r5_fu_2900_p4) - unsigned(dx3_reg_7719));
    cross2_r9_fu_2944_p2 <= std_logic_vector(unsigned(cross2_r8_fu_2934_p2) - unsigned(dy4_reg_7731));
    cross3_r1_fu_4318_p2 <= std_logic_vector(unsigned(cross3_r2_reg_8171) + unsigned(dy6_reg_7753_pp0_iter10_reg));
    cross3_r2_fu_3283_p2 <= std_logic_vector(unsigned(cross3_r5_fu_3270_p4) + unsigned(dx5_reg_7741_pp0_iter10_reg));
    cross3_r3_fu_4326_p2 <= std_logic_vector(unsigned(cross3_r2_reg_8171) - unsigned(dy6_reg_7753_pp0_iter10_reg));
    cross3_r4_fu_3292_p2 <= std_logic_vector(unsigned(cross3_r5_fu_3270_p4) + unsigned(dy6_reg_7753_pp0_iter10_reg));
    cross3_r5_fu_3270_p4 <= grp_fu_6977_p3(27 downto 12);
    cross3_r6_fu_3301_p2 <= std_logic_vector(unsigned(cross3_r5_fu_3270_p4) - unsigned(dy6_reg_7753_pp0_iter10_reg));
    cross3_r7_fu_4334_p2 <= std_logic_vector(unsigned(cross3_r8_reg_8183) + unsigned(dy6_reg_7753_pp0_iter10_reg));
    cross3_r8_fu_3310_p2 <= std_logic_vector(unsigned(cross3_r5_fu_3270_p4) - unsigned(dx5_reg_7741_pp0_iter10_reg));
    cross3_r9_fu_4342_p2 <= std_logic_vector(unsigned(cross3_r8_reg_8183) - unsigned(dy6_reg_7753_pp0_iter10_reg));

    data_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, data_stream_TVALID, last_signal_load_reg_7096, last_signal_i, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (last_signal_load_reg_7096 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (last_signal_load_reg_7096 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (last_signal_i = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            data_stream_TDATA_blk_n <= data_stream_TVALID;
        else 
            data_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_stream_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096, last_signal_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (last_signal_load_reg_7096 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (last_signal_load_reg_7096 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (last_signal_i = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            data_stream_TREADY <= ap_const_logic_1;
        else 
            data_stream_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    dx1_fu_2449_p2 <= std_logic_vector(unsigned(trunc_ln15_6_reg_7326_pp0_iter8_reg) - unsigned(trunc_ln15_7_reg_7287_pp0_iter8_reg));
    dx2_fu_2461_p2 <= std_logic_vector(unsigned(phi_ln_reg_7631) - unsigned(trunc_ln15_7_reg_7287_pp0_iter8_reg));
    dx3_fu_2465_p2 <= std_logic_vector(unsigned(trunc_ln6_reg_7372_pp0_iter9_reg) - unsigned(trunc_ln15_6_reg_7326_pp0_iter8_reg));
    dx4_fu_2477_p2 <= std_logic_vector(unsigned(phi_ln_reg_7631) - unsigned(trunc_ln15_6_reg_7326_pp0_iter8_reg));
    dx5_fu_2481_p2 <= std_logic_vector(unsigned(trunc_ln15_7_reg_7287_pp0_iter8_reg) - unsigned(trunc_ln6_reg_7372_pp0_iter9_reg));
    dx6_fu_2493_p2 <= std_logic_vector(unsigned(phi_ln_reg_7631) - unsigned(trunc_ln6_reg_7372_pp0_iter9_reg));
    dy1_fu_2453_p2 <= std_logic_vector(unsigned(phi_ln15_1_reg_7685) - unsigned(trunc_ln15_8_reg_7294_pp0_iter8_reg));
    dy2_fu_2457_p2 <= std_logic_vector(unsigned(trunc_ln15_9_reg_7333_pp0_iter8_reg) - unsigned(trunc_ln15_8_reg_7294_pp0_iter8_reg));
    dy3_fu_2469_p2 <= std_logic_vector(unsigned(phi_ln15_1_reg_7685) - unsigned(trunc_ln15_9_reg_7333_pp0_iter8_reg));
    dy4_fu_2473_p2 <= std_logic_vector(unsigned(trunc_ln16_1_reg_7379_pp0_iter9_reg) - unsigned(trunc_ln15_9_reg_7333_pp0_iter8_reg));
    dy5_fu_2485_p2 <= std_logic_vector(unsigned(phi_ln15_1_reg_7685) - unsigned(trunc_ln16_1_reg_7379_pp0_iter9_reg));
    dy6_fu_2489_p2 <= std_logic_vector(unsigned(trunc_ln15_8_reg_7294_pp0_iter8_reg) - unsigned(trunc_ln16_1_reg_7379_pp0_iter9_reg));
    empty_45_fu_5528_p2 <= (icmp_ln38_15_reg_8732 or icmp_ln37_7_reg_8354);
    empty_46_fu_5547_p2 <= (icmp_ln38_14_reg_8726 or icmp_ln37_6_reg_8346);
    empty_47_fu_5566_p2 <= (icmp_ln38_13_reg_8720 or icmp_ln37_5_reg_8338);
    empty_48_fu_5585_p2 <= (icmp_ln38_12_reg_8714 or icmp_ln37_4_reg_8330);
    empty_49_fu_5604_p2 <= (icmp_ln38_11_reg_8708 or icmp_ln37_3_reg_8322);
    empty_50_fu_5623_p2 <= (icmp_ln38_10_reg_8702 or icmp_ln37_2_reg_8314);
    empty_51_fu_5642_p2 <= (icmp_ln38_9_reg_8696 or icmp_ln37_1_reg_8306);
    empty_52_fu_5661_p2 <= (icmp_ln38_8_reg_8690 or icmp_ln37_reg_8298);
    empty_53_fu_5695_p2 <= (icmp_ln37_23_reg_8495 or icmp_ln37_15_reg_8418);
    empty_54_fu_5714_p2 <= (icmp_ln37_22_reg_8486 or icmp_ln37_14_reg_8411);
    empty_55_fu_5733_p2 <= (icmp_ln37_21_reg_8477 or icmp_ln37_13_reg_8404);
    empty_56_fu_5752_p2 <= (icmp_ln37_20_reg_8468 or icmp_ln37_12_reg_8397);
    empty_57_fu_5771_p2 <= (icmp_ln37_19_reg_8459 or icmp_ln37_11_reg_8390);
    empty_58_fu_5790_p2 <= (icmp_ln37_18_reg_8450 or icmp_ln37_10_reg_8383);
    empty_59_fu_5809_p2 <= (icmp_ln37_9_reg_8376 or icmp_ln37_17_reg_8441);
    empty_60_fu_5828_p2 <= (icmp_ln37_8_reg_8369 or icmp_ln37_16_reg_8432);
    empty_61_fu_5868_p2 <= (icmp_ln37_39_fu_4790_p2 or icmp_ln37_31_reg_8560);
    empty_62_fu_5892_p2 <= (icmp_ln37_38_reg_8595 or icmp_ln37_30_reg_8552);
    empty_63_fu_5915_p2 <= (icmp_ln37_37_reg_8586 or icmp_ln37_29_reg_8544);
    empty_64_fu_5938_p2 <= (icmp_ln37_36_reg_8577 or icmp_ln37_28_reg_8536);
    empty_65_fu_5961_p2 <= (icmp_ln37_35_reg_8568 or icmp_ln37_27_reg_8528);
    empty_66_fu_5985_p2 <= (icmp_ln37_34_fu_4785_p2 or icmp_ln37_26_reg_8520);
    empty_67_fu_6010_p2 <= (icmp_ln37_33_fu_4780_p2 or icmp_ln37_25_reg_8512);
    face_fu_3251_p2 <= (tmp_2_reg_7355_pp0_iter10_reg xor ap_const_lv1_1);
    
    grp_fu_1006_p4_proc : process(ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6)
    begin
        grp_fu_1006_p4 <= ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6;
        grp_fu_1006_p4(8) <= ap_const_lv1_0(0);
    end process;


    grp_fu_1922_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1922_ce <= ap_const_logic_1;
        else 
            grp_fu_1922_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1922_p0 <= ix_fu_1823_p3(9 - 1 downto 0);
    grp_fu_1922_p1 <= ap_const_lv9_3(3 - 1 downto 0);

    grp_fu_1942_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1942_ce <= ap_const_logic_1;
        else 
            grp_fu_1942_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1942_p1 <= ap_const_lv9_3(3 - 1 downto 0);

    grp_fu_6814_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6814_ce <= ap_const_logic_1;
        else 
            grp_fu_6814_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6814_p0 <= zext_ln14_2_fu_1106_p1(18 - 1 downto 0);

    grp_fu_6822_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6822_ce <= ap_const_logic_1;
        else 
            grp_fu_6822_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6822_p0 <= zext_ln14_fu_1092_p1(18 - 1 downto 0);
    grp_fu_6822_p2 <= shl_i_i16_i326_i_cast_cast_reg_7042(33 - 1 downto 0);

    grp_fu_6830_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6830_ce <= ap_const_logic_1;
        else 
            grp_fu_6830_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6830_p0 <= zext_ln14_2_fu_1106_p1(18 - 1 downto 0);

    grp_fu_6839_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6839_ce <= ap_const_logic_1;
        else 
            grp_fu_6839_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6839_p0 <= zext_ln14_fu_1092_p1(18 - 1 downto 0);
    grp_fu_6839_p2 <= sext_ln45_cast_reg_7015(33 - 1 downto 0);

    grp_fu_6847_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6847_ce <= ap_const_logic_1;
        else 
            grp_fu_6847_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6847_p0 <= zext_ln14_2_fu_1106_p1(18 - 1 downto 0);

    grp_fu_6856_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6856_ce <= ap_const_logic_1;
        else 
            grp_fu_6856_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6856_p0 <= zext_ln14_5_fu_1139_p1(18 - 1 downto 0);
    grp_fu_6856_p1 <= i_a13_cast_cast_reg_7076(16 - 1 downto 0);

    grp_fu_6863_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6863_ce <= ap_const_logic_1;
        else 
            grp_fu_6863_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6863_p0 <= zext_ln14_3_fu_1126_p1(18 - 1 downto 0);
    grp_fu_6863_p1 <= i_a21_cast_cast_reg_7062(16 - 1 downto 0);
    grp_fu_6863_p2 <= shl_i_i16_i326_i_cast_cast_reg_7042(33 - 1 downto 0);

    grp_fu_6870_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6870_ce <= ap_const_logic_1;
        else 
            grp_fu_6870_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6870_p0 <= zext_ln14_5_fu_1139_p1(18 - 1 downto 0);
    grp_fu_6870_p1 <= i_a23_cast_cast_reg_7049(16 - 1 downto 0);

    grp_fu_6878_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6878_ce <= ap_const_logic_1;
        else 
            grp_fu_6878_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6878_p0 <= zext_ln14_3_fu_1126_p1(18 - 1 downto 0);
    grp_fu_6878_p1 <= i_a31_cast_cast_reg_7035(16 - 1 downto 0);
    grp_fu_6878_p2 <= sext_ln45_cast_reg_7015(33 - 1 downto 0);

    grp_fu_6885_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6885_ce <= ap_const_logic_1;
        else 
            grp_fu_6885_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6885_p0 <= zext_ln14_5_fu_1139_p1(18 - 1 downto 0);
    grp_fu_6885_p1 <= i_a33_cast_cast_reg_7022(16 - 1 downto 0);

    grp_fu_6893_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6893_ce <= ap_const_logic_1;
        else 
            grp_fu_6893_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6893_p0 <= zext_ln14_8_fu_1190_p1(18 - 1 downto 0);
    grp_fu_6893_p1 <= i_a13_cast_cast_reg_7076(16 - 1 downto 0);

    grp_fu_6900_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6900_ce <= ap_const_logic_1;
        else 
            grp_fu_6900_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6900_p0 <= zext_ln14_6_fu_1177_p1(18 - 1 downto 0);
    grp_fu_6900_p1 <= i_a21_cast_cast_reg_7062(16 - 1 downto 0);
    grp_fu_6900_p2 <= shl_i_i16_i326_i_cast_cast_reg_7042(33 - 1 downto 0);

    grp_fu_6907_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6907_ce <= ap_const_logic_1;
        else 
            grp_fu_6907_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6907_p0 <= zext_ln14_8_fu_1190_p1(18 - 1 downto 0);
    grp_fu_6907_p1 <= i_a23_cast_cast_reg_7049(16 - 1 downto 0);

    grp_fu_6915_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6915_ce <= ap_const_logic_1;
        else 
            grp_fu_6915_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6915_p0 <= zext_ln14_6_fu_1177_p1(18 - 1 downto 0);
    grp_fu_6915_p1 <= i_a31_cast_cast_reg_7035(16 - 1 downto 0);
    grp_fu_6915_p2 <= sext_ln45_cast_reg_7015(33 - 1 downto 0);

    grp_fu_6922_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6922_ce <= ap_const_logic_1;
        else 
            grp_fu_6922_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6922_p0 <= zext_ln14_8_fu_1190_p1(18 - 1 downto 0);
    grp_fu_6922_p1 <= i_a33_cast_cast_reg_7022(16 - 1 downto 0);

    grp_fu_6930_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6930_ce <= ap_const_logic_1;
        else 
            grp_fu_6930_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6930_p1 <= ap_const_lv18_D7(8 - 1 downto 0);
    grp_fu_6930_p2 <= ap_const_lv18_2800(14 - 1 downto 0);

    grp_fu_6942_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6942_ce <= ap_const_logic_1;
        else 
            grp_fu_6942_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6942_p0 <= zext_ln14_reg_7105_pp0_iter7_reg(18 - 1 downto 0);
    grp_fu_6942_p1 <= i_a11_cast_cast_reg_7089(16 - 1 downto 0);
    grp_fu_6942_p2 <= shl_i_i16_i609_i_cast_cast_reg_7069(33 - 1 downto 0);

    grp_fu_6948_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6948_ce <= ap_const_logic_1;
        else 
            grp_fu_6948_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6948_p0 <= zext_ln14_3_reg_7139_pp0_iter7_reg(18 - 1 downto 0);
    grp_fu_6948_p1 <= i_a11_cast_cast_reg_7089(16 - 1 downto 0);
    grp_fu_6948_p2 <= shl_i_i16_i609_i_cast_cast_reg_7069(33 - 1 downto 0);

    grp_fu_6954_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6954_ce <= ap_const_logic_1;
        else 
            grp_fu_6954_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_6954_p0 <= zext_ln14_6_reg_7188_pp0_iter7_reg(18 - 1 downto 0);
    grp_fu_6954_p1 <= i_a11_cast_cast_reg_7089(16 - 1 downto 0);
    grp_fu_6954_p2 <= shl_i_i16_i609_i_cast_cast_reg_7069(33 - 1 downto 0);

    grp_fu_6960_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6960_ce <= ap_const_logic_1;
        else 
            grp_fu_6960_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_6968_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6968_ce <= ap_const_logic_1;
        else 
            grp_fu_6968_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_6977_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_6977_ce <= ap_const_logic_1;
        else 
            grp_fu_6977_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_916_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_916_ce <= ap_const_logic_1;
        else 
            grp_fu_916_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_916_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, conv_i_reg_7569, conv_i1_reg_7574)
    begin
        if ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_916_p0 <= conv_i1_reg_7574;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_916_p0 <= conv_i_reg_7569;
            else 
                grp_fu_916_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_916_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_921_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_921_ce <= ap_const_logic_1;
        else 
            grp_fu_921_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_921_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, sext_ln168_fu_1928_p1, sext_ln169_fu_1947_p1)
    begin
        if ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_921_p0 <= sext_ln169_fu_1947_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_921_p0 <= sext_ln168_fu_1928_p1;
            else 
                grp_fu_921_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_921_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_924_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_924_ce <= ap_const_logic_1;
        else 
            grp_fu_924_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_924_p1 <= ap_const_lv55_AAAAAAB(29 - 1 downto 0);

    grp_fu_929_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_929_ce <= ap_const_logic_1;
        else 
            grp_fu_929_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_929_p1 <= ap_const_lv57_15555556(30 - 1 downto 0);

    grp_fu_934_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_934_ce <= ap_const_logic_1;
        else 
            grp_fu_934_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_934_p1 <= ap_const_lv57_15555556(30 - 1 downto 0);
    grp_fu_943_p4 <= data_stream_TDATA(63 downto 46);
    grp_fu_953_p4 <= data_stream_TDATA(45 downto 28);
    grp_fu_963_p4 <= data_stream_TDATA(27 downto 10);
    
    grp_fu_973_p4_proc : process(zext_ln45_fu_6599_p1)
    begin
        grp_fu_973_p4 <= zext_ln45_fu_6599_p1;
        grp_fu_973_p4(5) <= ap_const_lv1_0(0);
    end process;

    
    grp_fu_984_p4_proc : process(ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6)
    begin
        grp_fu_984_p4 <= ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6;
        grp_fu_984_p4(6) <= ap_const_lv1_0(0);
    end process;

    
    grp_fu_994_p4_proc : process(ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869)
    begin
        grp_fu_994_p4 <= ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869;
        grp_fu_994_p4(7) <= ap_const_lv1_0(0);
    end process;


    grp_rotate_norm_fu_906_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage2_11001_ignoreCallOp168, ap_block_pp0_stage0_11001_ignoreCallOp205, ap_block_pp0_stage1_11001_ignoreCallOp243)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp243) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp205) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp168) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_rotate_norm_fu_906_ap_ce <= ap_const_logic_1;
        else 
            grp_rotate_norm_fu_906_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_rotate_norm_fu_906_ap_start <= grp_rotate_norm_fu_906_ap_start_reg;
    grp_rotate_norm_fu_906_i_n_0_2_val <= data_stream_TDATA(10 - 1 downto 0);
        i_a11_cast_cast_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_a11_cast),34));

        i_a12_cast_cast_fu_1076_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_a12_cast),34));

        i_a13_cast_cast_fu_1072_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_a13_cast),34));

        i_a21_cast_cast_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_a21_cast),34));

        i_a22_cast_cast_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_a22_cast),34));

        i_a23_cast_cast_fu_1056_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_a23_cast),34));

        i_a31_cast_cast_fu_1048_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_a31_cast),34));

        i_a32_cast_cast_fu_1044_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_a32_cast),34));

        i_a33_cast_cast_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_a33_cast),34));

    icmp_ln147_fu_1606_p0 <= grp_fu_6930_p3;
    icmp_ln147_fu_1606_p2 <= "1" when (signed(icmp_ln147_fu_1606_p0) > signed(ap_const_lv18_FF00)) else "0";
    icmp_ln150_fu_1630_p2 <= "0" when (trunc_ln150_fu_1627_p1 = ap_const_lv8_0) else "1";
    icmp_ln165_fu_1806_p2 <= "0" when (trunc_ln165_reg_7470 = ap_const_lv12_0) else "1";
    icmp_ln166_fu_1838_p2 <= "0" when (trunc_ln166_reg_7482 = ap_const_lv12_0) else "1";
    icmp_ln168_1_fu_2037_p2 <= "1" when (signed(sub_ln168_1_fu_2027_p2) > signed(ap_const_lv12_C)) else "0";
    icmp_ln168_2_fu_2063_p2 <= "1" when (sub_ln168_1_fu_2027_p2 = ap_const_lv12_C) else "0";
    icmp_ln168_3_fu_2073_p2 <= "1" when (unsigned(select_ln168_1_reg_7611) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln168_4_fu_2105_p2 <= "1" when (unsigned(select_ln168_1_reg_7611) < unsigned(ap_const_lv11_1A)) else "0";
    icmp_ln168_fu_2021_p2 <= "1" when (trunc_ln168_fu_1965_p1 = ap_const_lv63_0) else "0";
    icmp_ln169_1_fu_2259_p2 <= "1" when (signed(sub_ln169_1_fu_2249_p2) > signed(ap_const_lv12_C)) else "0";
    icmp_ln169_2_fu_2285_p2 <= "1" when (sub_ln169_1_fu_2249_p2 = ap_const_lv12_C) else "0";
    icmp_ln169_3_fu_2317_p2 <= "1" when (unsigned(select_ln169_1_reg_7660) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln169_4_fu_2349_p2 <= "1" when (unsigned(select_ln169_1_reg_7660) < unsigned(ap_const_lv11_1A)) else "0";
    icmp_ln169_fu_2243_p2 <= "1" when (trunc_ln169_fu_2187_p1 = ap_const_lv63_0) else "0";
    icmp_ln23_fu_1876_p2 <= "1" when (signed(ix_fu_1823_p3) < signed(ap_const_lv14_181)) else "0";
    icmp_ln27_fu_1902_p2 <= "1" when (signed(iy_fu_1855_p3) < signed(ap_const_lv14_181)) else "0";
    icmp_ln37_10_fu_3809_p2 <= "1" when (add_ln32_3_fu_3674_p2 = ap_const_lv4_2) else "0";
    icmp_ln37_11_fu_3815_p2 <= "1" when (add_ln32_3_fu_3674_p2 = ap_const_lv4_3) else "0";
    icmp_ln37_12_fu_3821_p2 <= "1" when (add_ln32_3_fu_3674_p2 = ap_const_lv4_4) else "0";
    icmp_ln37_13_fu_3827_p2 <= "1" when (add_ln32_3_fu_3674_p2 = ap_const_lv4_5) else "0";
    icmp_ln37_14_fu_3833_p2 <= "1" when (add_ln32_3_fu_3674_p2 = ap_const_lv4_6) else "0";
    icmp_ln37_15_fu_3839_p2 <= "1" when (add_ln32_3_fu_3674_p2 = ap_const_lv4_7) else "0";
    icmp_ln37_16_fu_3887_p2 <= "1" when (add_ln32_4_fu_3680_p2 = ap_const_lv4_0) else "0";
    icmp_ln37_17_fu_3893_p2 <= "1" when (add_ln32_4_fu_3680_p2 = ap_const_lv4_1) else "0";
    icmp_ln37_18_fu_3899_p2 <= "1" when (add_ln32_4_fu_3680_p2 = ap_const_lv4_2) else "0";
    icmp_ln37_19_fu_3905_p2 <= "1" when (add_ln32_4_fu_3680_p2 = ap_const_lv4_3) else "0";
    icmp_ln37_1_fu_3713_p2 <= "1" when (add_ln32_2_fu_3668_p2 = ap_const_lv4_1) else "0";
    icmp_ln37_20_fu_3911_p2 <= "1" when (add_ln32_4_fu_3680_p2 = ap_const_lv4_4) else "0";
    icmp_ln37_21_fu_3917_p2 <= "1" when (add_ln32_4_fu_3680_p2 = ap_const_lv4_5) else "0";
    icmp_ln37_22_fu_3923_p2 <= "1" when (add_ln32_4_fu_3680_p2 = ap_const_lv4_6) else "0";
    icmp_ln37_23_fu_3929_p2 <= "1" when (add_ln32_4_fu_3680_p2 = ap_const_lv4_7) else "0";
    icmp_ln37_24_fu_3935_p2 <= "1" when (bram_index_fu_3689_p2 = ap_const_lv4_0) else "0";
    icmp_ln37_25_fu_3941_p2 <= "1" when (bram_index_fu_3689_p2 = ap_const_lv4_1) else "0";
    icmp_ln37_26_fu_3947_p2 <= "1" when (bram_index_fu_3689_p2 = ap_const_lv4_2) else "0";
    icmp_ln37_27_fu_3953_p2 <= "1" when (bram_index_fu_3689_p2 = ap_const_lv4_3) else "0";
    icmp_ln37_28_fu_3959_p2 <= "1" when (bram_index_fu_3689_p2 = ap_const_lv4_4) else "0";
    icmp_ln37_29_fu_3965_p2 <= "1" when (bram_index_fu_3689_p2 = ap_const_lv4_5) else "0";
    icmp_ln37_2_fu_3719_p2 <= "1" when (add_ln32_2_fu_3668_p2 = ap_const_lv4_2) else "0";
    icmp_ln37_30_fu_3971_p2 <= "1" when (bram_index_fu_3689_p2 = ap_const_lv4_6) else "0";
    icmp_ln37_31_fu_3977_p2 <= "1" when (bram_index_fu_3689_p2 = ap_const_lv4_7) else "0";
    icmp_ln37_32_fu_4775_p2 <= "1" when (bram_index_1_reg_8282 = ap_const_lv4_0) else "0";
    icmp_ln37_33_fu_4780_p2 <= "1" when (bram_index_1_reg_8282 = ap_const_lv4_1) else "0";
    icmp_ln37_34_fu_4785_p2 <= "1" when (bram_index_1_reg_8282 = ap_const_lv4_2) else "0";
    icmp_ln37_35_fu_3983_p2 <= "1" when (bram_index_1_fu_3695_p2 = ap_const_lv4_3) else "0";
    icmp_ln37_36_fu_3989_p2 <= "1" when (bram_index_1_fu_3695_p2 = ap_const_lv4_4) else "0";
    icmp_ln37_37_fu_3995_p2 <= "1" when (bram_index_1_fu_3695_p2 = ap_const_lv4_5) else "0";
    icmp_ln37_38_fu_4001_p2 <= "1" when (bram_index_1_fu_3695_p2 = ap_const_lv4_6) else "0";
    icmp_ln37_39_fu_4790_p2 <= "1" when (bram_index_1_reg_8282 = ap_const_lv4_7) else "0";
    icmp_ln37_3_fu_3725_p2 <= "1" when (add_ln32_2_fu_3668_p2 = ap_const_lv4_3) else "0";
    icmp_ln37_40_fu_4892_p2 <= "1" when (bram_index_2_reg_8290 = ap_const_lv4_0) else "0";
    icmp_ln37_41_fu_4897_p2 <= "1" when (bram_index_2_reg_8290 = ap_const_lv4_1) else "0";
    icmp_ln37_42_fu_4902_p2 <= "1" when (bram_index_2_reg_8290 = ap_const_lv4_2) else "0";
    icmp_ln37_43_fu_4007_p2 <= "1" when (bram_index_2_fu_3701_p2 = ap_const_lv4_3) else "0";
    icmp_ln37_44_fu_4013_p2 <= "1" when (bram_index_2_fu_3701_p2 = ap_const_lv4_4) else "0";
    icmp_ln37_45_fu_4019_p2 <= "1" when (bram_index_2_fu_3701_p2 = ap_const_lv4_5) else "0";
    icmp_ln37_46_fu_4025_p2 <= "1" when (bram_index_2_fu_3701_p2 = ap_const_lv4_6) else "0";
    icmp_ln37_47_fu_4907_p2 <= "1" when (bram_index_2_reg_8290 = ap_const_lv4_7) else "0";
    icmp_ln37_4_fu_3731_p2 <= "1" when (add_ln32_2_fu_3668_p2 = ap_const_lv4_4) else "0";
    icmp_ln37_5_fu_3737_p2 <= "1" when (add_ln32_2_fu_3668_p2 = ap_const_lv4_5) else "0";
    icmp_ln37_6_fu_3743_p2 <= "1" when (add_ln32_2_fu_3668_p2 = ap_const_lv4_6) else "0";
    icmp_ln37_7_fu_3749_p2 <= "1" when (add_ln32_2_fu_3668_p2 = ap_const_lv4_7) else "0";
    icmp_ln37_8_fu_3797_p2 <= "1" when (add_ln32_3_fu_3674_p2 = ap_const_lv4_0) else "0";
    icmp_ln37_9_fu_3803_p2 <= "1" when (add_ln32_3_fu_3674_p2 = ap_const_lv4_1) else "0";
    icmp_ln37_fu_3707_p2 <= "1" when (add_ln32_2_fu_3668_p2 = ap_const_lv4_0) else "0";
    icmp_ln38_10_fu_4133_p2 <= "1" when (add_ln32_1_fu_3626_p2 = ap_const_lv4_2) else "0";
    icmp_ln38_11_fu_4139_p2 <= "1" when (add_ln32_1_fu_3626_p2 = ap_const_lv4_3) else "0";
    icmp_ln38_12_fu_4145_p2 <= "1" when (add_ln32_1_fu_3626_p2 = ap_const_lv4_4) else "0";
    icmp_ln38_13_fu_4151_p2 <= "1" when (add_ln32_1_fu_3626_p2 = ap_const_lv4_5) else "0";
    icmp_ln38_14_fu_4157_p2 <= "1" when (add_ln32_1_fu_3626_p2 = ap_const_lv4_6) else "0";
    icmp_ln38_15_fu_4163_p2 <= "1" when (add_ln32_1_fu_3626_p2 = ap_const_lv4_7) else "0";
    icmp_ln38_1_fu_4037_p2 <= "1" when (add_ln32_fu_3571_p2 = ap_const_lv4_1) else "0";
    icmp_ln38_2_fu_4043_p2 <= "1" when (add_ln32_fu_3571_p2 = ap_const_lv4_2) else "0";
    icmp_ln38_3_fu_4049_p2 <= "1" when (add_ln32_fu_3571_p2 = ap_const_lv4_3) else "0";
    icmp_ln38_4_fu_4055_p2 <= "1" when (add_ln32_fu_3571_p2 = ap_const_lv4_4) else "0";
    icmp_ln38_5_fu_4061_p2 <= "1" when (add_ln32_fu_3571_p2 = ap_const_lv4_5) else "0";
    icmp_ln38_6_fu_4067_p2 <= "1" when (add_ln32_fu_3571_p2 = ap_const_lv4_6) else "0";
    icmp_ln38_7_fu_4073_p2 <= "1" when (add_ln32_fu_3571_p2 = ap_const_lv4_7) else "0";
    icmp_ln38_8_fu_4121_p2 <= "1" when (add_ln32_1_fu_3626_p2 = ap_const_lv4_0) else "0";
    icmp_ln38_9_fu_4127_p2 <= "1" when (add_ln32_1_fu_3626_p2 = ap_const_lv4_1) else "0";
    icmp_ln38_fu_4031_p2 <= "1" when (add_ln32_fu_3571_p2 = ap_const_lv4_0) else "0";
    icmp_ln41_1_fu_6454_p2 <= "1" when (signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_q0) < signed(z_in_reg_8859)) else "0";
    icmp_ln41_2_fu_6459_p2 <= "1" when (signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_q0) < signed(z_in_reg_8859)) else "0";
    icmp_ln41_3_fu_6464_p2 <= "1" when (signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_q0) < signed(z_in_reg_8859)) else "0";
    icmp_ln41_4_fu_6469_p2 <= "1" when (signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_q0) < signed(z_in_reg_8859)) else "0";
    icmp_ln41_5_fu_6474_p2 <= "1" when (signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_q0) < signed(z_in_reg_8859)) else "0";
    icmp_ln41_6_fu_6479_p2 <= "1" when (signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_q0) < signed(z_in_reg_8859)) else "0";
    icmp_ln41_7_fu_6484_p2 <= "1" when (signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_q0) < signed(z_in_reg_8859)) else "0";
    icmp_ln41_8_fu_6489_p2 <= "1" when (signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_q0) < signed(z_in_reg_8859)) else "0";
    icmp_ln41_fu_6449_p2 <= "1" when (signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_q0) < signed(z_in_reg_8859)) else "0";
    inside_r1_fu_4378_p2 <= (or_ln91_fu_4372_p2 xor ap_const_lv1_1);
    inside_r2_fu_3383_p2 <= (or_ln97_fu_3377_p2 xor ap_const_lv1_1);
    inside_r3_fu_4416_p2 <= (or_ln104_fu_4410_p2 xor ap_const_lv1_1);
    inside_r4_fu_3421_p2 <= (or_ln111_fu_3415_p2 xor ap_const_lv1_1);
    inside_r5_fu_3345_p2 <= (or_ln85_fu_3339_p2 xor ap_const_lv1_1);
    inside_r6_fu_3459_p2 <= (or_ln118_fu_3453_p2 xor ap_const_lv1_1);
    inside_r7_fu_4454_p2 <= (or_ln125_fu_4448_p2 xor ap_const_lv1_1);
    inside_r8_fu_3497_p2 <= (or_ln132_fu_3491_p2 xor ap_const_lv1_1);
    inside_r9_fu_4492_p2 <= (or_ln139_fu_4486_p2 xor ap_const_lv1_1);
    internal_x_2_fu_3245_p3 <= 
        sub_ln23_8_fu_3239_p2 when (tmp_50_reg_7933(0) = '1') else 
        tmp_83_cast_reg_7939;
    internal_x_fu_3047_p3 <= 
        sub_ln23_4_fu_3041_p2 when (tmp_45_reg_7868(0) = '1') else 
        tmp_63_cast_reg_7874;
    internal_y_3_fu_3604_p3 <= 
        sub_ln35_6_fu_3598_p2 when (tmp_47_reg_8052(0) = '1') else 
        tmp_71_cast_reg_8058;
    internal_y_4_fu_3659_p3 <= 
        sub_ln35_8_fu_3653_p2 when (tmp_48_reg_8069(0) = '1') else 
        tmp_75_cast_reg_8075;
    internal_y_fu_3549_p3 <= 
        sub_ln35_4_fu_3543_p2 when (tmp_46_reg_8035(0) = '1') else 
        tmp_67_cast_reg_8041;
    ix_fu_1823_p3 <= 
        select_ln165_fu_1816_p3 when (tmp_8_fu_1798_p3(0) = '1') else 
        tmp_3_reg_7463;
    iy_fu_1855_p3 <= 
        select_ln166_fu_1848_p3 when (tmp_9_fu_1830_p3(0) = '1') else 
        tmp_6_reg_7475;

    last_signal_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096, data_stream_TLAST, last_signal_i, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (last_signal_load_reg_7096 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            last_signal_o <= data_stream_TLAST;
        else 
            last_signal_o <= last_signal_i;
        end if; 
    end process;


    last_signal_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (last_signal_load_reg_7096 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            last_signal_o_ap_vld <= ap_const_logic_1;
        else 
            last_signal_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    low_center_x_fu_1914_p1 <= ix_fu_1823_p3(9 - 1 downto 0);
    low_center_y_fu_1918_p1 <= iy_fu_1855_p3(9 - 1 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1 <= zext_ln215_2_fu_6809_p1(14 - 1 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1 <= color_reg_7418_pp0_iter12_reg;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_85_fu_6795_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_85_fu_6795_p3 = ap_const_lv1_1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1 <= zext_ln210_2_fu_6790_p1(14 - 1 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1 <= color_reg_7418_pp0_iter12_reg;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_84_fu_6776_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_84_fu_6776_p3 = ap_const_lv1_1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_address1 <= zext_ln205_2_fu_6771_p1(14 - 1 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_d1 <= color_reg_7418_pp0_iter12_reg;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_83_fu_6757_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_83_fu_6757_p3 = ap_const_lv1_1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_address1 <= zext_ln215_1_fu_6752_p1(14 - 1 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_d1 <= color_reg_7418_pp0_iter12_reg;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_82_fu_6738_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_82_fu_6738_p3 = ap_const_lv1_1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_address1 <= zext_ln210_1_fu_6733_p1(14 - 1 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_d1 <= color_reg_7418_pp0_iter12_reg;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_81_fu_6719_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_81_fu_6719_p3 = ap_const_lv1_1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_address1 <= zext_ln205_1_fu_6714_p1(14 - 1 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_d1 <= color_reg_7418_pp0_iter12_reg;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_80_fu_6700_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_80_fu_6700_p3 = ap_const_lv1_1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_address1 <= zext_ln215_fu_6695_p1(14 - 1 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_d1 <= color_reg_7418_pp0_iter12_reg;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_79_fu_6681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_79_fu_6681_p3 = ap_const_lv1_1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_address1 <= zext_ln205_fu_6657_p1(14 - 1 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_d1 <= color_reg_7418_pp0_iter12_reg;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, trunc_ln202_fu_6647_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln202_fu_6647_p1 = ap_const_lv1_1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1 <= zext_ln210_fu_6676_p1(14 - 1 downto 0);
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1 <= color_reg_7418_pp0_iter12_reg;
    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1 <= main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local;

    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_78_fu_6662_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_78_fu_6662_p3 = ap_const_lv1_1))) then 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local <= ap_const_logic_1;
        else 
            main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln127_fu_1313_p1 <= zext_ln127_cast_reg_7008(12 - 1 downto 0);
    mul_ln128_fu_1413_p1 <= zext_ln127_cast_reg_7008(12 - 1 downto 0);
    mul_ln129_fu_1469_p1 <= zext_ln127_cast_reg_7008(12 - 1 downto 0);
    mul_ln130_fu_1331_p1 <= zext_ln130_cast_reg_7001(12 - 1 downto 0);
    mul_ln131_fu_1431_p1 <= zext_ln130_cast_reg_7001(12 - 1 downto 0);
    mul_ln132_fu_1487_p1 <= zext_ln130_cast_reg_7001(12 - 1 downto 0);
    mul_ln14_1_fu_1100_p0 <= zext_ln14_1_fu_1096_p1(18 - 1 downto 0);
    mul_ln14_4_fu_1134_p0 <= zext_ln14_4_fu_1130_p1(18 - 1 downto 0);
    mul_ln14_4_fu_1134_p1 <= i_a12_cast_cast_reg_7083(16 - 1 downto 0);
    mul_ln14_7_fu_1185_p0 <= zext_ln14_7_fu_1181_p1(18 - 1 downto 0);
    mul_ln14_7_fu_1185_p1 <= i_a12_cast_cast_reg_7083(16 - 1 downto 0);
    mul_ln15_1_fu_1110_p0 <= zext_ln14_1_fu_1096_p1(18 - 1 downto 0);
    mul_ln15_4_fu_1143_p0 <= zext_ln14_4_fu_1130_p1(18 - 1 downto 0);
    mul_ln15_4_fu_1143_p1 <= i_a22_cast_cast_reg_7056(16 - 1 downto 0);
    mul_ln15_7_fu_1194_p0 <= zext_ln14_7_fu_1181_p1(18 - 1 downto 0);
    mul_ln15_7_fu_1194_p1 <= i_a22_cast_cast_reg_7056(16 - 1 downto 0);
    mul_ln16_1_fu_1116_p0 <= zext_ln14_1_fu_1096_p1(18 - 1 downto 0);
    mul_ln16_4_fu_1148_p0 <= zext_ln14_4_fu_1130_p1(18 - 1 downto 0);
    mul_ln16_4_fu_1148_p1 <= i_a32_cast_cast_reg_7029(16 - 1 downto 0);
    mul_ln16_7_fu_1199_p0 <= zext_ln14_7_fu_1181_p1(18 - 1 downto 0);
    mul_ln16_7_fu_1199_p1 <= i_a32_cast_cast_reg_7029(16 - 1 downto 0);
    mul_ln23_1_fu_2815_p1 <= ap_const_lv22_556(12 - 1 downto 0);
    mul_ln23_2_fu_2859_p1 <= ap_const_lv22_556(12 - 1 downto 0);
    mul_ln23_fu_2701_p1 <= ap_const_lv22_556(12 - 1 downto 0);
    mul_ln35_1_fu_3116_p1 <= ap_const_lv22_556(12 - 1 downto 0);
    mul_ln35_2_fu_3157_p1 <= ap_const_lv22_556(12 - 1 downto 0);
    mul_ln35_fu_3069_p1 <= ap_const_lv22_556(12 - 1 downto 0);
    n1_bits_fu_1088_p1 <= data_stream_TDATA(10 - 1 downto 0);
    n2_bits_fu_1122_p1 <= data_stream_TDATA(10 - 1 downto 0);
    neighbor_x_2_fu_2605_p2 <= std_logic_vector(unsigned(low_center_x_reg_7515_pp0_iter8_reg) + unsigned(ap_const_lv9_1));
    neighbor_x_fu_2580_p2 <= std_logic_vector(unsigned(low_center_x_reg_7515_pp0_iter8_reg) + unsigned(ap_const_lv9_1FF));
    neighbor_y_2_fu_2754_p2 <= std_logic_vector(unsigned(low_center_y_reg_7523_pp0_iter9_reg) + unsigned(ap_const_lv9_1));
    neighbor_y_fu_2729_p2 <= std_logic_vector(unsigned(low_center_y_reg_7523_pp0_iter9_reg) + unsigned(ap_const_lv9_1FF));
    or_ln104_fu_4410_p2 <= (xor_ln104_fu_4400_p2 or xor_ln104_1_fu_4405_p2);
    or_ln111_fu_3415_p2 <= (xor_ln111_fu_3405_p2 or xor_ln111_1_fu_3410_p2);
    or_ln118_fu_3453_p2 <= (xor_ln118_fu_3443_p2 or xor_ln118_1_fu_3448_p2);
    or_ln125_fu_4448_p2 <= (xor_ln125_fu_4438_p2 or xor_ln125_1_fu_4443_p2);
    or_ln132_fu_3491_p2 <= (xor_ln132_fu_3481_p2 or xor_ln132_1_fu_3486_p2);
    or_ln139_fu_4486_p2 <= (xor_ln139_fu_4476_p2 or xor_ln139_1_fu_4481_p2);
    or_ln153_fu_1665_p2 <= (tmp_2_reg_7355 or icmp_ln147_fu_1606_p2);
    or_ln168_fu_2136_p2 <= (icmp_ln168_reg_7599 or icmp_ln168_2_reg_7619);
    or_ln169_fu_2380_p2 <= (icmp_ln169_reg_7648 or icmp_ln169_2_reg_7668);
    or_ln186_fu_6035_p2 <= (icmp_ln37_32_fu_4775_p2 or icmp_ln37_24_reg_8504);
    or_ln37_10_fu_3863_p2 <= (icmp_ln37_8_fu_3797_p2 or icmp_ln37_10_fu_3809_p2);
    or_ln37_11_fu_3869_p2 <= (icmp_ln37_9_fu_3803_p2 or icmp_ln37_15_fu_3839_p2);
    or_ln37_12_fu_3875_p2 <= (or_ln37_11_fu_3869_p2 or or_ln37_10_fu_3863_p2);
    or_ln37_13_fu_3881_p2 <= (or_ln37_9_fu_3857_p2 or or_ln37_12_fu_3875_p2);
    or_ln37_14_fu_4597_p2 <= (icmp_ln37_22_reg_8486 or icmp_ln37_21_reg_8477);
    or_ln37_15_fu_4601_p2 <= (icmp_ln37_20_reg_8468 or icmp_ln37_19_reg_8459);
    or_ln37_16_fu_4605_p2 <= (or_ln37_15_fu_4601_p2 or or_ln37_14_fu_4597_p2);
    or_ln37_17_fu_4611_p2 <= (icmp_ln37_18_reg_8450 or icmp_ln37_16_reg_8432);
    or_ln37_18_fu_4615_p2 <= (icmp_ln37_23_reg_8495 or icmp_ln37_17_reg_8441);
    or_ln37_19_fu_4619_p2 <= (or_ln37_18_fu_4615_p2 or or_ln37_17_fu_4611_p2);
    or_ln37_1_fu_3761_p2 <= (icmp_ln37_4_fu_3731_p2 or icmp_ln37_3_fu_3725_p2);
    or_ln37_20_fu_4625_p2 <= (or_ln37_19_fu_4619_p2 or or_ln37_16_fu_4605_p2);
    or_ln37_21_fu_4686_p2 <= (icmp_ln37_30_reg_8552 or icmp_ln37_29_reg_8544);
    or_ln37_22_fu_4690_p2 <= (icmp_ln37_28_reg_8536 or icmp_ln37_27_reg_8528);
    or_ln37_23_fu_4694_p2 <= (or_ln37_22_fu_4690_p2 or or_ln37_21_fu_4686_p2);
    or_ln37_24_fu_4700_p2 <= (icmp_ln37_26_reg_8520 or icmp_ln37_24_reg_8504);
    or_ln37_25_fu_4704_p2 <= (icmp_ln37_31_reg_8560 or icmp_ln37_25_reg_8512);
    or_ln37_26_fu_4708_p2 <= (or_ln37_25_fu_4704_p2 or or_ln37_24_fu_4700_p2);
    or_ln37_27_fu_4714_p2 <= (or_ln37_26_fu_4708_p2 or or_ln37_23_fu_4694_p2);
    or_ln37_28_fu_4795_p2 <= (icmp_ln37_38_reg_8595 or icmp_ln37_37_reg_8586);
    or_ln37_29_fu_4799_p2 <= (icmp_ln37_36_reg_8577 or icmp_ln37_35_reg_8568);
    or_ln37_2_fu_3767_p2 <= (or_ln37_fu_3755_p2 or or_ln37_1_fu_3761_p2);
    or_ln37_30_fu_4803_p2 <= (or_ln37_29_fu_4799_p2 or or_ln37_28_fu_4795_p2);
    or_ln37_31_fu_4809_p2 <= (icmp_ln37_34_fu_4785_p2 or icmp_ln37_32_fu_4775_p2);
    or_ln37_32_fu_4815_p2 <= (icmp_ln37_39_fu_4790_p2 or icmp_ln37_33_fu_4780_p2);
    or_ln37_33_fu_4821_p2 <= (or_ln37_32_fu_4815_p2 or or_ln37_31_fu_4809_p2);
    or_ln37_34_fu_4827_p2 <= (or_ln37_33_fu_4821_p2 or or_ln37_30_fu_4803_p2);
    or_ln37_35_fu_4912_p2 <= (icmp_ln37_46_reg_8628 or icmp_ln37_45_reg_8620);
    or_ln37_36_fu_4916_p2 <= (icmp_ln37_44_reg_8612 or icmp_ln37_43_reg_8604);
    or_ln37_37_fu_4920_p2 <= (or_ln37_36_fu_4916_p2 or or_ln37_35_fu_4912_p2);
    or_ln37_38_fu_4926_p2 <= (icmp_ln37_42_fu_4902_p2 or icmp_ln37_40_fu_4892_p2);
    or_ln37_39_fu_4932_p2 <= (icmp_ln37_47_fu_4907_p2 or icmp_ln37_41_fu_4897_p2);
    or_ln37_3_fu_3773_p2 <= (icmp_ln37_fu_3707_p2 or icmp_ln37_2_fu_3719_p2);
    or_ln37_40_fu_4938_p2 <= (or_ln37_39_fu_4932_p2 or or_ln37_38_fu_4926_p2);
    or_ln37_41_fu_4944_p2 <= (or_ln37_40_fu_4938_p2 or or_ln37_37_fu_4920_p2);
    or_ln37_4_fu_3779_p2 <= (icmp_ln37_7_fu_3749_p2 or icmp_ln37_1_fu_3713_p2);
    or_ln37_5_fu_3785_p2 <= (or_ln37_4_fu_3779_p2 or or_ln37_3_fu_3773_p2);
    or_ln37_6_fu_3791_p2 <= (or_ln37_5_fu_3785_p2 or or_ln37_2_fu_3767_p2);
    or_ln37_7_fu_3845_p2 <= (icmp_ln37_14_fu_3833_p2 or icmp_ln37_13_fu_3827_p2);
    or_ln37_8_fu_3851_p2 <= (icmp_ln37_12_fu_3821_p2 or icmp_ln37_11_fu_3815_p2);
    or_ln37_9_fu_3857_p2 <= (or_ln37_8_fu_3851_p2 or or_ln37_7_fu_3845_p2);
    or_ln37_fu_3755_p2 <= (icmp_ln37_6_fu_3743_p2 or icmp_ln37_5_fu_3737_p2);
    or_ln38_10_fu_4187_p2 <= (icmp_ln38_8_fu_4121_p2 or icmp_ln38_10_fu_4133_p2);
    or_ln38_11_fu_4193_p2 <= (icmp_ln38_9_fu_4127_p2 or icmp_ln38_15_fu_4163_p2);
    or_ln38_12_fu_4199_p2 <= (or_ln38_11_fu_4193_p2 or or_ln38_10_fu_4187_p2);
    or_ln38_13_fu_4205_p2 <= (or_ln38_9_fu_4181_p2 or or_ln38_12_fu_4199_p2);
    or_ln38_1_fu_4085_p2 <= (icmp_ln38_4_fu_4055_p2 or icmp_ln38_3_fu_4049_p2);
    or_ln38_2_fu_4091_p2 <= (or_ln38_fu_4079_p2 or or_ln38_1_fu_4085_p2);
    or_ln38_3_fu_4097_p2 <= (icmp_ln38_fu_4031_p2 or icmp_ln38_2_fu_4043_p2);
    or_ln38_4_fu_4103_p2 <= (icmp_ln38_7_fu_4073_p2 or icmp_ln38_1_fu_4037_p2);
    or_ln38_5_fu_4109_p2 <= (or_ln38_4_fu_4103_p2 or or_ln38_3_fu_4097_p2);
    or_ln38_6_fu_4115_p2 <= (or_ln38_5_fu_4109_p2 or or_ln38_2_fu_4091_p2);
    or_ln38_7_fu_4169_p2 <= (icmp_ln38_14_fu_4157_p2 or icmp_ln38_13_fu_4151_p2);
    or_ln38_8_fu_4175_p2 <= (icmp_ln38_12_fu_4145_p2 or icmp_ln38_11_fu_4139_p2);
    or_ln38_9_fu_4181_p2 <= (or_ln38_8_fu_4175_p2 or or_ln38_7_fu_4169_p2);
    or_ln38_fu_4079_p2 <= (icmp_ln38_6_fu_4067_p2 or icmp_ln38_5_fu_4061_p2);
    or_ln85_fu_3339_p2 <= (xor_ln85_fu_3329_p2 or xor_ln85_1_fu_3334_p2);
    or_ln91_fu_4372_p2 <= (xor_ln91_fu_4362_p2 or xor_ln91_1_fu_4367_p2);
    or_ln97_fu_3377_p2 <= (xor_ln97_fu_3367_p2 or xor_ln97_1_fu_3372_p2);
    p_shl1_fu_3509_p3 <= (y_mod3_reg_7885 & ap_const_lv2_0);
    p_shl2_fu_3558_p3 <= (y_mod3_1_reg_7897 & ap_const_lv2_0);
    p_shl_fu_3613_p3 <= (y_mod3_2_reg_7904 & ap_const_lv2_0);
    phi_ln15_1_fu_2404_p10 <= ((icmp_ln169_reg_7648 & and_ln169_fu_2375_p2) & and_ln169_1_fu_2390_p2);
    phi_ln15_1_fu_2404_p6 <= 
        trunc_ln15_3_fu_2330_p1 when (icmp_ln169_3_fu_2317_p2(0) = '1') else 
        select_ln15_5_fu_2334_p3;
    phi_ln15_1_fu_2404_p8 <= 
        shl_ln169_fu_2357_p2 when (icmp_ln169_4_fu_2349_p2(0) = '1') else 
        ap_const_lv16_0;
    phi_ln15_1_fu_2404_p9 <= "XXXXXXXXXXXXXXXX";
    phi_ln_fu_2160_p10 <= ((icmp_ln168_reg_7599 & and_ln168_fu_2131_p2) & and_ln168_1_fu_2146_p2);
    phi_ln_fu_2160_p6 <= 
        trunc_ln15_1_fu_2086_p1 when (icmp_ln168_3_fu_2073_p2(0) = '1') else 
        select_ln15_4_fu_2090_p3;
    phi_ln_fu_2160_p8 <= 
        shl_ln168_fu_2113_p2 when (icmp_ln168_4_fu_2105_p2(0) = '1') else 
        ap_const_lv16_0;
    phi_ln_fu_2160_p9 <= "XXXXXXXXXXXXXXXX";
    s1_1_fu_2433_p2 <= std_logic_vector(signed(sext_ln14_9_fu_2430_p1) + signed(sext_ln14_8_fu_2427_p1));
    s1_2_fu_2519_p2 <= std_logic_vector(signed(sext_ln14_14_fu_2516_p1) + signed(sext_ln14_13_fu_2513_p1));
    s1_fu_2301_p2 <= std_logic_vector(signed(sext_ln14_4_fu_2298_p1) + signed(sext_ln14_3_fu_2295_p1));
    s2_1_fu_1263_p2 <= std_logic_vector(signed(sext_ln15_11_fu_1260_p1) + signed(sext_ln15_8_fu_1257_p1));
    s2_2_fu_1372_p2 <= std_logic_vector(signed(sext_ln15_16_fu_1369_p1) + signed(sext_ln15_15_fu_1366_p1));
    s2_fu_1210_p2 <= std_logic_vector(signed(sext_ln15_4_fu_1207_p1) + signed(sext_ln15_3_fu_1204_p1));
    s3_1_fu_1275_p2 <= std_logic_vector(signed(sext_ln16_9_fu_1272_p1) + signed(sext_ln16_8_fu_1269_p1));
    s3_2_fu_1384_p2 <= std_logic_vector(signed(sext_ln16_14_fu_1381_p1) + signed(sext_ln16_13_fu_1378_p1));
    s3_fu_1222_p2 <= std_logic_vector(signed(sext_ln16_4_fu_1219_p1) + signed(sext_ln16_3_fu_1216_p1));
    select_ln150_1_fu_1650_p3 <= 
        select_ln150_fu_1642_p3 when (tmp_1_fu_1620_p3(0) = '1') else 
        tmp_cast_fu_1611_p4;
    select_ln150_fu_1642_p3 <= 
        add_ln150_fu_1636_p2 when (icmp_ln150_fu_1630_p2(0) = '1') else 
        tmp_cast_fu_1611_p4;
    select_ln153_fu_1658_p3 <= 
        ap_const_lv8_28 when (tmp_2_reg_7355(0) = '1') else 
        ap_const_lv8_FF;
    select_ln15_4_fu_2090_p3 <= 
        ap_const_lv16_FFFF when (tmp_10_reg_7589(0) = '1') else 
        ap_const_lv16_0;
    select_ln15_5_fu_2334_p3 <= 
        ap_const_lv16_FFFF when (tmp_11_reg_7638(0) = '1') else 
        ap_const_lv16_0;
    select_ln162_fu_4302_p3 <= 
        tmp_23_cast_fu_4292_p4 when (tmp_4_reg_7852(0) = '1') else 
        tmp_24_cast_reg_8156;
    select_ln163_1_fu_1725_p3 <= 
        sub_ln163_1_fu_1719_p2 when (tmp_5_reg_7391(0) = '1') else 
        tmp_27_cast_reg_7436;
    select_ln163_fu_1713_p3 <= 
        tmp_25_cast_fu_1703_p4 when (tmp_5_reg_7391(0) = '1') else 
        tmp_27_cast_reg_7436;
    select_ln164_1_fu_1758_p3 <= 
        sub_ln164_1_fu_1752_p2 when (tmp_7_reg_7402(0) = '1') else 
        tmp_45_cast_reg_7447;
    select_ln164_fu_1746_p3 <= 
        tmp_36_cast_fu_1736_p4 when (tmp_7_reg_7402(0) = '1') else 
        tmp_45_cast_reg_7447;
    select_ln165_fu_1816_p3 <= 
        add_ln165_fu_1811_p2 when (icmp_ln165_fu_1806_p2(0) = '1') else 
        tmp_3_reg_7463;
    select_ln166_fu_1848_p3 <= 
        add_ln166_fu_1843_p2 when (icmp_ln166_fu_1838_p2(0) = '1') else 
        tmp_6_reg_7475;
    select_ln168_1_fu_2055_p3 <= 
        add_ln168_fu_2043_p2 when (icmp_ln168_1_fu_2037_p2(0) = '1') else 
        sub_ln168_2_fu_2049_p2;
    select_ln168_1cast_fu_2110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_1_reg_7611),16));
    select_ln168_fu_2013_p3 <= 
        sub_ln168_fu_2007_p2 when (tmp_10_fu_1969_p3(0) = '1') else 
        zext_ln168_1_fu_2003_p1;
    select_ln169_1_fu_2277_p3 <= 
        add_ln169_fu_2265_p2 when (icmp_ln169_1_fu_2259_p2(0) = '1') else 
        sub_ln169_2_fu_2271_p2;
    select_ln169_1cast_fu_2354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_1_reg_7660),16));
    select_ln169_fu_2235_p3 <= 
        sub_ln169_fu_2229_p2 when (tmp_11_fu_2191_p3(0) = '1') else 
        zext_ln169_1_fu_2225_p1;
    select_ln186_1_fu_6027_p3 <= 
        ap_const_lv3_5 when (icmp_ln37_32_fu_4775_p2(0) = '1') else 
        ap_const_lv3_2;
    select_ln186_cast_cast_fu_5500_p3 <= 
        ap_const_lv3_3 when (icmp_ln38_reg_8636(0) = '1') else 
        ap_const_lv3_0;
    select_ln186_fu_5493_p3 <= 
        ap_const_lv3_3 when (icmp_ln38_1_reg_8642(0) = '1') else 
        ap_const_lv3_0;
    select_ln23_2_fu_3200_p3 <= 
        tmp_78_cast_fu_3190_p4 when (tmp_49_reg_7916(0) = '1') else 
        tmp_79_cast_reg_7922;
    select_ln23_4_fu_3233_p3 <= 
        tmp_82_cast_fu_3223_p4 when (tmp_50_reg_7933(0) = '1') else 
        tmp_83_cast_reg_7939;
    select_ln23_fu_3035_p3 <= 
        tmp_62_cast_fu_3025_p4 when (tmp_45_reg_7868(0) = '1') else 
        tmp_63_cast_reg_7874;
    select_ln35_2_fu_3592_p3 <= 
        tmp_70_cast_fu_3582_p4 when (tmp_47_reg_8052(0) = '1') else 
        tmp_71_cast_reg_8058;
    select_ln35_4_fu_3647_p3 <= 
        tmp_74_cast_fu_3637_p4 when (tmp_48_reg_8069(0) = '1') else 
        tmp_75_cast_reg_8075;
    select_ln35_fu_3537_p3 <= 
        tmp_66_cast_fu_3527_p4 when (tmp_46_reg_8035(0) = '1') else 
        tmp_67_cast_reg_8041;
        sext_ln14_13_fu_2513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6954_p3),36));

        sext_ln14_14_fu_2516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln14_7_reg_7301_pp0_iter8_reg),36));

        sext_ln14_3_fu_2295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6942_p3),36));

        sext_ln14_4_fu_2298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln14_1_reg_7217_pp0_iter8_reg),36));

        sext_ln14_8_fu_2427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6948_p3),36));

        sext_ln14_9_fu_2430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln14_4_reg_7247_pp0_iter8_reg),36));

        sext_ln15_11_fu_1260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6870_p3),36));

        sext_ln15_15_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6900_p3),36));

        sext_ln15_16_fu_1369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6907_p3),36));

        sext_ln15_3_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6822_p3),36));

        sext_ln15_4_fu_1207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6830_p3),36));

        sext_ln15_8_fu_1257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6863_p3),36));

        sext_ln162_1_fu_2538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln18_1_reg_7692),26));

        sext_ln162_2_fu_2650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln162_reg_7794),27));

        sext_ln162_3_fu_2653_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln18_2_reg_7789),27));

        sext_ln162_fu_2535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_7680),26));

        sext_ln163_1_fu_1517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rotated_y2_reg_7316),27));

        sext_ln163_2_fu_1558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln163_reg_7362),28));

        sext_ln163_3_fu_1561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rotated_y3_reg_7340),28));

        sext_ln163_fu_1514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rotated_y1_reg_7277),27));

        sext_ln164_1_fu_1529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rotated_z2_reg_7321),27));

        sext_ln164_2_fu_1578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln164_reg_7367),28));

        sext_ln164_3_fu_1581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rotated_z3_reg_7345),28));

        sext_ln164_fu_1526_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rotated_z1_reg_7282),27));

        sext_ln168_fu_1928_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ix_reg_7487),32));

        sext_ln169_fu_1947_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iy_reg_7494),32));

        sext_ln16_13_fu_1378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6915_p3),36));

        sext_ln16_14_fu_1381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6922_p3),36));

        sext_ln16_3_fu_1216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6839_p3),36));

        sext_ln16_4_fu_1219_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6847_p3),36));

        sext_ln16_8_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6878_p3),36));

        sext_ln16_9_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6885_p3),36));

        sext_ln45_cast_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln45),35));

        shl_i_i16_i326_i_cast_cast_fu_1052_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_i_i16_i326_i_cast),35));

        shl_i_i16_i609_i_cast_cast_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_i_i16_i609_i_cast),35));

    shl_ln168_fu_2113_p2 <= std_logic_vector(shift_left(unsigned(test_x_reg_7625),to_integer(unsigned('0' & select_ln168_1cast_fu_2110_p1(16-1 downto 0)))));
    shl_ln169_fu_2357_p2 <= std_logic_vector(shift_left(unsigned(test_y_reg_7674),to_integer(unsigned('0' & select_ln169_1cast_fu_2354_p1(16-1 downto 0)))));
    sign1_r1_fu_4346_p3 <= cross1_r1_fu_4314_p2(15 downto 15);
    sign1_r2_fu_3351_p3 <= cross1_r2_fu_3279_p2(15 downto 15);
    sign1_r3_fu_4384_p3 <= cross1_r3_fu_4322_p2(15 downto 15);
    sign1_r4_fu_3389_p3 <= cross1_r4_fu_3288_p2(15 downto 15);
    sign1_r5_fu_3315_p3 <= sub_ln32_reg_7950(27 downto 27);
    sign1_r6_fu_3427_p3 <= cross1_r6_fu_3297_p2(15 downto 15);
    sign1_r7_fu_4422_p3 <= cross1_r7_fu_4330_p2(15 downto 15);
    sign1_r8_fu_3465_p3 <= cross1_r8_fu_3306_p2(15 downto 15);
    sign1_r9_fu_4460_p3 <= cross1_r9_fu_4338_p2(15 downto 15);
    sign3_r1_fu_4354_p3 <= cross3_r1_fu_4318_p2(15 downto 15);
    sign3_r2_fu_3359_p3 <= cross3_r2_fu_3283_p2(15 downto 15);
    sign3_r3_fu_4392_p3 <= cross3_r3_fu_4326_p2(15 downto 15);
    sign3_r4_fu_3397_p3 <= cross3_r4_fu_3292_p2(15 downto 15);
    sign3_r5_fu_3322_p3 <= grp_fu_6977_p3(27 downto 27);
    sign3_r6_fu_3435_p3 <= cross3_r6_fu_3301_p2(15 downto 15);
    sign3_r7_fu_4430_p3 <= cross3_r7_fu_4334_p2(15 downto 15);
    sign3_r8_fu_3473_p3 <= cross3_r8_fu_3310_p2(15 downto 15);
    sign3_r9_fu_4468_p3 <= cross3_r9_fu_4342_p2(15 downto 15);
    sub_ln162_1_fu_4308_p2 <= std_logic_vector(unsigned(ap_const_lv23_0) - unsigned(select_ln162_fu_4302_p3));
    sub_ln162_fu_4287_p2 <= std_logic_vector(unsigned(ap_const_lv55_0) - unsigned(mul_ln162_reg_8151));
    sub_ln163_1_fu_1719_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(select_ln163_fu_1713_p3));
    sub_ln163_fu_1698_p2 <= std_logic_vector(unsigned(ap_const_lv57_0) - unsigned(mul_ln163_reg_7431));
    sub_ln164_1_fu_1752_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(select_ln164_fu_1746_p3));
    sub_ln164_fu_1731_p2 <= std_logic_vector(unsigned(ap_const_lv57_0) - unsigned(mul_ln164_reg_7442));
    sub_ln168_1_fu_2027_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln168_fu_1987_p1));
    sub_ln168_2_fu_2049_p2 <= std_logic_vector(unsigned(ap_const_lv11_C) - unsigned(trunc_ln168_2_fu_2033_p1));
    sub_ln168_fu_2007_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln168_1_fu_2003_p1));
    sub_ln169_1_fu_2249_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln169_fu_2209_p1));
    sub_ln169_2_fu_2271_p2 <= std_logic_vector(unsigned(ap_const_lv11_C) - unsigned(trunc_ln169_2_fu_2255_p1));
    sub_ln169_fu_2229_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln169_1_fu_2225_p1));
    sub_ln23_1_fu_2805_p2 <= std_logic_vector(unsigned(zext_ln23_2_fu_2759_p1) - unsigned(zext_ln23_3_fu_2802_p1));
    sub_ln23_2_fu_2849_p2 <= std_logic_vector(unsigned(zext_ln23_4_fu_2843_p1) - unsigned(zext_ln23_5_fu_2846_p1));
    sub_ln23_3_fu_3020_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(trunc_ln23_reg_7863));
    sub_ln23_4_fu_3041_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(select_ln23_fu_3035_p3));
    sub_ln23_5_fu_3185_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(trunc_ln23_1_reg_7911));
    sub_ln23_6_fu_3206_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(select_ln23_2_fu_3200_p3));
    sub_ln23_7_fu_3218_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(trunc_ln23_2_reg_7928));
    sub_ln23_8_fu_3239_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(select_ln23_4_fu_3233_p3));
    sub_ln23_fu_2691_p2 <= std_logic_vector(unsigned(zext_ln23_fu_2685_p1) - unsigned(zext_ln23_1_fu_2688_p1));
    sub_ln32_1_fu_3516_p2 <= std_logic_vector(unsigned(p_shl1_fu_3509_p3) - unsigned(zext_ln32_fu_3506_p1));
    sub_ln32_2_fu_3565_p2 <= std_logic_vector(unsigned(p_shl2_fu_3558_p3) - unsigned(zext_ln32_1_fu_3555_p1));
    sub_ln32_3_fu_3620_p2 <= std_logic_vector(unsigned(p_shl_fu_3613_p3) - unsigned(zext_ln32_2_fu_3610_p1));
    sub_ln35_1_fu_3106_p2 <= std_logic_vector(unsigned(zext_ln35_2_fu_3097_p1) - unsigned(zext_ln35_4_fu_3103_p1));
    sub_ln35_2_fu_3147_p2 <= std_logic_vector(unsigned(zext_ln35_3_fu_3100_p1) - unsigned(zext_ln35_5_fu_3144_p1));
    sub_ln35_3_fu_3522_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(trunc_ln35_reg_8030));
    sub_ln35_4_fu_3543_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(select_ln35_fu_3537_p3));
    sub_ln35_5_fu_3577_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(trunc_ln35_1_reg_8047));
    sub_ln35_6_fu_3598_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(select_ln35_2_fu_3592_p3));
    sub_ln35_7_fu_3632_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(trunc_ln35_2_reg_8064));
    sub_ln35_8_fu_3653_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(select_ln35_4_fu_3647_p3));
    sub_ln35_fu_3059_p2 <= std_logic_vector(unsigned(zext_ln35_fu_3053_p1) - unsigned(zext_ln35_1_fu_3056_p1));
    test_x_fu_2069_p1 <= select_ln168_fu_2013_p3(16 - 1 downto 0);
    test_y_fu_2291_p1 <= select_ln169_fu_2235_p3(16 - 1 downto 0);
    tmp_10_fu_1969_p3 <= bitcast_ln716_fu_1961_p1(63 downto 63);
    tmp_11_fu_2191_p3 <= bitcast_ln716_1_fu_2183_p1(63 downto 63);
    tmp_12_fu_2199_p4 <= bitcast_ln716_1_fu_2183_p1(62 downto 52);
    tmp_13_fu_1862_p3 <= ix_fu_1823_p3(13 downto 13);
    tmp_14_fu_1888_p3 <= iy_fu_1855_p3(13 downto 13);
    tmp_15_fu_6120_p4 <= sub_ln162_1_fu_4308_p2(22 downto 5);
    tmp_16_fu_6207_p10 <= ((((((((and_ln195_8_fu_6201_p2 & and_ln195_7_reg_8764) & and_ln195_6_fu_6186_p2) & and_ln195_5_reg_8759) & and_ln195_4_reg_8754) & and_ln195_3_reg_8749) & and_ln195_2_fu_6171_p2) & and_ln195_1_reg_8744) & and_ln195_fu_6156_p2);
    tmp_17_fu_6130_p4 <= select_ln162_fu_4302_p3(22 downto 5);
    tmp_18_fu_6236_p3 <= (x_index_64_fu_5002_p3 & y_index_82_fu_5437_p3);
    tmp_19_fu_6261_p3 <= (x_index_63_fu_4995_p3 & y_index_81_fu_5430_p3);
    tmp_1_fu_1620_p1 <= grp_fu_6930_p3;
    tmp_1_fu_1620_p3 <= tmp_1_fu_1620_p1(17 downto 17);
    tmp_20_fu_6512_p3 <= (ap_const_lv1_1 & ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798);
    tmp_21_fu_6503_p3 <= (ap_const_lv1_0 & ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798);
    tmp_22_fu_6286_p3 <= (x_index_62_fu_4988_p3 & y_index_80_fu_5423_p3);
    tmp_23_cast_fu_4292_p4 <= sub_ln162_fu_4287_p2(51 downto 29);
    tmp_23_fu_6521_p3 <= (ap_const_lv1_0 & ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6);
    tmp_24_fu_6537_p3 <= (ap_const_lv1_1 & ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6);
    tmp_25_cast_fu_1703_p4 <= sub_ln163_fu_1698_p2(55 downto 30);
    tmp_25_fu_6529_p3 <= (ap_const_lv1_0 & ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6);
    tmp_26_fu_6311_p3 <= (x_index_61_fu_4982_p3 & y_index_79_fu_5417_p3);
    tmp_27_fu_6336_p3 <= (x_index_60_fu_4976_p3 & y_index_78_fu_5411_p3);
    tmp_28_fu_6361_p3 <= (x_index_59_fu_4970_p3 & y_index_77_fu_5405_p3);
    tmp_29_fu_6386_p3 <= (x_index_58_fu_4964_p3 & y_index_76_fu_5399_p3);
    tmp_2_fu_1506_p1 <= grp_rotate_norm_fu_906_ap_return;
    tmp_30_fu_6411_p3 <= (x_index_57_fu_4957_p3 & y_index_75_fu_5392_p3);
    tmp_31_fu_6436_p3 <= (x_index_fu_4950_p3 & y_index_fu_5385_p3);
    tmp_32_fu_6651_p3 <= (x_index_64_reg_8809_pp0_iter12_reg & y_index_82_reg_8854_pp0_iter12_reg);
    tmp_33_fu_6670_p3 <= (x_index_63_reg_8804_pp0_iter12_reg & y_index_81_reg_8849_pp0_iter12_reg);
    tmp_34_fu_6689_p3 <= (x_index_62_reg_8799_pp0_iter12_reg & y_index_80_reg_8844_pp0_iter12_reg);
    tmp_35_fu_6708_p3 <= (x_index_61_reg_8794_pp0_iter12_reg & y_index_79_reg_8839_pp0_iter12_reg);
    tmp_36_cast_fu_1736_p4 <= sub_ln164_fu_1731_p2(55 downto 30);
    tmp_36_fu_6727_p3 <= (x_index_60_reg_8789_pp0_iter12_reg & y_index_78_reg_8834_pp0_iter12_reg);
    tmp_37_fu_6746_p3 <= (x_index_59_reg_8784_pp0_iter12_reg & y_index_77_reg_8829_pp0_iter12_reg);
    tmp_38_fu_6765_p3 <= (x_index_58_reg_8779_pp0_iter12_reg & y_index_76_reg_8824_pp0_iter12_reg);
    tmp_39_fu_6784_p3 <= (x_index_57_reg_8774_pp0_iter12_reg & y_index_75_reg_8819_pp0_iter12_reg);
    tmp_40_fu_6803_p3 <= (x_index_reg_8769_pp0_iter12_reg & y_index_reg_8814_pp0_iter12_reg);
    tmp_51_fu_6228_p3 <= tmp_16_fu_6207_p10(to_integer(unsigned(zext_ln36_fu_6224_p1)) downto to_integer(unsigned(zext_ln36_fu_6224_p1))) when (to_integer(unsigned(zext_ln36_fu_6224_p1)) >= 0 and to_integer(unsigned(zext_ln36_fu_6224_p1)) <=8) else "-";
    tmp_52_fu_6253_p3 <= tmp_16_fu_6207_p10(to_integer(unsigned(zext_ln36_1_fu_6249_p1)) downto to_integer(unsigned(zext_ln36_1_fu_6249_p1))) when (to_integer(unsigned(zext_ln36_1_fu_6249_p1)) >= 0 and to_integer(unsigned(zext_ln36_1_fu_6249_p1)) <=8) else "-";
    tmp_53_fu_6278_p3 <= tmp_16_fu_6207_p10(to_integer(unsigned(zext_ln36_2_fu_6274_p1)) downto to_integer(unsigned(zext_ln36_2_fu_6274_p1))) when (to_integer(unsigned(zext_ln36_2_fu_6274_p1)) >= 0 and to_integer(unsigned(zext_ln36_2_fu_6274_p1)) <=8) else "-";
    tmp_54_fu_6303_p3 <= tmp_16_fu_6207_p10(to_integer(unsigned(zext_ln36_3_fu_6299_p1)) downto to_integer(unsigned(zext_ln36_3_fu_6299_p1))) when (to_integer(unsigned(zext_ln36_3_fu_6299_p1)) >= 0 and to_integer(unsigned(zext_ln36_3_fu_6299_p1)) <=8) else "-";
    tmp_55_fu_6545_p3 <= (ap_const_lv1_0 & ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825);
    tmp_56_fu_6563_p3 <= (ap_const_lv1_1 & ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825);
    tmp_57_fu_6554_p3 <= (ap_const_lv1_0 & ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825);
    tmp_58_fu_6328_p3 <= tmp_16_fu_6207_p10(to_integer(unsigned(zext_ln36_4_fu_6324_p1)) downto to_integer(unsigned(zext_ln36_4_fu_6324_p1))) when (to_integer(unsigned(zext_ln36_4_fu_6324_p1)) >= 0 and to_integer(unsigned(zext_ln36_4_fu_6324_p1)) <=8) else "-";
    tmp_59_fu_6572_p3 <= (ap_const_lv1_0 & ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6);
    tmp_60_fu_6590_p3 <= (ap_const_lv1_1 & ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6);
    tmp_61_fu_6581_p3 <= (ap_const_lv1_0 & ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6);
    tmp_62_cast_fu_3025_p4 <= sub_ln23_3_fu_3020_p2(18 downto 12);
    tmp_62_fu_6353_p3 <= tmp_16_fu_6207_p10(to_integer(unsigned(zext_ln36_5_fu_6349_p1)) downto to_integer(unsigned(zext_ln36_5_fu_6349_p1))) when (to_integer(unsigned(zext_ln36_5_fu_6349_p1)) >= 0 and to_integer(unsigned(zext_ln36_5_fu_6349_p1)) <=8) else "-";
    
    tmp_64_fu_6604_p4_proc : process(zext_ln45_fu_6599_p1)
    begin
        tmp_64_fu_6604_p4 <= zext_ln45_fu_6599_p1;
        tmp_64_fu_6604_p4(5) <= ap_const_lv1_1(0);
    end process;

    tmp_66_cast_fu_3527_p4 <= sub_ln35_3_fu_3522_p2(18 downto 12);
    tmp_66_fu_6378_p3 <= tmp_16_fu_6207_p10(to_integer(unsigned(zext_ln36_6_fu_6374_p1)) downto to_integer(unsigned(zext_ln36_6_fu_6374_p1))) when (to_integer(unsigned(zext_ln36_6_fu_6374_p1)) >= 0 and to_integer(unsigned(zext_ln36_6_fu_6374_p1)) <=8) else "-";
    
    tmp_68_fu_6615_p4_proc : process(ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6)
    begin
        tmp_68_fu_6615_p4 <= ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6;
        tmp_68_fu_6615_p4(6) <= ap_const_lv1_1(0);
    end process;

    tmp_70_cast_fu_3582_p4 <= sub_ln35_5_fu_3577_p2(18 downto 12);
    tmp_70_fu_6403_p3 <= tmp_16_fu_6207_p10(to_integer(unsigned(zext_ln36_7_fu_6399_p1)) downto to_integer(unsigned(zext_ln36_7_fu_6399_p1))) when (to_integer(unsigned(zext_ln36_7_fu_6399_p1)) >= 0 and to_integer(unsigned(zext_ln36_7_fu_6399_p1)) <=8) else "-";
    
    tmp_72_fu_6625_p4_proc : process(ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869)
    begin
        tmp_72_fu_6625_p4 <= ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869;
        tmp_72_fu_6625_p4(7) <= ap_const_lv1_1(0);
    end process;

    tmp_74_cast_fu_3637_p4 <= sub_ln35_7_fu_3632_p2(18 downto 12);
    tmp_74_fu_6428_p3 <= tmp_16_fu_6207_p10(to_integer(unsigned(zext_ln36_8_fu_6424_p1)) downto to_integer(unsigned(zext_ln36_8_fu_6424_p1))) when (to_integer(unsigned(zext_ln36_8_fu_6424_p1)) >= 0 and to_integer(unsigned(zext_ln36_8_fu_6424_p1)) <=8) else "-";
    
    tmp_76_fu_6636_p4_proc : process(ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6)
    begin
        tmp_76_fu_6636_p4 <= ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6;
        tmp_76_fu_6636_p4(8) <= ap_const_lv1_1(0);
    end process;

    tmp_78_cast_fu_3190_p4 <= sub_ln23_5_fu_3185_p2(18 downto 12);
    tmp_78_fu_6662_p3 <= ap_phi_mux_ref_tmp219_2_phi_fu_895_p8(1 downto 1);
    tmp_79_fu_6681_p3 <= ap_phi_mux_ref_tmp219_2_phi_fu_895_p8(2 downto 2);
    tmp_80_fu_6700_p3 <= ap_phi_mux_ref_tmp219_2_phi_fu_895_p8(3 downto 3);
    tmp_81_fu_6719_p3 <= ap_phi_mux_ref_tmp219_2_phi_fu_895_p8(4 downto 4);
    tmp_82_cast_fu_3223_p4 <= sub_ln23_7_fu_3218_p2(18 downto 12);
    tmp_82_fu_6738_p3 <= ap_phi_mux_ref_tmp219_2_phi_fu_895_p8(5 downto 5);
    tmp_83_fu_6757_p3 <= ap_phi_mux_ref_tmp219_2_phi_fu_895_p8(6 downto 6);
    tmp_84_fu_6776_p3 <= ap_phi_mux_ref_tmp219_2_phi_fu_895_p8(7 downto 7);
    tmp_85_fu_6795_p3 <= ap_phi_mux_ref_tmp219_2_phi_fu_895_p8(8 downto 8);
    tmp_8_fu_1798_p3 <= zext_ln164_fu_1792_p1(25 downto 25);
    tmp_9_fu_1830_p3 <= zext_ln165_fu_1795_p1(25 downto 25);
    tmp_cast_fu_1611_p1 <= grp_fu_6930_p3;
    tmp_cast_fu_1611_p4 <= tmp_cast_fu_1611_p1(15 downto 8);
    tmp_fu_6494_p3 <= (ap_const_lv1_0 & ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798);
    tmp_s_fu_1977_p4 <= bitcast_ln716_fu_1961_p1(62 downto 52);
    trunc_ln150_fu_1627_p0 <= grp_fu_6930_p3;
    trunc_ln150_fu_1627_p1 <= trunc_ln150_fu_1627_p0(8 - 1 downto 0);
    trunc_ln15_1_fu_2086_p1 <= ashr_ln168_fu_2081_p2(16 - 1 downto 0);
    trunc_ln15_3_fu_2330_p1 <= ashr_ln169_fu_2325_p2(16 - 1 downto 0);
    trunc_ln165_fu_1774_p1 <= select_ln163_1_fu_1725_p3(12 - 1 downto 0);
    trunc_ln166_fu_1788_p1 <= select_ln164_1_fu_1758_p3(12 - 1 downto 0);
    trunc_ln168_1_fu_1991_p1 <= bitcast_ln716_fu_1961_p1(52 - 1 downto 0);
    trunc_ln168_2_fu_2033_p1 <= sub_ln168_1_fu_2027_p2(11 - 1 downto 0);
    trunc_ln168_fu_1965_p1 <= bitcast_ln716_fu_1961_p1(63 - 1 downto 0);
    trunc_ln169_1_fu_2213_p1 <= bitcast_ln716_1_fu_2183_p1(52 - 1 downto 0);
    trunc_ln169_2_fu_2255_p1 <= sub_ln169_1_fu_2249_p2(11 - 1 downto 0);
    trunc_ln169_fu_2187_p1 <= bitcast_ln716_1_fu_2183_p1(63 - 1 downto 0);
    trunc_ln202_fu_6647_p1 <= ap_phi_mux_ref_tmp219_2_phi_fu_895_p8(1 - 1 downto 0);
    trunc_ln21_1_fu_2682_p1 <= center_y_mod3_reg_7584_pp0_iter9_reg(2 - 1 downto 0);
    trunc_ln21_fu_2577_p1 <= center_x_mod3_reg_7579_pp0_iter8_reg(2 - 1 downto 0);
    trunc_ln23_1_fu_2821_p1 <= mul_ln23_1_fu_2815_p2(21 - 1 downto 0);
    trunc_ln23_2_fu_2865_p1 <= mul_ln23_2_fu_2859_p2(21 - 1 downto 0);
    trunc_ln23_fu_2707_p1 <= mul_ln23_fu_2701_p2(21 - 1 downto 0);
    trunc_ln35_1_fu_3122_p1 <= mul_ln35_1_fu_3116_p2(21 - 1 downto 0);
    trunc_ln35_2_fu_3163_p1 <= mul_ln35_2_fu_3157_p2(21 - 1 downto 0);
    trunc_ln35_fu_3075_p1 <= mul_ln35_fu_3069_p2(21 - 1 downto 0);
    valid_index_10_cast_fu_5616_p3 <= 
        ap_const_lv3_1 when (icmp_ln37_2_reg_8314(0) = '1') else 
        ap_const_lv3_6;
    valid_index_10_fu_5673_p3 <= 
        valid_index_9_fu_5514_p3 when (or_ln37_13_reg_8425(0) = '1') else 
        ap_const_lv3_4;
    valid_index_11_cast_fu_5597_p3 <= 
        ap_const_lv3_1 when (icmp_ln37_3_reg_8322(0) = '1') else 
        ap_const_lv3_6;
    valid_index_11_fu_5832_p3 <= 
        valid_index_26_fu_5821_p3 when (empty_60_fu_5828_p2(0) = '1') else 
        valid_index_1_fu_5665_p3;
    valid_index_12_cast_fu_5578_p3 <= 
        ap_const_lv3_1 when (icmp_ln37_4_reg_8330(0) = '1') else 
        ap_const_lv3_6;
    valid_index_12_fu_5813_p3 <= 
        valid_index_27_fu_5802_p3 when (empty_59_fu_5809_p2(0) = '1') else 
        valid_index_2_fu_5646_p3;
    valid_index_13_cast_fu_5559_p3 <= 
        ap_const_lv3_1 when (icmp_ln37_5_reg_8338(0) = '1') else 
        ap_const_lv3_6;
    valid_index_13_fu_5794_p3 <= 
        valid_index_28_fu_5783_p3 when (empty_58_fu_5790_p2(0) = '1') else 
        valid_index_3_fu_5627_p3;
    valid_index_14_cast_fu_5540_p3 <= 
        ap_const_lv3_1 when (icmp_ln37_6_reg_8346(0) = '1') else 
        ap_const_lv3_6;
    valid_index_14_fu_5775_p3 <= 
        valid_index_29_fu_5764_p3 when (empty_57_fu_5771_p2(0) = '1') else 
        valid_index_4_fu_5608_p3;
    valid_index_15_cast_fu_5521_p3 <= 
        ap_const_lv3_1 when (icmp_ln37_7_reg_8354(0) = '1') else 
        ap_const_lv3_6;
    valid_index_15_fu_5756_p3 <= 
        valid_index_30_fu_5745_p3 when (empty_56_fu_5752_p2(0) = '1') else 
        valid_index_5_fu_5589_p3;
    valid_index_16_fu_5737_p3 <= 
        valid_index_31_fu_5726_p3 when (empty_55_fu_5733_p2(0) = '1') else 
        valid_index_6_fu_5570_p3;
    valid_index_17_fu_5718_p3 <= 
        valid_index_32_fu_5707_p3 when (empty_54_fu_5714_p2(0) = '1') else 
        valid_index_7_fu_5551_p3;
    valid_index_18_fu_5699_p3 <= 
        valid_index_33_fu_5688_p3 when (empty_53_fu_5695_p2(0) = '1') else 
        valid_index_8_fu_5532_p3;
    valid_index_19_fu_5680_p3 <= 
        valid_index_10_fu_5673_p3 when (or_ln37_20_fu_4625_p2(0) = '1') else 
        ap_const_lv3_7;
    valid_index_1_fu_5665_p3 <= 
        valid_index_8_cast_fu_5654_p3 when (empty_52_fu_5661_p2(0) = '1') else 
        select_ln186_cast_cast_fu_5500_p3;
    valid_index_20_fu_5840_p3 <= 
        valid_index_19_fu_5680_p3 when (or_ln37_27_fu_4714_p2(0) = '1') else 
        ap_const_lv3_2;
    valid_index_21_fu_6040_p3 <= 
        select_ln186_1_fu_6027_p3 when (or_ln186_fu_6035_p2(0) = '1') else 
        valid_index_11_fu_5832_p3;
    valid_index_22_fu_6015_p3 <= 
        valid_index_45_fu_6002_p3 when (empty_67_fu_6010_p2(0) = '1') else 
        valid_index_12_fu_5813_p3;
    valid_index_23_fu_5990_p3 <= 
        valid_index_46_fu_5977_p3 when (empty_66_fu_5985_p2(0) = '1') else 
        valid_index_13_fu_5794_p3;
    valid_index_24_fu_5965_p3 <= 
        valid_index_47_fu_5954_p3 when (empty_65_fu_5961_p2(0) = '1') else 
        valid_index_14_fu_5775_p3;
    valid_index_25_fu_5942_p3 <= 
        valid_index_48_fu_5931_p3 when (empty_64_fu_5938_p2(0) = '1') else 
        valid_index_15_fu_5756_p3;
    valid_index_26_fu_5821_p3 <= 
        ap_const_lv3_7 when (icmp_ln37_16_reg_8432(0) = '1') else 
        ap_const_lv3_4;
    valid_index_27_fu_5802_p3 <= 
        ap_const_lv3_7 when (icmp_ln37_17_reg_8441(0) = '1') else 
        ap_const_lv3_4;
    valid_index_28_fu_5783_p3 <= 
        ap_const_lv3_7 when (icmp_ln37_18_reg_8450(0) = '1') else 
        ap_const_lv3_4;
    valid_index_29_fu_5764_p3 <= 
        ap_const_lv3_7 when (icmp_ln37_19_reg_8459(0) = '1') else 
        ap_const_lv3_4;
    valid_index_2_cast_cast_cast_cast_fu_5486_p3 <= 
        ap_const_lv3_3 when (icmp_ln38_2_reg_8648(0) = '1') else 
        ap_const_lv3_0;
    valid_index_2_fu_5646_p3 <= 
        valid_index_9_cast_fu_5635_p3 when (empty_51_fu_5642_p2(0) = '1') else 
        select_ln186_fu_5493_p3;
    valid_index_30_fu_5745_p3 <= 
        ap_const_lv3_7 when (icmp_ln37_20_reg_8468(0) = '1') else 
        ap_const_lv3_4;
    valid_index_31_fu_5726_p3 <= 
        ap_const_lv3_7 when (icmp_ln37_21_reg_8477(0) = '1') else 
        ap_const_lv3_4;
    valid_index_32_fu_5707_p3 <= 
        ap_const_lv3_7 when (icmp_ln37_22_reg_8486(0) = '1') else 
        ap_const_lv3_4;
    valid_index_33_fu_5688_p3 <= 
        ap_const_lv3_7 when (icmp_ln37_23_reg_8495(0) = '1') else 
        ap_const_lv3_4;
    valid_index_34_fu_5919_p3 <= 
        valid_index_49_fu_5908_p3 when (empty_63_fu_5915_p2(0) = '1') else 
        valid_index_16_fu_5737_p3;
    valid_index_35_fu_5896_p3 <= 
        valid_index_50_fu_5885_p3 when (empty_62_fu_5892_p2(0) = '1') else 
        valid_index_17_fu_5718_p3;
    valid_index_36_fu_5873_p3 <= 
        valid_index_51_fu_5860_p3 when (empty_61_fu_5868_p2(0) = '1') else 
        valid_index_18_fu_5699_p3;
    valid_index_37_fu_5848_p3 <= 
        valid_index_20_fu_5840_p3 when (or_ln37_34_fu_4827_p2(0) = '1') else 
        ap_const_lv3_5;
    valid_index_38_fu_6112_p3 <= 
        ap_const_lv4_8 when (icmp_ln37_40_fu_4892_p2(0) = '1') else 
        zext_ln186_fu_6048_p1;
    valid_index_39_fu_6104_p3 <= 
        ap_const_lv4_8 when (icmp_ln37_41_fu_4897_p2(0) = '1') else 
        valid_index_55_cast_cast_fu_6023_p1;
    valid_index_3_cast_cast_cast_cast_fu_5479_p3 <= 
        ap_const_lv3_3 when (icmp_ln38_3_reg_8654(0) = '1') else 
        ap_const_lv3_0;
    valid_index_3_fu_5627_p3 <= 
        valid_index_10_cast_fu_5616_p3 when (empty_50_fu_5623_p2(0) = '1') else 
        valid_index_2_cast_cast_cast_cast_fu_5486_p3;
    valid_index_40_fu_6096_p3 <= 
        ap_const_lv4_8 when (icmp_ln37_42_fu_4902_p2(0) = '1') else 
        valid_index_56_cast_cast_fu_5998_p1;
    valid_index_41_fu_6089_p3 <= 
        ap_const_lv4_8 when (icmp_ln37_43_reg_8604(0) = '1') else 
        valid_index_57_cast_cast_fu_5973_p1;
    valid_index_42_fu_6082_p3 <= 
        ap_const_lv4_8 when (icmp_ln37_44_reg_8612(0) = '1') else 
        valid_index_58_cast_cast_fu_5950_p1;
    valid_index_43_fu_6075_p3 <= 
        ap_const_lv4_8 when (icmp_ln37_45_reg_8620(0) = '1') else 
        valid_index_59_cast_cast_fu_5927_p1;
    valid_index_44_fu_6068_p3 <= 
        ap_const_lv4_8 when (icmp_ln37_46_reg_8628(0) = '1') else 
        valid_index_60_cast_cast_fu_5904_p1;
    valid_index_45_fu_6002_p3 <= 
        ap_const_lv3_5 when (icmp_ln37_33_fu_4780_p2(0) = '1') else 
        ap_const_lv3_2;
    valid_index_46_fu_5977_p3 <= 
        ap_const_lv3_5 when (icmp_ln37_34_fu_4785_p2(0) = '1') else 
        ap_const_lv3_2;
    valid_index_47_fu_5954_p3 <= 
        ap_const_lv3_5 when (icmp_ln37_35_reg_8568(0) = '1') else 
        ap_const_lv3_2;
    valid_index_48_fu_5931_p3 <= 
        ap_const_lv3_5 when (icmp_ln37_36_reg_8577(0) = '1') else 
        ap_const_lv3_2;
    valid_index_49_fu_5908_p3 <= 
        ap_const_lv3_5 when (icmp_ln37_37_reg_8586(0) = '1') else 
        ap_const_lv3_2;
    valid_index_4_cast_cast_cast_cast_fu_5472_p3 <= 
        ap_const_lv3_3 when (icmp_ln38_4_reg_8660(0) = '1') else 
        ap_const_lv3_0;
    valid_index_4_fu_5608_p3 <= 
        valid_index_11_cast_fu_5597_p3 when (empty_49_fu_5604_p2(0) = '1') else 
        valid_index_3_cast_cast_cast_cast_fu_5479_p3;
    valid_index_50_fu_5885_p3 <= 
        ap_const_lv3_5 when (icmp_ln37_38_reg_8595(0) = '1') else 
        ap_const_lv3_2;
    valid_index_51_fu_5860_p3 <= 
        ap_const_lv3_5 when (icmp_ln37_39_fu_4790_p2(0) = '1') else 
        ap_const_lv3_2;
    valid_index_52_fu_6060_p3 <= 
        ap_const_lv4_8 when (icmp_ln37_47_fu_4907_p2(0) = '1') else 
        valid_index_61_cast_cast_fu_5881_p1;
    valid_index_53_fu_6052_p3 <= 
        valid_index_62_cast_cast_fu_5856_p1 when (or_ln37_41_fu_4944_p2(0) = '1') else 
        ap_const_lv4_8;
    valid_index_55_cast_cast_fu_6023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_22_fu_6015_p3),4));
    valid_index_56_cast_cast_fu_5998_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_23_fu_5990_p3),4));
    valid_index_57_cast_cast_fu_5973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_24_fu_5965_p3),4));
    valid_index_58_cast_cast_fu_5950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_25_fu_5942_p3),4));
    valid_index_59_cast_cast_fu_5927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_34_fu_5919_p3),4));
    valid_index_5_cast_cast_cast_cast_fu_5465_p3 <= 
        ap_const_lv3_3 when (icmp_ln38_5_reg_8666(0) = '1') else 
        ap_const_lv3_0;
    valid_index_5_fu_5589_p3 <= 
        valid_index_12_cast_fu_5578_p3 when (empty_48_fu_5585_p2(0) = '1') else 
        valid_index_4_cast_cast_cast_cast_fu_5472_p3;
    valid_index_60_cast_cast_fu_5904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_35_fu_5896_p3),4));
    valid_index_61_cast_cast_fu_5881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_36_fu_5873_p3),4));
    valid_index_62_cast_cast_fu_5856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_37_fu_5848_p3),4));
    valid_index_6_cast_cast_cast_cast_fu_5458_p3 <= 
        ap_const_lv3_3 when (icmp_ln38_6_reg_8672(0) = '1') else 
        ap_const_lv3_0;
    valid_index_6_fu_5570_p3 <= 
        valid_index_13_cast_fu_5559_p3 when (empty_47_fu_5566_p2(0) = '1') else 
        valid_index_5_cast_cast_cast_cast_fu_5465_p3;
    valid_index_7_cast_cast_cast_cast_fu_5451_p3 <= 
        ap_const_lv3_3 when (icmp_ln38_7_reg_8678(0) = '1') else 
        ap_const_lv3_0;
    valid_index_7_fu_5551_p3 <= 
        valid_index_14_cast_fu_5540_p3 when (empty_46_fu_5547_p2(0) = '1') else 
        valid_index_6_cast_cast_cast_cast_fu_5458_p3;
    valid_index_8_cast_cast_cast_cast_fu_5444_p3 <= 
        ap_const_lv3_0 when (or_ln38_6_reg_8684(0) = '1') else 
        ap_const_lv3_3;
    valid_index_8_cast_fu_5654_p3 <= 
        ap_const_lv3_1 when (icmp_ln37_reg_8298(0) = '1') else 
        ap_const_lv3_6;
    valid_index_8_fu_5532_p3 <= 
        valid_index_15_cast_fu_5521_p3 when (empty_45_fu_5528_p2(0) = '1') else 
        valid_index_7_cast_cast_cast_cast_fu_5451_p3;
    valid_index_9_cast_fu_5635_p3 <= 
        ap_const_lv3_1 when (icmp_ln37_1_reg_8306(0) = '1') else 
        ap_const_lv3_6;
    valid_index_9_fu_5514_p3 <= 
        valid_index_fu_5507_p3 when (or_ln37_6_reg_8362(0) = '1') else 
        ap_const_lv3_1;
    valid_index_fu_5507_p3 <= 
        valid_index_8_cast_cast_cast_cast_fu_5444_p3 when (or_ln38_13_reg_8738(0) = '1') else 
        ap_const_lv3_6;
    x_index_10_fu_4498_p3 <= 
        internal_x_reg_8017 when (or_ln37_6_reg_8362(0) = '1') else 
        x_index_29_reg_8081;
    x_index_11_fu_4591_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_8_reg_8369(0) = '1') else 
        x_index_2_fu_4538_p3;
    x_index_12_fu_4585_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_9_reg_8376(0) = '1') else 
        x_index_3_fu_4533_p3;
    x_index_13_fu_4579_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_10_reg_8383(0) = '1') else 
        x_index_4_fu_4528_p3;
    x_index_14_fu_4573_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_11_reg_8390(0) = '1') else 
        x_index_5_fu_4523_p3;
    x_index_15_fu_4567_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_12_reg_8397(0) = '1') else 
        x_index_6_fu_4518_p3;
    x_index_16_fu_4561_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_13_reg_8404(0) = '1') else 
        x_index_7_fu_4513_p3;
    x_index_17_fu_4555_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_14_reg_8411(0) = '1') else 
        x_index_8_fu_4508_p3;
    x_index_18_fu_4549_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_15_reg_8418(0) = '1') else 
        x_index_9_fu_4503_p3;
    x_index_19_fu_4543_p3 <= 
        x_index_10_fu_4498_p3 when (or_ln37_13_reg_8425(0) = '1') else 
        x_index_29_reg_8081;
    x_index_20_fu_4680_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_16_reg_8432(0) = '1') else 
        x_index_11_fu_4591_p3;
    x_index_21_fu_4674_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_17_reg_8441(0) = '1') else 
        x_index_12_fu_4585_p3;
    x_index_22_fu_4668_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_18_reg_8450(0) = '1') else 
        x_index_13_fu_4579_p3;
    x_index_23_fu_4662_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_19_reg_8459(0) = '1') else 
        x_index_14_fu_4573_p3;
    x_index_24_fu_4656_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_20_reg_8468(0) = '1') else 
        x_index_15_fu_4567_p3;
    x_index_25_fu_4650_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_21_reg_8477(0) = '1') else 
        x_index_16_fu_4561_p3;
    x_index_26_fu_4644_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_22_reg_8486(0) = '1') else 
        x_index_17_fu_4555_p3;
    x_index_27_fu_4638_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_23_reg_8495(0) = '1') else 
        x_index_18_fu_4549_p3;
    x_index_28_fu_4631_p3 <= 
        x_index_19_fu_4543_p3 when (or_ln37_20_fu_4625_p2(0) = '1') else 
        x_index_29_reg_8081;
    x_index_29_fu_3212_p3 <= 
        sub_ln23_6_fu_3206_p2 when (tmp_49_reg_7916(0) = '1') else 
        tmp_79_cast_reg_7922;
    x_index_2_fu_4538_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_reg_8298(0) = '1') else 
        internal_x_reg_8017;
    x_index_30_fu_4769_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_24_reg_8504(0) = '1') else 
        x_index_20_fu_4680_p3;
    x_index_31_fu_4763_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_25_reg_8512(0) = '1') else 
        x_index_21_fu_4674_p3;
    x_index_32_fu_4757_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_26_reg_8520(0) = '1') else 
        x_index_22_fu_4668_p3;
    x_index_33_fu_4751_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_27_reg_8528(0) = '1') else 
        x_index_23_fu_4662_p3;
    x_index_34_fu_4745_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_28_reg_8536(0) = '1') else 
        x_index_24_fu_4656_p3;
    x_index_35_fu_4739_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_29_reg_8544(0) = '1') else 
        x_index_25_fu_4650_p3;
    x_index_36_fu_4733_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_30_reg_8552(0) = '1') else 
        x_index_26_fu_4644_p3;
    x_index_37_fu_4727_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_31_reg_8560(0) = '1') else 
        x_index_27_fu_4638_p3;
    x_index_38_fu_4720_p3 <= 
        x_index_28_fu_4631_p3 when (or_ln37_27_fu_4714_p2(0) = '1') else 
        internal_x_2_reg_8112;
    x_index_39_fu_4885_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_32_fu_4775_p2(0) = '1') else 
        x_index_30_fu_4769_p3;
    x_index_3_fu_4533_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_1_reg_8306(0) = '1') else 
        internal_x_reg_8017;
    x_index_40_fu_4878_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_33_fu_4780_p2(0) = '1') else 
        x_index_31_fu_4763_p3;
    x_index_41_fu_4871_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_34_fu_4785_p2(0) = '1') else 
        x_index_32_fu_4757_p3;
    x_index_42_fu_4865_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_35_reg_8568(0) = '1') else 
        x_index_33_fu_4751_p3;
    x_index_43_fu_4859_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_36_reg_8577(0) = '1') else 
        x_index_34_fu_4745_p3;
    x_index_44_fu_4853_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_37_reg_8586(0) = '1') else 
        x_index_35_fu_4739_p3;
    x_index_45_fu_4847_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_38_reg_8595(0) = '1') else 
        x_index_36_fu_4733_p3;
    x_index_46_fu_4840_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_39_fu_4790_p2(0) = '1') else 
        x_index_37_fu_4727_p3;
    x_index_47_fu_4833_p3 <= 
        x_index_38_fu_4720_p3 when (or_ln37_34_fu_4827_p2(0) = '1') else 
        internal_x_2_reg_8112;
    x_index_4_fu_4528_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_2_reg_8314(0) = '1') else 
        internal_x_reg_8017;
    x_index_57_fu_4957_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_47_fu_4907_p2(0) = '1') else 
        x_index_46_fu_4840_p3;
    x_index_58_fu_4964_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_46_reg_8628(0) = '1') else 
        x_index_45_fu_4847_p3;
    x_index_59_fu_4970_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_45_reg_8620(0) = '1') else 
        x_index_44_fu_4853_p3;
    x_index_5_fu_4523_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_3_reg_8322(0) = '1') else 
        internal_x_reg_8017;
    x_index_60_fu_4976_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_44_reg_8612(0) = '1') else 
        x_index_43_fu_4859_p3;
    x_index_61_fu_4982_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_43_reg_8604(0) = '1') else 
        x_index_42_fu_4865_p3;
    x_index_62_fu_4988_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_42_fu_4902_p2(0) = '1') else 
        x_index_41_fu_4871_p3;
    x_index_63_fu_4995_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_41_fu_4897_p2(0) = '1') else 
        x_index_40_fu_4878_p3;
    x_index_64_fu_5002_p3 <= 
        internal_x_2_reg_8112 when (icmp_ln37_40_fu_4892_p2(0) = '1') else 
        x_index_39_fu_4885_p3;
    x_index_6_fu_4518_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_4_reg_8330(0) = '1') else 
        internal_x_reg_8017;
    x_index_7_fu_4513_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_5_reg_8338(0) = '1') else 
        internal_x_reg_8017;
    x_index_8_fu_4508_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_6_reg_8346(0) = '1') else 
        internal_x_reg_8017;
    x_index_9_fu_4503_p3 <= 
        x_index_29_reg_8081 when (icmp_ln37_7_reg_8354(0) = '1') else 
        internal_x_reg_8017;
    x_index_fu_4950_p3 <= 
        x_index_47_fu_4833_p3 when (or_ln37_41_fu_4944_p2(0) = '1') else 
        internal_x_2_reg_8112;
    x_minus_ok_fu_1932_p2 <= "1" when (signed(ix_reg_7487) > signed(ap_const_lv14_0)) else "0";
    x_mod3_1_fu_2630_p7 <= "XX";
    x_mod3_fu_2585_p7 <= "XX";
    x_ok_fu_1882_p2 <= (xor_ln23_fu_1870_p2 and icmp_ln23_fu_1876_p2);
    x_plus_ok_fu_1937_p2 <= "1" when (signed(ix_reg_7487) < signed(ap_const_lv14_180)) else "0";
    xor_ln104_1_fu_4405_p2 <= (sign3_r3_fu_4392_p3 xor sign2_r3_reg_7981);
    xor_ln104_fu_4400_p2 <= (sign2_r3_reg_7981 xor sign1_r3_fu_4384_p3);
    xor_ln111_1_fu_3410_p2 <= (sign3_r4_fu_3397_p3 xor sign2_r4_reg_7987);
    xor_ln111_fu_3405_p2 <= (sign2_r4_reg_7987 xor sign1_r4_fu_3389_p3);
    xor_ln118_1_fu_3448_p2 <= (sign3_r6_fu_3435_p3 xor sign2_r6_reg_7993);
    xor_ln118_fu_3443_p2 <= (sign2_r6_reg_7993 xor sign1_r6_fu_3427_p3);
    xor_ln125_1_fu_4443_p2 <= (sign3_r7_fu_4430_p3 xor sign2_r7_reg_7999);
    xor_ln125_fu_4438_p2 <= (sign2_r7_reg_7999 xor sign1_r7_fu_4422_p3);
    xor_ln132_1_fu_3486_p2 <= (sign3_r8_fu_3473_p3 xor sign2_r8_reg_8005);
    xor_ln132_fu_3481_p2 <= (sign2_r8_reg_8005 xor sign1_r8_fu_3465_p3);
    xor_ln139_1_fu_4481_p2 <= (sign3_r9_fu_4468_p3 xor sign2_r9_reg_8011);
    xor_ln139_fu_4476_p2 <= (sign2_r9_reg_8011 xor sign1_r9_fu_4460_p3);
    xor_ln168_1_fu_2140_p2 <= (or_ln168_fu_2136_p2 xor ap_const_lv1_1);
    xor_ln168_fu_2126_p2 <= (icmp_ln168_reg_7599 xor ap_const_lv1_1);
    xor_ln169_1_fu_2384_p2 <= (or_ln169_fu_2380_p2 xor ap_const_lv1_1);
    xor_ln169_fu_2370_p2 <= (icmp_ln169_reg_7648 xor ap_const_lv1_1);
    xor_ln23_fu_1870_p2 <= (tmp_13_fu_1862_p3 xor ap_const_lv1_1);
    xor_ln27_fu_1896_p2 <= (tmp_14_fu_1888_p3 xor ap_const_lv1_1);
    xor_ln85_1_fu_3334_p2 <= (sign3_r5_fu_3322_p3 xor sign2_r5_reg_7963);
    xor_ln85_fu_3329_p2 <= (sign2_r5_reg_7963 xor sign1_r5_fu_3315_p3);
    xor_ln91_1_fu_4367_p2 <= (sign3_r1_fu_4354_p3 xor sign2_r1_reg_7969);
    xor_ln91_fu_4362_p2 <= (sign2_r1_reg_7969 xor sign1_r1_fu_4346_p3);
    xor_ln97_1_fu_3372_p2 <= (sign3_r2_fu_3359_p3 xor sign2_r2_reg_7975);
    xor_ln97_fu_3367_p2 <= (sign2_r2_reg_7975 xor sign1_r2_fu_3351_p3);
    y_index_10_fu_5009_p3 <= 
        internal_y_reg_8189 when (or_ln38_6_reg_8684(0) = '1') else 
        internal_y_3_reg_8220;
    y_index_12_fu_5102_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln38_8_reg_8690(0) = '1') else 
        y_index_2_fu_5049_p3;
    y_index_13_fu_5096_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln38_9_reg_8696(0) = '1') else 
        y_index_3_fu_5044_p3;
    y_index_14_fu_5090_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln38_10_reg_8702(0) = '1') else 
        y_index_4_fu_5039_p3;
    y_index_15_fu_5084_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln38_11_reg_8708(0) = '1') else 
        y_index_5_fu_5034_p3;
    y_index_16_fu_5078_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln38_12_reg_8714(0) = '1') else 
        y_index_6_fu_5029_p3;
    y_index_17_fu_5072_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln38_13_reg_8720(0) = '1') else 
        y_index_7_fu_5024_p3;
    y_index_18_fu_5066_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln38_14_reg_8726(0) = '1') else 
        y_index_8_fu_5019_p3;
    y_index_19_fu_5060_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln38_15_reg_8732(0) = '1') else 
        y_index_9_fu_5014_p3;
    y_index_20_fu_5054_p3 <= 
        y_index_10_fu_5009_p3 when (or_ln38_13_reg_8738(0) = '1') else 
        internal_y_4_reg_8251;
    y_index_21_fu_5156_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_reg_8298(0) = '1') else 
        y_index_12_fu_5102_p3;
    y_index_22_fu_5150_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_1_reg_8306(0) = '1') else 
        y_index_13_fu_5096_p3;
    y_index_23_fu_5144_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_2_reg_8314(0) = '1') else 
        y_index_14_fu_5090_p3;
    y_index_24_fu_5138_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_3_reg_8322(0) = '1') else 
        y_index_15_fu_5084_p3;
    y_index_25_fu_5132_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_4_reg_8330(0) = '1') else 
        y_index_16_fu_5078_p3;
    y_index_26_fu_5126_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_5_reg_8338(0) = '1') else 
        y_index_17_fu_5072_p3;
    y_index_27_fu_5120_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_6_reg_8346(0) = '1') else 
        y_index_18_fu_5066_p3;
    y_index_28_fu_5114_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_7_reg_8354(0) = '1') else 
        y_index_19_fu_5060_p3;
    y_index_29_fu_5108_p3 <= 
        y_index_20_fu_5054_p3 when (or_ln37_6_reg_8362(0) = '1') else 
        internal_y_reg_8189;
    y_index_2_fu_5049_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln38_reg_8636(0) = '1') else 
        internal_y_reg_8189;
    y_index_30_fu_5210_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_8_reg_8369(0) = '1') else 
        y_index_21_fu_5156_p3;
    y_index_31_fu_5204_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_9_reg_8376(0) = '1') else 
        y_index_22_fu_5150_p3;
    y_index_32_fu_5198_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_10_reg_8383(0) = '1') else 
        y_index_23_fu_5144_p3;
    y_index_33_fu_5192_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_11_reg_8390(0) = '1') else 
        y_index_24_fu_5138_p3;
    y_index_34_fu_5186_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_12_reg_8397(0) = '1') else 
        y_index_25_fu_5132_p3;
    y_index_35_fu_5180_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_13_reg_8404(0) = '1') else 
        y_index_26_fu_5126_p3;
    y_index_36_fu_5174_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_14_reg_8411(0) = '1') else 
        y_index_27_fu_5120_p3;
    y_index_37_fu_5168_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_15_reg_8418(0) = '1') else 
        y_index_28_fu_5114_p3;
    y_index_38_fu_5162_p3 <= 
        y_index_29_fu_5108_p3 when (or_ln37_13_reg_8425(0) = '1') else 
        internal_y_3_reg_8220;
    y_index_39_fu_5265_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_16_reg_8432(0) = '1') else 
        y_index_30_fu_5210_p3;
    y_index_3_fu_5044_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln38_1_reg_8642(0) = '1') else 
        internal_y_reg_8189;
    y_index_40_fu_5259_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_17_reg_8441(0) = '1') else 
        y_index_31_fu_5204_p3;
    y_index_41_fu_5253_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_18_reg_8450(0) = '1') else 
        y_index_32_fu_5198_p3;
    y_index_42_fu_5247_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_19_reg_8459(0) = '1') else 
        y_index_33_fu_5192_p3;
    y_index_43_fu_5241_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_20_reg_8468(0) = '1') else 
        y_index_34_fu_5186_p3;
    y_index_44_fu_5235_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_21_reg_8477(0) = '1') else 
        y_index_35_fu_5180_p3;
    y_index_45_fu_5229_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_22_reg_8486(0) = '1') else 
        y_index_36_fu_5174_p3;
    y_index_46_fu_5223_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_23_reg_8495(0) = '1') else 
        y_index_37_fu_5168_p3;
    y_index_47_fu_5216_p3 <= 
        y_index_38_fu_5162_p3 when (or_ln37_20_fu_4625_p2(0) = '1') else 
        internal_y_4_reg_8251;
    y_index_48_fu_5320_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_24_reg_8504(0) = '1') else 
        y_index_39_fu_5265_p3;
    y_index_49_fu_5314_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_25_reg_8512(0) = '1') else 
        y_index_40_fu_5259_p3;
    y_index_4_fu_5039_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln38_2_reg_8648(0) = '1') else 
        internal_y_reg_8189;
    y_index_50_fu_5308_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_26_reg_8520(0) = '1') else 
        y_index_41_fu_5253_p3;
    y_index_51_fu_5302_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_27_reg_8528(0) = '1') else 
        y_index_42_fu_5247_p3;
    y_index_52_fu_5296_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_28_reg_8536(0) = '1') else 
        y_index_43_fu_5241_p3;
    y_index_53_fu_5290_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_29_reg_8544(0) = '1') else 
        y_index_44_fu_5235_p3;
    y_index_54_fu_5284_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_30_reg_8552(0) = '1') else 
        y_index_45_fu_5229_p3;
    y_index_55_fu_5278_p3 <= 
        internal_y_reg_8189 when (icmp_ln37_31_reg_8560(0) = '1') else 
        y_index_46_fu_5223_p3;
    y_index_56_fu_5271_p3 <= 
        y_index_47_fu_5216_p3 when (or_ln37_27_fu_4714_p2(0) = '1') else 
        internal_y_reg_8189;
    y_index_57_fu_5378_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_32_fu_4775_p2(0) = '1') else 
        y_index_48_fu_5320_p3;
    y_index_58_fu_5371_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_33_fu_4780_p2(0) = '1') else 
        y_index_49_fu_5314_p3;
    y_index_59_fu_5364_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_34_fu_4785_p2(0) = '1') else 
        y_index_50_fu_5308_p3;
    y_index_5_fu_5034_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln38_3_reg_8654(0) = '1') else 
        internal_y_reg_8189;
    y_index_60_fu_5358_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_35_reg_8568(0) = '1') else 
        y_index_51_fu_5302_p3;
    y_index_61_fu_5352_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_36_reg_8577(0) = '1') else 
        y_index_52_fu_5296_p3;
    y_index_62_fu_5346_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_37_reg_8586(0) = '1') else 
        y_index_53_fu_5290_p3;
    y_index_63_fu_5340_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_38_reg_8595(0) = '1') else 
        y_index_54_fu_5284_p3;
    y_index_64_fu_5333_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln37_39_fu_4790_p2(0) = '1') else 
        y_index_55_fu_5278_p3;
    y_index_65_fu_5326_p3 <= 
        y_index_56_fu_5271_p3 when (or_ln37_34_fu_4827_p2(0) = '1') else 
        internal_y_3_reg_8220;
    y_index_6_fu_5029_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln38_4_reg_8660(0) = '1') else 
        internal_y_reg_8189;
    y_index_75_fu_5392_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_47_fu_4907_p2(0) = '1') else 
        y_index_64_fu_5333_p3;
    y_index_76_fu_5399_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_46_reg_8628(0) = '1') else 
        y_index_63_fu_5340_p3;
    y_index_77_fu_5405_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_45_reg_8620(0) = '1') else 
        y_index_62_fu_5346_p3;
    y_index_78_fu_5411_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_44_reg_8612(0) = '1') else 
        y_index_61_fu_5352_p3;
    y_index_79_fu_5417_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_43_reg_8604(0) = '1') else 
        y_index_60_fu_5358_p3;
    y_index_7_fu_5024_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln38_5_reg_8666(0) = '1') else 
        internal_y_reg_8189;
    y_index_80_fu_5423_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_42_fu_4902_p2(0) = '1') else 
        y_index_59_fu_5364_p3;
    y_index_81_fu_5430_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_41_fu_4897_p2(0) = '1') else 
        y_index_58_fu_5371_p3;
    y_index_82_fu_5437_p3 <= 
        internal_y_4_reg_8251 when (icmp_ln37_40_fu_4892_p2(0) = '1') else 
        y_index_57_fu_5378_p3;
    y_index_8_fu_5019_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln38_6_reg_8672(0) = '1') else 
        internal_y_reg_8189;
    y_index_9_fu_5014_p3 <= 
        internal_y_3_reg_8220 when (icmp_ln38_7_reg_8678(0) = '1') else 
        internal_y_reg_8189;
    y_index_fu_5385_p3 <= 
        y_index_65_fu_5326_p3 when (or_ln37_41_fu_4944_p2(0) = '1') else 
        internal_y_4_reg_8251;
    y_minus_ok_fu_1951_p2 <= "1" when (signed(iy_reg_7494) > signed(ap_const_lv14_0)) else "0";
    y_mod3_1_fu_2762_p7 <= "XX";
    y_mod3_2_fu_2782_p7 <= "XX";
    y_mod3_fu_2734_p7 <= "XX";
    y_ok_fu_1908_p2 <= (xor_ln27_fu_1896_p2 and icmp_ln27_fu_1902_p2);
    y_plus_ok_fu_1956_p2 <= "1" when (signed(iy_reg_7494) < signed(ap_const_lv14_180)) else "0";
    z_in_fu_6140_p3 <= 
        tmp_15_fu_6120_p4 when (tmp_4_reg_7852(0) = '1') else 
        tmp_17_fu_6130_p4;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address0 <= zext_ln38_7_fu_6419_p1(14 - 1 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_8955;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1 <= z_in_reg_8859;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, ap_block_pp0_stage2_11001, tmp_70_reg_8951, icmp_ln41_7_reg_8999)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln41_7_reg_8999 = ap_const_lv1_1) and (tmp_70_reg_8951 = ap_const_lv1_1))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address0 <= zext_ln38_6_fu_6394_p1(14 - 1 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_8945;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1 <= z_in_reg_8859;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, tmp_66_reg_8941, icmp_ln41_6_reg_8995, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln41_6_reg_8995 = ap_const_lv1_1) and (tmp_66_reg_8941 = ap_const_lv1_1) and (bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address0 <= zext_ln38_5_fu_6369_p1(14 - 1 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_8935;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1 <= z_in_reg_8859;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, ap_block_pp0_stage2_11001, tmp_62_reg_8931, icmp_ln41_5_reg_8991)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln41_5_reg_8991 = ap_const_lv1_1) and (tmp_62_reg_8931 = ap_const_lv1_1))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address0 <= zext_ln38_4_fu_6344_p1(14 - 1 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_8925;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1 <= z_in_reg_8859;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, ap_block_pp0_stage2_11001, tmp_58_reg_8921, icmp_ln41_4_reg_8987)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln41_4_reg_8987 = ap_const_lv1_1) and (tmp_58_reg_8921 = ap_const_lv1_1))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address0 <= zext_ln38_3_fu_6319_p1(14 - 1 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_8915;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1 <= z_in_reg_8859;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, ap_block_pp0_stage2_11001, tmp_54_reg_8911, icmp_ln41_3_reg_8983)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln41_3_reg_8983 = ap_const_lv1_1) and (tmp_54_reg_8911 = ap_const_lv1_1))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address0 <= zext_ln38_2_fu_6294_p1(14 - 1 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_8905;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1 <= z_in_reg_8859;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, ap_block_pp0_stage2_11001, tmp_53_reg_8901, icmp_ln41_2_reg_8979)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln41_2_reg_8979 = ap_const_lv1_1) and (tmp_53_reg_8901 = ap_const_lv1_1))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address0 <= zext_ln38_1_fu_6269_p1(14 - 1 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_8895;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1 <= z_in_reg_8859;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, ap_block_pp0_stage2_11001, tmp_52_reg_8891, icmp_ln41_1_reg_8975)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln41_1_reg_8975 = ap_const_lv1_1) and (tmp_52_reg_8891 = ap_const_lv1_1))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address0 <= zext_ln38_fu_6244_p1(14 - 1 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_8885;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1 <= z_in_reg_8859;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, ap_block_pp0_stage2_11001, tmp_51_reg_8881, icmp_ln41_reg_8971)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln41_reg_8971 = ap_const_lv1_1) and (tmp_51_reg_8881 = ap_const_lv1_1))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address0 <= zext_ln38_8_fu_6444_p1(14 - 1 downto 0);
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_8965;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1 <= z_in_reg_8859;
    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1 <= zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local;

    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, last_signal_load_reg_7096_pp0_iter11_reg, bound_reg_8161, ap_block_pp0_stage2_11001, tmp_74_reg_8961, icmp_ln41_8_reg_9003)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (bound_reg_8161 = ap_const_lv1_1) and (last_signal_load_reg_7096_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln41_8_reg_9003 = ap_const_lv1_1) and (tmp_74_reg_8961 = ap_const_lv1_1))) then 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local <= ap_const_logic_1;
        else 
            zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln127_cast_fu_1032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln127),35));
    zext_ln130_cast_fu_1028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln130),35));
    zext_ln14_1_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_953_p4),34));
    zext_ln14_2_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_963_p4),34));
    zext_ln14_3_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_943_p4),34));
    zext_ln14_4_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_953_p4),34));
    zext_ln14_5_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_963_p4),34));
    zext_ln14_6_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_943_p4),34));
    zext_ln14_7_fu_1181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_953_p4),34));
    zext_ln14_8_fu_1190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_963_p4),34));
    zext_ln14_fu_1092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_943_p4),34));
    zext_ln164_fu_1792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln163_1_reg_7453),28));
    zext_ln165_fu_1795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln164_1_reg_7458),28));
    zext_ln168_1_cast_fu_1995_p3 <= (ap_const_lv1_1 & trunc_ln168_1_fu_1991_p1);
    zext_ln168_1_fu_2003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln168_1_cast_fu_1995_p3),54));
    zext_ln168_2_fu_2078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_1_reg_7611),54));
    zext_ln168_fu_1987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1977_p4),12));
    zext_ln169_1_cast_fu_2217_p3 <= (ap_const_lv1_1 & trunc_ln169_1_fu_2213_p1);
    zext_ln169_1_fu_2225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln169_1_cast_fu_2217_p3),54));
    zext_ln169_2_fu_2322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_1_reg_7660),54));
    zext_ln169_fu_2209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_2199_p4),12));
    zext_ln186_fu_6048_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_21_fu_6040_p3),4));
    zext_ln205_1_fu_6714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_6708_p3),64));
    zext_ln205_2_fu_6771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_6765_p3),64));
    zext_ln205_fu_6657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_6651_p3),64));
    zext_ln210_1_fu_6733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_6727_p3),64));
    zext_ln210_2_fu_6790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_6784_p3),64));
    zext_ln210_fu_6676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_6670_p3),64));
    zext_ln215_1_fu_6752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_6746_p3),64));
    zext_ln215_2_fu_6809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_6803_p3),64));
    zext_ln215_fu_6695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_6689_p3),64));
    zext_ln23_1_fu_2688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_mod3_reg_7824),10));
    zext_ln23_2_fu_2759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(low_center_x_reg_7515_pp0_iter9_reg),10));
    zext_ln23_3_fu_2802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv3_i_i62_1_i_cast850_cast970_cast_reg_7835),10));
    zext_ln23_4_fu_2843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(neighbor_x_2_reg_7830),10));
    zext_ln23_5_fu_2846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_mod3_1_reg_7841),10));
    zext_ln23_fu_2685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(neighbor_x_reg_7819),10));
    zext_ln32_1_fu_3555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_mod3_1_reg_7897),4));
    zext_ln32_2_fu_3610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_mod3_2_reg_7904),4));
    zext_ln32_fu_3506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_mod3_reg_7885),4));
    zext_ln35_1_fu_3056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_mod3_reg_7885),10));
    zext_ln35_2_fu_3097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(low_center_y_reg_7523_pp0_iter9_reg),10));
    zext_ln35_3_fu_3100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(neighbor_y_2_reg_7892),10));
    zext_ln35_4_fu_3103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_mod3_1_reg_7897),10));
    zext_ln35_5_fu_3144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_mod3_2_reg_7904),10));
    zext_ln35_fu_3053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(neighbor_y_reg_7880),10));
    zext_ln36_1_fu_6249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_39_fu_6104_p3),32));
    zext_ln36_2_fu_6274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_40_fu_6096_p3),32));
    zext_ln36_3_fu_6299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_41_fu_6089_p3),32));
    zext_ln36_4_fu_6324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_42_fu_6082_p3),32));
    zext_ln36_5_fu_6349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_43_fu_6075_p3),32));
    zext_ln36_6_fu_6374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_44_fu_6068_p3),32));
    zext_ln36_7_fu_6399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_52_fu_6060_p3),32));
    zext_ln36_8_fu_6424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_53_fu_6052_p3),32));
    zext_ln36_fu_6224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valid_index_38_fu_6112_p3),32));
    zext_ln38_1_fu_6269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_6261_p3),64));
    zext_ln38_2_fu_6294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_6286_p3),64));
    zext_ln38_3_fu_6319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_6311_p3),64));
    zext_ln38_4_fu_6344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_6336_p3),64));
    zext_ln38_5_fu_6369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_6361_p3),64));
    zext_ln38_6_fu_6394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_6386_p3),64));
    zext_ln38_7_fu_6419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_6411_p3),64));
    zext_ln38_8_fu_6444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_6436_p3),64));
    zext_ln38_fu_6244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_6236_p3),64));
    zext_ln45_fu_6599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6),9));
end behav;
