

================================================================
== Vitis HLS Report for 'dct_1d'
================================================================
* Date:           Wed Jul 23 16:03:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|    4|    4|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 4, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %src_offset" [dct.cpp:8]   --->   Operation 18 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 0" [dct.cpp:8]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i6 %tmp_s" [dct.cpp:8]   --->   Operation 20 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i16 %src, i64 0, i64 %zext_ln8" [dct.cpp:8]   --->   Operation 21 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 1" [dct.cpp:24]   --->   Operation 22 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %tmp_3" [dct.cpp:24]   --->   Operation 23 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr i16 %src, i64 0, i64 %zext_ln24" [dct.cpp:24]   --->   Operation 24 'getelementptr' 'src_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%src_load = load i6 %src_addr" [dct.cpp:24]   --->   Operation 25 'load' 'src_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%src_load_1 = load i6 %src_addr_1" [dct.cpp:24]   --->   Operation 26 'load' 'src_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 2" [dct.cpp:24]   --->   Operation 27 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i6 %tmp_4" [dct.cpp:24]   --->   Operation 28 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr i16 %src, i64 0, i64 %zext_ln24_1" [dct.cpp:24]   --->   Operation 29 'getelementptr' 'src_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 3" [dct.cpp:24]   --->   Operation 30 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i6 %tmp_5" [dct.cpp:24]   --->   Operation 31 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr i16 %src, i64 0, i64 %zext_ln24_2" [dct.cpp:24]   --->   Operation 32 'getelementptr' 'src_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load = load i6 %src_addr" [dct.cpp:24]   --->   Operation 33 'load' 'src_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_1 = load i6 %src_addr_1" [dct.cpp:24]   --->   Operation 34 'load' 'src_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%src_load_2 = load i6 %src_addr_2" [dct.cpp:24]   --->   Operation 35 'load' 'src_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%src_load_3 = load i6 %src_addr_3" [dct.cpp:24]   --->   Operation 36 'load' 'src_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 4" [dct.cpp:24]   --->   Operation 37 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i6 %tmp_6" [dct.cpp:24]   --->   Operation 38 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr i16 %src, i64 0, i64 %zext_ln24_3" [dct.cpp:24]   --->   Operation 39 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 7" [dct.cpp:24]   --->   Operation 40 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i6 %tmp_10" [dct.cpp:24]   --->   Operation 41 'zext' 'zext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr i16 %src, i64 0, i64 %zext_ln24_6" [dct.cpp:24]   --->   Operation 42 'getelementptr' 'src_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_2 = load i6 %src_addr_2" [dct.cpp:24]   --->   Operation 43 'load' 'src_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_3 = load i6 %src_addr_3" [dct.cpp:24]   --->   Operation 44 'load' 'src_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%src_load_4 = load i6 %src_addr_4" [dct.cpp:24]   --->   Operation 45 'load' 'src_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%src_load_7 = load i6 %src_addr_7" [dct.cpp:24]   --->   Operation 46 'load' 'src_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln24_28 = sext i16 %src_load_1" [dct.cpp:24]   --->   Operation 47 'sext' 'sext_ln24_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (5.58ns)   --->   "%mul_ln24 = mul i29 %sext_ln24_28, i29 9633" [dct.cpp:24]   --->   Operation 48 'mul' 'mul_ln24' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 5" [dct.cpp:24]   --->   Operation 49 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i6 %tmp_7" [dct.cpp:24]   --->   Operation 50 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr i16 %src, i64 0, i64 %zext_ln24_4" [dct.cpp:24]   --->   Operation 51 'getelementptr' 'src_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 6" [dct.cpp:24]   --->   Operation 52 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i6 %tmp_8" [dct.cpp:24]   --->   Operation 53 'zext' 'zext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr i16 %src, i64 0, i64 %zext_ln24_5" [dct.cpp:24]   --->   Operation 54 'getelementptr' 'src_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln24_20 = sext i16 %src_load_3" [dct.cpp:24]   --->   Operation 55 'sext' 'sext_ln24_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_4 = load i6 %src_addr_4" [dct.cpp:24]   --->   Operation 56 'load' 'src_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln11_2 = sext i16 %src_load_4" [dct.cpp:11]   --->   Operation 57 'sext' 'sext_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%src_load_5 = load i6 %src_addr_5" [dct.cpp:24]   --->   Operation 58 'load' 'src_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%src_load_6 = load i6 %src_addr_6" [dct.cpp:24]   --->   Operation 59 'load' 'src_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 60 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_7 = load i6 %src_addr_7" [dct.cpp:24]   --->   Operation 60 'load' 'src_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln24_30 = sext i16 %src_load_7" [dct.cpp:24]   --->   Operation 61 'sext' 'sext_ln24_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_33)   --->   "%mul_ln24_15 = mul i29 %sext_ln24_30, i29 536859550" [dct.cpp:24]   --->   Operation 62 'mul' 'mul_ln24_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_30)   --->   "%tmp4 = sub i17 %sext_ln24_20, i17 %sext_ln11_2" [dct.cpp:24]   --->   Operation 63 'sub' 'tmp4' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_30)   --->   "%tmp4_cast = sext i17 %tmp4" [dct.cpp:24]   --->   Operation 64 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_30)   --->   "%tmp5 = mul i29 %tmp4_cast, i29 2260" [dct.cpp:24]   --->   Operation 65 'mul' 'tmp5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln24_31 = sext i16 %src_load_2" [dct.cpp:24]   --->   Operation 66 'sext' 'sext_ln24_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (5.58ns)   --->   "%mul_ln24_16 = mul i29 %sext_ln24_31, i29 536859550" [dct.cpp:24]   --->   Operation 67 'mul' 'mul_ln24_16' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp22 = sub i17 %sext_ln11_2, i17 %sext_ln24_20" [dct.cpp:11]   --->   Operation 68 'sub' 'tmp22' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp22_cast = sext i17 %tmp22" [dct.cpp:11]   --->   Operation 69 'sext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp23 = mul i29 %tmp22_cast, i29 6436" [dct.cpp:11]   --->   Operation 70 'mul' 'tmp23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln24_33 = sext i16 %src_load_3" [dct.cpp:24]   --->   Operation 71 'sext' 'sext_ln24_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (5.58ns)   --->   "%mul_ln24_20 = mul i29 %sext_ln24_33, i29 9633" [dct.cpp:24]   --->   Operation 72 'mul' 'mul_ln24_20' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln24_34 = sext i16 %src_load_4" [dct.cpp:24]   --->   Operation 73 'sext' 'sext_ln24_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_41)   --->   "%mul_ln24_21 = mul i29 %sext_ln24_34, i29 536861280" [dct.cpp:24]   --->   Operation 74 'mul' 'mul_ln24_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_47)   --->   "%mul_ln24_25 = mul i29 %sext_ln24_34, i29 11363" [dct.cpp:24]   --->   Operation 75 'mul' 'mul_ln24_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.15>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %src_load" [dct.cpp:24]   --->   Operation 76 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln24_18 = sext i16 %src_load_1" [dct.cpp:24]   --->   Operation 77 'sext' 'sext_ln24_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln24_19 = sext i16 %src_load_2" [dct.cpp:24]   --->   Operation 78 'sext' 'sext_ln24_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i16 %src_load_4" [dct.cpp:11]   --->   Operation 79 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_5 = load i6 %src_addr_5" [dct.cpp:24]   --->   Operation 80 'load' 'src_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln24_22 = sext i16 %src_load_5" [dct.cpp:24]   --->   Operation 81 'sext' 'sext_ln24_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_6 = load i6 %src_addr_6" [dct.cpp:24]   --->   Operation 82 'load' 'src_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln24_23 = sext i16 %src_load_6" [dct.cpp:24]   --->   Operation 83 'sext' 'sext_ln24_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln24_25 = sext i16 %src_load_7" [dct.cpp:24]   --->   Operation 84 'sext' 'sext_ln24_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln24_26 = sext i16 %src_load_7" [dct.cpp:24]   --->   Operation 85 'sext' 'sext_ln24_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %src_load_7, i13 0" [dct.cpp:24]   --->   Operation 86 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.07ns)   --->   "%tmp = add i16 %src_load_2, i16 %src_load_1" [dct.cpp:24]   --->   Operation 87 'add' 'tmp' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %src_load_5, i16 %src_load_6" [dct.cpp:24]   --->   Operation 88 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp235 = add i16 %tmp1, i16 %tmp" [dct.cpp:24]   --->   Operation 89 'add' 'tmp235' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %src_load, i13 4096" [dct.cpp:24]   --->   Operation 90 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (2.07ns)   --->   "%tmp5733 = add i16 %src_load_4, i16 %src_load_3" [dct.cpp:24]   --->   Operation 91 'add' 'tmp5733' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp15 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp5733, i13 0" [dct.cpp:24]   --->   Operation 92 'bitconcatenate' 'tmp15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24 = add i29 %tmp_9, i29 %shl_ln" [dct.cpp:24]   --->   Operation 93 'add' 'add_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%tmp_16 = add i29 %add_ln24, i29 %tmp15" [dct.cpp:24]   --->   Operation 94 'add' 'tmp_16' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln24_29 = sext i16 %src_load_6" [dct.cpp:24]   --->   Operation 95 'sext' 'sext_ln24_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_32)   --->   "%mul_ln24_14 = mul i29 %sext_ln24_29, i29 536861280" [dct.cpp:24]   --->   Operation 96 'mul' 'mul_ln24_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_33)   --->   "%mul_ln24_15 = mul i29 %sext_ln24_30, i29 536859550" [dct.cpp:24]   --->   Operation 97 'mul' 'mul_ln24_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_30)   --->   "%tmp5 = mul i29 %tmp4_cast, i29 2260" [dct.cpp:24]   --->   Operation 98 'mul' 'tmp5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/1] (2.07ns)   --->   "%tmp7 = sub i17 %sext_ln24_19, i17 %sext_ln24_22" [dct.cpp:24]   --->   Operation 99 'sub' 'tmp7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (2.07ns)   --->   "%tmp17 = sub i17 %sext_ln24, i17 %sext_ln24_20" [dct.cpp:24]   --->   Operation 100 'sub' 'tmp17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i17 %tmp17" [dct.cpp:24]   --->   Operation 101 'sext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = sub i18 %tmp17_cast, i18 %sext_ln11" [dct.cpp:24]   --->   Operation 102 'sub' 'tmp18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%tmp19 = add i18 %tmp18, i18 %sext_ln24_26" [dct.cpp:24]   --->   Operation 103 'add' 'tmp19' <Predicate = true> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_39)   --->   "%mul_ln24_18 = mul i29 %sext_ln24_30, i29 536861280" [dct.cpp:24]   --->   Operation 104 'mul' 'mul_ln24_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp23 = mul i29 %tmp22_cast, i29 6436" [dct.cpp:11]   --->   Operation 105 'mul' 'tmp23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (2.07ns)   --->   "%tmp25 = sub i17 %sext_ln24_23, i17 %sext_ln24_18" [dct.cpp:24]   --->   Operation 106 'sub' 'tmp25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp25_cast17 = sext i17 %tmp25" [dct.cpp:24]   --->   Operation 107 'sext' 'tmp25_cast17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_38)   --->   "%mul_ln26_7 = mul i29 %tmp25_cast17, i29 2260" [dct.cpp:26]   --->   Operation 108 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (2.07ns)   --->   "%tmp27 = add i17 %sext_ln24_23, i17 %sext_ln24_22" [dct.cpp:24]   --->   Operation 109 'add' 'tmp27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%empty = trunc i17 %tmp27" [dct.cpp:24]   --->   Operation 110 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_41)   --->   "%mul_ln24_21 = mul i29 %sext_ln24_34, i29 536861280" [dct.cpp:24]   --->   Operation 111 'mul' 'mul_ln24_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (2.07ns)   --->   "%tmp35 = sub i17 %sext_ln24, i17 %sext_ln24_25" [dct.cpp:24]   --->   Operation 112 'sub' 'tmp35' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i17 %tmp35" [dct.cpp:26]   --->   Operation 113 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_44)   --->   "%mul_ln26_8 = mul i29 %sext_ln26, i29 6436" [dct.cpp:26]   --->   Operation 114 'mul' 'mul_ln26_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (5.58ns)   --->   "%mul_ln24_24 = mul i29 %sext_ln24_33, i29 536859550" [dct.cpp:24]   --->   Operation 115 'mul' 'mul_ln24_24' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_47)   --->   "%mul_ln24_25 = mul i29 %sext_ln24_34, i29 11363" [dct.cpp:24]   --->   Operation 116 'mul' 'mul_ln24_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.74>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i16 %dst, i64 0, i64 %zext_ln8" [dct.cpp:8]   --->   Operation 117 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln24_21 = sext i16 %src_load_5" [dct.cpp:24]   --->   Operation 118 'sext' 'sext_ln24_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp235, i13 0" [dct.cpp:24]   --->   Operation 119 'bitconcatenate' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (2.46ns)   --->   "%add_ln26 = add i29 %tmp_16, i29 %tmp3" [dct.cpp:26]   --->   Operation 120 'add' 'add_ln26' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26, i32 13, i32 28" [dct.cpp:26]   --->   Operation 121 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln, i6 %dst_addr" [dct.cpp:26]   --->   Operation 122 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln24_27 = sext i16 %src_load" [dct.cpp:24]   --->   Operation 123 'sext' 'sext_ln24_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_31)   --->   "%mul_ln11 = mul i29 %sext_ln24_27, i29 11363" [dct.cpp:11]   --->   Operation 124 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_32)   --->   "%mul_ln24_14 = mul i29 %sext_ln24_29, i29 536861280" [dct.cpp:24]   --->   Operation 125 'mul' 'mul_ln24_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_33)   --->   "%mul_ln24_15 = mul i29 %sext_ln24_30, i29 536859550" [dct.cpp:24]   --->   Operation 126 'mul' 'mul_ln24_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_30)   --->   "%tmp5 = mul i29 %tmp4_cast, i29 2260" [dct.cpp:24]   --->   Operation 127 'mul' 'tmp5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp7_cast15 = sext i17 %tmp7" [dct.cpp:24]   --->   Operation 128 'sext' 'tmp7_cast15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (5.58ns)   --->   "%mul_ln26 = mul i29 %tmp7_cast15, i29 6436" [dct.cpp:26]   --->   Operation 129 'mul' 'mul_ln26' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_30 = add i29 %mul_ln24, i29 %tmp5" [dct.cpp:26]   --->   Operation 130 'add' 'add_ln26_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_33 = add i29 %mul_ln24_15, i29 4096" [dct.cpp:26]   --->   Operation 131 'add' 'add_ln26_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [1/1] (2.07ns)   --->   "%tmp11 = sub i17 %sext_ln24_18, i17 %sext_ln24_19" [dct.cpp:24]   --->   Operation 132 'sub' 'tmp11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i17 %tmp11" [dct.cpp:24]   --->   Operation 133 'sext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (2.10ns)   --->   "%tmp12 = sub i18 %tmp11_cast, i18 %sext_ln24_21" [dct.cpp:24]   --->   Operation 134 'sub' 'tmp12' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i18 %tmp19" [dct.cpp:24]   --->   Operation 135 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_35)   --->   "%mul_ln26_6 = mul i29 %tmp19_cast, i29 10703" [dct.cpp:26]   --->   Operation 136 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_37)   --->   "%mul_ln11_2 = mul i29 %sext_ln24_27, i29 9633" [dct.cpp:11]   --->   Operation 137 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln24_32 = sext i16 %src_load_5" [dct.cpp:24]   --->   Operation 138 'sext' 'sext_ln24_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (5.58ns)   --->   "%mul_ln24_17 = mul i29 %sext_ln24_32, i29 11363" [dct.cpp:24]   --->   Operation 139 'mul' 'mul_ln24_17' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_39)   --->   "%mul_ln24_18 = mul i29 %sext_ln24_30, i29 536861280" [dct.cpp:24]   --->   Operation 140 'mul' 'mul_ln24_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp23 = mul i29 %tmp22_cast, i29 6436" [dct.cpp:11]   --->   Operation 141 'mul' 'tmp23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_38)   --->   "%mul_ln26_7 = mul i29 %tmp25_cast17, i29 2260" [dct.cpp:26]   --->   Operation 142 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_36 = add i29 %mul_ln24_16, i29 %tmp23" [dct.cpp:26]   --->   Operation 143 'add' 'add_ln26_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i17 %tmp27" [dct.cpp:24]   --->   Operation 144 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %empty, i13 0" [dct.cpp:24]   --->   Operation 145 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = sub i29 %tmp27_cast, i29 %p_shl2" [dct.cpp:24]   --->   Operation 146 'sub' 'tmp28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp, i13 0" [dct.cpp:26]   --->   Operation 147 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (2.46ns)   --->   "%sub_ln26 = sub i29 %tmp_16, i29 %p_shl" [dct.cpp:26]   --->   Operation 148 'sub' 'sub_ln26' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_11 = add i29 %sub_ln26, i29 %tmp28" [dct.cpp:26]   --->   Operation 149 'add' 'add_ln26_11' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_11, i32 13, i32 28" [dct.cpp:26]   --->   Operation 150 'partselect' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_41)   --->   "%mul_ln24_21 = mul i29 %sext_ln24_34, i29 536861280" [dct.cpp:24]   --->   Operation 151 'mul' 'mul_ln24_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_43)   --->   "%mul_ln24_22 = mul i29 %sext_ln24_29, i29 11363" [dct.cpp:24]   --->   Operation 152 'mul' 'mul_ln24_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_44)   --->   "%mul_ln26_8 = mul i29 %sext_ln26, i29 6436" [dct.cpp:26]   --->   Operation 153 'mul' 'mul_ln26_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_41 = add i29 %mul_ln24_20, i29 %mul_ln24_21" [dct.cpp:26]   --->   Operation 154 'add' 'add_ln26_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (2.07ns)   --->   "%tmp39 = sub i17 %sext_ln24_19, i17 %sext_ln24_18" [dct.cpp:24]   --->   Operation 155 'sub' 'tmp39' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%tmp39_cast = sext i17 %tmp39" [dct.cpp:24]   --->   Operation 156 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (2.10ns)   --->   "%tmp40 = add i18 %tmp39_cast, i18 %sext_ln24_21" [dct.cpp:24]   --->   Operation 157 'add' 'tmp40' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_47)   --->   "%mul_ln24_25 = mul i29 %sext_ln24_34, i29 11363" [dct.cpp:24]   --->   Operation 158 'mul' 'mul_ln24_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_50)   --->   "%mul_ln26_10 = mul i29 %sext_ln26, i29 2260" [dct.cpp:26]   --->   Operation 159 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_47 = add i29 %mul_ln24_24, i29 %mul_ln24_25" [dct.cpp:26]   --->   Operation 160 'add' 'add_ln26_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.58>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%dst_addr_11 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_3" [dct.cpp:26]   --->   Operation 161 'getelementptr' 'dst_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln24_24 = sext i16 %src_load_6" [dct.cpp:24]   --->   Operation 162 'sext' 'sext_ln24_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_31)   --->   "%mul_ln11 = mul i29 %sext_ln24_27, i29 11363" [dct.cpp:11]   --->   Operation 163 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_32)   --->   "%mul_ln24_14 = mul i29 %sext_ln24_29, i29 536861280" [dct.cpp:24]   --->   Operation 164 'mul' 'mul_ln24_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_30 = add i29 %mul_ln24, i29 %tmp5" [dct.cpp:26]   --->   Operation 165 'add' 'add_ln26_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 166 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_32 = add i29 %mul_ln26, i29 %mul_ln24_14" [dct.cpp:26]   --->   Operation 166 'add' 'add_ln26_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 167 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_33 = add i29 %mul_ln24_15, i29 4096" [dct.cpp:26]   --->   Operation 167 'add' 'add_ln26_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 168 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp13 = add i18 %tmp12, i18 %sext_ln24_24" [dct.cpp:24]   --->   Operation 168 'add' 'tmp13' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp13_cast = sext i18 %tmp13" [dct.cpp:24]   --->   Operation 169 'sext' 'tmp13_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp14 = mul i29 %tmp13_cast, i29 4433" [dct.cpp:24]   --->   Operation 170 'mul' 'tmp14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 171 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_35)   --->   "%mul_ln26_6 = mul i29 %tmp19_cast, i29 10703" [dct.cpp:26]   --->   Operation 171 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 172 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_37)   --->   "%mul_ln11_2 = mul i29 %sext_ln24_27, i29 9633" [dct.cpp:11]   --->   Operation 172 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_39)   --->   "%mul_ln24_18 = mul i29 %sext_ln24_30, i29 536861280" [dct.cpp:24]   --->   Operation 173 'mul' 'mul_ln24_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_38)   --->   "%mul_ln26_7 = mul i29 %tmp25_cast17, i29 2260" [dct.cpp:26]   --->   Operation 174 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 175 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_36 = add i29 %mul_ln24_16, i29 %tmp23" [dct.cpp:26]   --->   Operation 175 'add' 'add_ln26_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 176 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_38 = add i29 %mul_ln24_17, i29 %mul_ln26_7" [dct.cpp:26]   --->   Operation 176 'add' 'add_ln26_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 177 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_39 = add i29 %mul_ln24_18, i29 4096" [dct.cpp:26]   --->   Operation 177 'add' 'add_ln26_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 178 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_1, i6 %dst_addr_11" [dct.cpp:26]   --->   Operation 178 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 179 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_42)   --->   "%mul_ln24_19 = mul i29 %sext_ln24_28, i29 536859550" [dct.cpp:24]   --->   Operation 179 'mul' 'mul_ln24_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 180 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_43)   --->   "%mul_ln24_22 = mul i29 %sext_ln24_29, i29 11363" [dct.cpp:24]   --->   Operation 180 'mul' 'mul_ln24_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 181 [1/1] (5.58ns)   --->   "%tmp33 = mul i29 %tmp7_cast15, i29 2260" [dct.cpp:24]   --->   Operation 181 'mul' 'tmp33' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_44)   --->   "%mul_ln26_8 = mul i29 %sext_ln26, i29 6436" [dct.cpp:26]   --->   Operation 182 'mul' 'mul_ln26_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 183 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_41 = add i29 %mul_ln24_20, i29 %mul_ln24_21" [dct.cpp:26]   --->   Operation 183 'add' 'add_ln26_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 184 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_44 = add i29 %mul_ln26_8, i29 4096" [dct.cpp:26]   --->   Operation 184 'add' 'add_ln26_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 185 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_46)   --->   "%mul_ln26_9 = mul i29 %tmp19_cast, i29 4433" [dct.cpp:26]   --->   Operation 185 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 186 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_48)   --->   "%mul_ln24_23 = mul i29 %sext_ln24_31, i29 9633" [dct.cpp:24]   --->   Operation 186 'mul' 'mul_ln24_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 187 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_50)   --->   "%mul_ln26_10 = mul i29 %sext_ln26, i29 2260" [dct.cpp:26]   --->   Operation 187 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 188 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_47 = add i29 %mul_ln24_24, i29 %mul_ln24_25" [dct.cpp:26]   --->   Operation 188 'add' 'add_ln26_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_31)   --->   "%mul_ln11 = mul i29 %sext_ln24_27, i29 11363" [dct.cpp:11]   --->   Operation 189 'mul' 'mul_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 190 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_31 = add i29 %add_ln26_30, i29 %mul_ln11" [dct.cpp:26]   --->   Operation 190 'add' 'add_ln26_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 191 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_32 = add i29 %mul_ln26, i29 %mul_ln24_14" [dct.cpp:26]   --->   Operation 191 'add' 'add_ln26_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 192 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp14 = mul i29 %tmp13_cast, i29 4433" [dct.cpp:24]   --->   Operation 192 'mul' 'tmp14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_35)   --->   "%mul_ln26_6 = mul i29 %tmp19_cast, i29 10703" [dct.cpp:26]   --->   Operation 193 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 194 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_35 = add i29 %mul_ln26_6, i29 4096" [dct.cpp:26]   --->   Operation 194 'add' 'add_ln26_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 195 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_37)   --->   "%mul_ln11_2 = mul i29 %sext_ln24_27, i29 9633" [dct.cpp:11]   --->   Operation 195 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_37 = add i29 %add_ln26_36, i29 %mul_ln11_2" [dct.cpp:26]   --->   Operation 196 'add' 'add_ln26_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 197 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_38 = add i29 %mul_ln24_17, i29 %mul_ln26_7" [dct.cpp:26]   --->   Operation 197 'add' 'add_ln26_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 198 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_39 = add i29 %mul_ln24_18, i29 4096" [dct.cpp:26]   --->   Operation 198 'add' 'add_ln26_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 199 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_42)   --->   "%mul_ln24_19 = mul i29 %sext_ln24_28, i29 536859550" [dct.cpp:24]   --->   Operation 199 'mul' 'mul_ln24_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 200 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_43)   --->   "%mul_ln24_22 = mul i29 %sext_ln24_29, i29 11363" [dct.cpp:24]   --->   Operation 200 'mul' 'mul_ln24_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 201 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_43 = add i29 %tmp33, i29 %mul_ln24_22" [dct.cpp:26]   --->   Operation 201 'add' 'add_ln26_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 202 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_44 = add i29 %mul_ln26_8, i29 4096" [dct.cpp:26]   --->   Operation 202 'add' 'add_ln26_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 203 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_46)   --->   "%mul_ln26_9 = mul i29 %tmp19_cast, i29 4433" [dct.cpp:26]   --->   Operation 203 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 204 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_48)   --->   "%mul_ln24_23 = mul i29 %sext_ln24_31, i29 9633" [dct.cpp:24]   --->   Operation 204 'mul' 'mul_ln24_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 205 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_50)   --->   "%mul_ln26_10 = mul i29 %sext_ln26, i29 2260" [dct.cpp:26]   --->   Operation 205 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 206 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_50 = add i29 %mul_ln26_10, i29 4096" [dct.cpp:26]   --->   Operation 206 'add' 'add_ln26_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_31 = add i29 %add_ln26_30, i29 %mul_ln11" [dct.cpp:26]   --->   Operation 207 'add' 'add_ln26_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_34 = add i29 %add_ln26_33, i29 %add_ln26_32" [dct.cpp:26]   --->   Operation 208 'add' 'add_ln26_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 209 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_8 = add i29 %add_ln26_34, i29 %add_ln26_31" [dct.cpp:26]   --->   Operation 209 'add' 'add_ln26_8' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_8, i32 13, i32 28" [dct.cpp:26]   --->   Operation 210 'partselect' 'trunc_ln26_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp14 = mul i29 %tmp13_cast, i29 4433" [dct.cpp:24]   --->   Operation 211 'mul' 'tmp14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_35 = add i29 %mul_ln26_6, i29 4096" [dct.cpp:26]   --->   Operation 212 'add' 'add_ln26_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 213 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_9 = add i29 %add_ln26_35, i29 %tmp14" [dct.cpp:26]   --->   Operation 213 'add' 'add_ln26_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_37 = add i29 %add_ln26_36, i29 %mul_ln11_2" [dct.cpp:26]   --->   Operation 214 'add' 'add_ln26_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_40 = add i29 %add_ln26_39, i29 %add_ln26_38" [dct.cpp:26]   --->   Operation 215 'add' 'add_ln26_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 216 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_10 = add i29 %add_ln26_40, i29 %add_ln26_37" [dct.cpp:26]   --->   Operation 216 'add' 'add_ln26_10' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln26_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_10, i32 13, i32 28" [dct.cpp:26]   --->   Operation 217 'partselect' 'trunc_ln26_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_42)   --->   "%mul_ln24_19 = mul i29 %sext_ln24_28, i29 536859550" [dct.cpp:24]   --->   Operation 218 'mul' 'mul_ln24_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 219 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_42 = add i29 %add_ln26_41, i29 %mul_ln24_19" [dct.cpp:26]   --->   Operation 219 'add' 'add_ln26_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 220 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_43 = add i29 %tmp33, i29 %mul_ln24_22" [dct.cpp:26]   --->   Operation 220 'add' 'add_ln26_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_46)   --->   "%mul_ln26_9 = mul i29 %tmp19_cast, i29 4433" [dct.cpp:26]   --->   Operation 221 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 222 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_46 = add i29 %mul_ln26_9, i29 4096" [dct.cpp:26]   --->   Operation 222 'add' 'add_ln26_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_48)   --->   "%mul_ln24_23 = mul i29 %sext_ln24_31, i29 9633" [dct.cpp:24]   --->   Operation 223 'mul' 'mul_ln24_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 224 [1/1] (5.58ns)   --->   "%mul_ln24_26 = mul i29 %sext_ln24_32, i29 536861280" [dct.cpp:24]   --->   Operation 224 'mul' 'mul_ln24_26' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp51 = mul i29 %tmp25_cast17, i29 6436" [dct.cpp:24]   --->   Operation 225 'mul' 'tmp51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 226 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_48 = add i29 %add_ln26_47, i29 %mul_ln24_23" [dct.cpp:26]   --->   Operation 226 'add' 'add_ln26_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 227 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_50 = add i29 %mul_ln26_10, i29 4096" [dct.cpp:26]   --->   Operation 227 'add' 'add_ln26_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%dst_addr_8 = getelementptr i16 %dst, i64 0, i64 %zext_ln24" [dct.cpp:26]   --->   Operation 228 'getelementptr' 'dst_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_8, i6 %dst_addr_8" [dct.cpp:26]   --->   Operation 229 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 230 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_9 = add i29 %add_ln26_35, i29 %tmp14" [dct.cpp:26]   --->   Operation 230 'add' 'add_ln26_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_9, i32 13, i32 28" [dct.cpp:26]   --->   Operation 231 'partselect' 'trunc_ln26_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_42 = add i29 %add_ln26_41, i29 %mul_ln24_19" [dct.cpp:26]   --->   Operation 232 'add' 'add_ln26_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_45 = add i29 %add_ln26_44, i29 %add_ln26_43" [dct.cpp:26]   --->   Operation 233 'add' 'add_ln26_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 234 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_12 = add i29 %add_ln26_45, i29 %add_ln26_42" [dct.cpp:26]   --->   Operation 234 'add' 'add_ln26_12' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_12, i32 13, i32 28" [dct.cpp:26]   --->   Operation 235 'partselect' 'trunc_ln26_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_46 = add i29 %mul_ln26_9, i29 4096" [dct.cpp:26]   --->   Operation 236 'add' 'add_ln26_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 237 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp51 = mul i29 %tmp25_cast17, i29 6436" [dct.cpp:24]   --->   Operation 237 'mul' 'tmp51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 238 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_48 = add i29 %add_ln26_47, i29 %mul_ln24_23" [dct.cpp:26]   --->   Operation 238 'add' 'add_ln26_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%dst_addr_9 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_1" [dct.cpp:26]   --->   Operation 239 'getelementptr' 'dst_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_9, i6 %dst_addr_9" [dct.cpp:26]   --->   Operation 240 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 241 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_13)   --->   "%tmp41 = sub i18 %tmp40, i18 %sext_ln24_24" [dct.cpp:24]   --->   Operation 241 'sub' 'tmp41' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 242 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_13)   --->   "%tmp41_cast = sext i18 %tmp41" [dct.cpp:24]   --->   Operation 242 'sext' 'tmp41_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_13)   --->   "%tmp42 = mul i29 %tmp41_cast, i29 10703" [dct.cpp:24]   --->   Operation 243 'mul' 'tmp42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 244 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp51 = mul i29 %tmp25_cast17, i29 6436" [dct.cpp:24]   --->   Operation 244 'mul' 'tmp51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 245 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_49 = add i29 %mul_ln24_26, i29 %tmp51" [dct.cpp:26]   --->   Operation 245 'add' 'add_ln26_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%dst_addr_10 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_2" [dct.cpp:26]   --->   Operation 246 'getelementptr' 'dst_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%dst_addr_12 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_4" [dct.cpp:26]   --->   Operation 247 'getelementptr' 'dst_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_s, i6 %dst_addr_10" [dct.cpp:26]   --->   Operation 248 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 249 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_2, i6 %dst_addr_12" [dct.cpp:26]   --->   Operation 249 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 250 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_13)   --->   "%tmp42 = mul i29 %tmp41_cast, i29 10703" [dct.cpp:24]   --->   Operation 250 'mul' 'tmp42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 251 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_49 = add i29 %mul_ln24_26, i29 %tmp51" [dct.cpp:26]   --->   Operation 251 'add' 'add_ln26_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_51 = add i29 %add_ln26_50, i29 %add_ln26_49" [dct.cpp:26]   --->   Operation 252 'add' 'add_ln26_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 253 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_14 = add i29 %add_ln26_51, i29 %add_ln26_48" [dct.cpp:26]   --->   Operation 253 'add' 'add_ln26_14' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_14, i32 13, i32 28" [dct.cpp:26]   --->   Operation 254 'partselect' 'trunc_ln26_4' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%dst_addr_14 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_6" [dct.cpp:26]   --->   Operation 255 'getelementptr' 'dst_addr_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 256 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_13)   --->   "%tmp42 = mul i29 %tmp41_cast, i29 10703" [dct.cpp:24]   --->   Operation 256 'mul' 'tmp42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 257 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_13 = add i29 %add_ln26_46, i29 %tmp42" [dct.cpp:26]   --->   Operation 257 'add' 'add_ln26_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 258 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_4, i6 %dst_addr_14" [dct.cpp:26]   --->   Operation 258 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 2.10>
ST_14 : Operation 259 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_13 = add i29 %add_ln26_46, i29 %tmp42" [dct.cpp:26]   --->   Operation 259 'add' 'add_ln26_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_13, i32 13, i32 28" [dct.cpp:26]   --->   Operation 260 'partselect' 'trunc_ln26_3' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%dst_addr_13 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_5" [dct.cpp:26]   --->   Operation 261 'getelementptr' 'dst_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_3, i6 %dst_addr_13" [dct.cpp:26]   --->   Operation 262 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [dct.cpp:28]   --->   Operation 263 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	wire read operation ('src_offset_read', dct.cpp:8) on port 'src_offset' (dct.cpp:8) [4]  (0.000 ns)
	'getelementptr' operation 6 bit ('src_addr', dct.cpp:8) [7]  (0.000 ns)
	'load' operation 16 bit ('src_load', dct.cpp:24) on array 'src' [37]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 16 bit ('src_load', dct.cpp:24) on array 'src' [37]  (3.254 ns)

 <State 3>: 5.580ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln24', dct.cpp:24) [73]  (5.580 ns)

 <State 4>: 5.954ns
The critical path consists of the following:
	'load' operation 16 bit ('src_load_4', dct.cpp:24) on array 'src' [45]  (3.254 ns)
	'sub' operation 17 bit of DSP[84] ('tmp4', dct.cpp:24) [78]  (1.650 ns)
	'mul' operation 29 bit of DSP[84] ('tmp5', dct.cpp:24) [80]  (1.050 ns)

 <State 5>: 7.157ns
The critical path consists of the following:
	'load' operation 16 bit ('src_load_5', dct.cpp:24) on array 'src' [48]  (3.254 ns)
	'add' operation 16 bit ('tmp1', dct.cpp:24) [59]  (0.000 ns)
	'add' operation 16 bit ('tmp235', dct.cpp:24) [60]  (3.903 ns)

 <State 6>: 6.746ns
The critical path consists of the following:
	'sub' operation 29 bit ('sub_ln26', dct.cpp:26) [134]  (2.463 ns)
	'add' operation 29 bit ('add_ln26_11', dct.cpp:26) [135]  (4.283 ns)

 <State 7>: 5.587ns
The critical path consists of the following:
	'mul' operation 29 bit ('tmp33', dct.cpp:24) [144]  (5.587 ns)

 <State 8>: 2.100ns
The critical path consists of the following:
	'mul' operation 29 bit of DSP[85] ('mul_ln11', dct.cpp:11) [71]  (0.000 ns)
	'add' operation 29 bit of DSP[85] ('add_ln26_31', dct.cpp:26) [85]  (2.100 ns)

 <State 9>: 6.383ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[85] ('add_ln26_31', dct.cpp:26) [85]  (2.100 ns)
	'add' operation 29 bit ('add_ln26_8', dct.cpp:26) [89]  (4.283 ns)

 <State 10>: 6.383ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[149] ('add_ln26_42', dct.cpp:26) [149]  (2.100 ns)
	'add' operation 29 bit ('add_ln26_12', dct.cpp:26) [153]  (4.283 ns)

 <State 11>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('dst_addr_9', dct.cpp:26) [31]  (0.000 ns)
	'store' operation 0 bit ('store_ln26', dct.cpp:26) of variable 'trunc_ln26_9', dct.cpp:26 on array 'dst' [107]  (3.254 ns)

 <State 12>: 6.383ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[175] ('add_ln26_49', dct.cpp:26) [175]  (2.100 ns)
	'add' operation 29 bit ('add_ln26_51', dct.cpp:26) [177]  (0.000 ns)
	'add' operation 29 bit ('add_ln26_14', dct.cpp:26) [178]  (4.283 ns)

 <State 13>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('dst_addr_14', dct.cpp:26) [36]  (0.000 ns)
	'store' operation 0 bit ('store_ln26', dct.cpp:26) of variable 'trunc_ln26_4', dct.cpp:26 on array 'dst' [180]  (3.254 ns)

 <State 14>: 2.100ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[164] ('add_ln26_13', dct.cpp:26) [164]  (2.100 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('dst_addr_13', dct.cpp:26) [35]  (0.000 ns)
	'store' operation 0 bit ('store_ln26', dct.cpp:26) of variable 'trunc_ln26_3', dct.cpp:26 on array 'dst' [166]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
