

================================================================
== Vivado HLS Report for 'Cipher'
================================================================
* Date:           Wed May 13 20:18:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.405 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13| 0.130 us | 0.130 us |   13|   13|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |                             |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |           Instance          |   Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_MixColumns_fu_1304  |MixColumns  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------+------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Cipher_label33  |        9|        9|         2|          1|          1|     9|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     410|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|     592|    -|
|Memory           |        8|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     921|    -|
|Register         |        -|      -|     140|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        8|      0|     140|    1923|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------+---------+-------+---+-----+-----+
    |           Instance          |   Module   | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------------+------------+---------+-------+---+-----+-----+
    |call_ret_MixColumns_fu_1304  |MixColumns  |        0|      0|  0|  592|    0|
    +-----------------------------+------------+---------+-------+---+-----+-----+
    |Total                        |            |        0|      0|  0|  592|    0|
    +-----------------------------+------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |Cipher_sbox  |        8|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |             |        8|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |round_fu_1542_p2         |     +    |      0|  0|  13|           4|           1|
    |icmp_ln436_fu_1436_p2    |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |state_0_0_o              |    xor   |      0|  0|   8|           8|           8|
    |state_0_1_o              |    xor   |      0|  0|   8|           8|           8|
    |state_0_2_o              |    xor   |      0|  0|   8|           8|           8|
    |state_0_3_o              |    xor   |      0|  0|   8|           8|           8|
    |state_1_0_o              |    xor   |      0|  0|   8|           8|           8|
    |state_1_1_o              |    xor   |      0|  0|   8|           8|           8|
    |state_1_2_o              |    xor   |      0|  0|   8|           8|           8|
    |state_1_3_o              |    xor   |      0|  0|   8|           8|           8|
    |state_2_0_o              |    xor   |      0|  0|   8|           8|           8|
    |state_2_1_o              |    xor   |      0|  0|   8|           8|           8|
    |state_2_2_o              |    xor   |      0|  0|   8|           8|           8|
    |state_2_3_o              |    xor   |      0|  0|   8|           8|           8|
    |state_3_0_o              |    xor   |      0|  0|   8|           8|           8|
    |state_3_1_o              |    xor   |      0|  0|   8|           8|           8|
    |state_3_2_o              |    xor   |      0|  0|   8|           8|           8|
    |state_3_3_o              |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_10_fu_1400_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_11_fu_1406_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_12_fu_1412_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_13_fu_1418_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_14_fu_1424_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_15_fu_1430_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_1_fu_1346_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_2_fu_1352_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_32_fu_1612_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_33_fu_1618_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_34_fu_1624_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_35_fu_1630_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_36_fu_1636_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_37_fu_1642_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_38_fu_1648_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_39_fu_1654_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_3_fu_1358_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_40_fu_1660_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_41_fu_1666_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_42_fu_1672_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_43_fu_1678_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_44_fu_1684_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_45_fu_1690_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_46_fu_1696_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_47_fu_1702_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_4_fu_1364_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_5_fu_1370_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_6_fu_1376_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_7_fu_1382_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_8_fu_1388_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_9_fu_1394_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_fu_1340_p2     |    xor   |      0|  0|   8|           8|           8|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 410|         395|         392|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |RoundKey_0_address0                          |  21|          4|    4|         16|
    |RoundKey_10_address0                         |  21|          4|    4|         16|
    |RoundKey_11_address0                         |  21|          4|    4|         16|
    |RoundKey_12_address0                         |  21|          4|    4|         16|
    |RoundKey_13_address0                         |  21|          4|    4|         16|
    |RoundKey_14_address0                         |  21|          4|    4|         16|
    |RoundKey_15_address0                         |  21|          4|    4|         16|
    |RoundKey_1_address0                          |  21|          4|    4|         16|
    |RoundKey_2_address0                          |  21|          4|    4|         16|
    |RoundKey_3_address0                          |  21|          4|    4|         16|
    |RoundKey_4_address0                          |  21|          4|    4|         16|
    |RoundKey_5_address0                          |  21|          4|    4|         16|
    |RoundKey_6_address0                          |  21|          4|    4|         16|
    |RoundKey_7_address0                          |  21|          4|    4|         16|
    |RoundKey_8_address0                          |  21|          4|    4|         16|
    |RoundKey_9_address0                          |  21|          4|    4|         16|
    |ap_NS_fsm                                    |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                      |  15|          3|    1|          3|
    |ap_phi_mux_state_load_33_0_0_phi_fu_1286_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_0_1_phi_fu_1276_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_0_2_phi_fu_1266_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_0_3_phi_fu_1256_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_1_0_phi_fu_1246_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_1_1_phi_fu_1236_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_1_2_phi_fu_1226_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_1_3_phi_fu_1216_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_2_0_phi_fu_1206_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_2_1_phi_fu_1196_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_2_2_phi_fu_1186_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_2_3_phi_fu_1176_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_3_0_phi_fu_1166_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_3_1_phi_fu_1156_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_3_2_phi_fu_1146_p4  |   9|          2|    8|         16|
    |ap_phi_mux_state_load_33_3_3_phi_fu_1136_p4  |   9|          2|    8|         16|
    |round_assign_reg_1293                        |   9|          2|    4|          8|
    |sbox_address0                                |  15|          3|    8|         24|
    |sbox_address1                                |  15|          3|    8|         24|
    |sbox_address10                               |  15|          3|    8|         24|
    |sbox_address11                               |  15|          3|    8|         24|
    |sbox_address12                               |  15|          3|    8|         24|
    |sbox_address13                               |  15|          3|    8|         24|
    |sbox_address14                               |  15|          3|    8|         24|
    |sbox_address15                               |  15|          3|    8|         24|
    |sbox_address2                                |  15|          3|    8|         24|
    |sbox_address3                                |  15|          3|    8|         24|
    |sbox_address4                                |  15|          3|    8|         24|
    |sbox_address5                                |  15|          3|    8|         24|
    |sbox_address6                                |  15|          3|    8|         24|
    |sbox_address7                                |  15|          3|    8|         24|
    |sbox_address8                                |  15|          3|    8|         24|
    |sbox_address9                                |  15|          3|    8|         24|
    |state_load_33_0_0_reg_1283                   |   9|          2|    8|         16|
    |state_load_33_0_1_reg_1273                   |   9|          2|    8|         16|
    |state_load_33_0_2_reg_1263                   |   9|          2|    8|         16|
    |state_load_33_0_3_reg_1253                   |   9|          2|    8|         16|
    |state_load_33_1_0_reg_1243                   |   9|          2|    8|         16|
    |state_load_33_1_1_reg_1233                   |   9|          2|    8|         16|
    |state_load_33_1_2_reg_1223                   |   9|          2|    8|         16|
    |state_load_33_1_3_reg_1213                   |   9|          2|    8|         16|
    |state_load_33_2_0_reg_1203                   |   9|          2|    8|         16|
    |state_load_33_2_1_reg_1193                   |   9|          2|    8|         16|
    |state_load_33_2_2_reg_1183                   |   9|          2|    8|         16|
    |state_load_33_2_3_reg_1173                   |   9|          2|    8|         16|
    |state_load_33_3_0_reg_1163                   |   9|          2|    8|         16|
    |state_load_33_3_1_reg_1153                   |   9|          2|    8|         16|
    |state_load_33_3_2_reg_1143                   |   9|          2|    8|         16|
    |state_load_33_3_3_reg_1133                   |   9|          2|    8|         16|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 921|        187|  454|       1169|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |  1|   0|    1|          0|
    |icmp_ln436_reg_2060         |  1|   0|    1|          0|
    |round_assign_reg_1293       |  4|   0|    4|          0|
    |state_load_33_0_0_reg_1283  |  8|   0|    8|          0|
    |state_load_33_0_1_reg_1273  |  8|   0|    8|          0|
    |state_load_33_0_2_reg_1263  |  8|   0|    8|          0|
    |state_load_33_0_3_reg_1253  |  8|   0|    8|          0|
    |state_load_33_1_0_reg_1243  |  8|   0|    8|          0|
    |state_load_33_1_1_reg_1233  |  8|   0|    8|          0|
    |state_load_33_1_2_reg_1223  |  8|   0|    8|          0|
    |state_load_33_1_3_reg_1213  |  8|   0|    8|          0|
    |state_load_33_2_0_reg_1203  |  8|   0|    8|          0|
    |state_load_33_2_1_reg_1193  |  8|   0|    8|          0|
    |state_load_33_2_2_reg_1183  |  8|   0|    8|          0|
    |state_load_33_2_3_reg_1173  |  8|   0|    8|          0|
    |state_load_33_3_0_reg_1163  |  8|   0|    8|          0|
    |state_load_33_3_1_reg_1153  |  8|   0|    8|          0|
    |state_load_33_3_2_reg_1143  |  8|   0|    8|          0|
    |state_load_33_3_3_reg_1133  |  8|   0|    8|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |140|   0|  140|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_done               | out |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    Cipher    | return value |
|state_0_0_i           |  in |    8|   ap_ovld  |   state_0_0  |    pointer   |
|state_0_0_o           | out |    8|   ap_ovld  |   state_0_0  |    pointer   |
|state_0_0_o_ap_vld    | out |    1|   ap_ovld  |   state_0_0  |    pointer   |
|state_0_1_i           |  in |    8|   ap_ovld  |   state_0_1  |    pointer   |
|state_0_1_o           | out |    8|   ap_ovld  |   state_0_1  |    pointer   |
|state_0_1_o_ap_vld    | out |    1|   ap_ovld  |   state_0_1  |    pointer   |
|state_0_2_i           |  in |    8|   ap_ovld  |   state_0_2  |    pointer   |
|state_0_2_o           | out |    8|   ap_ovld  |   state_0_2  |    pointer   |
|state_0_2_o_ap_vld    | out |    1|   ap_ovld  |   state_0_2  |    pointer   |
|state_0_3_i           |  in |    8|   ap_ovld  |   state_0_3  |    pointer   |
|state_0_3_o           | out |    8|   ap_ovld  |   state_0_3  |    pointer   |
|state_0_3_o_ap_vld    | out |    1|   ap_ovld  |   state_0_3  |    pointer   |
|state_1_0_i           |  in |    8|   ap_ovld  |   state_1_0  |    pointer   |
|state_1_0_o           | out |    8|   ap_ovld  |   state_1_0  |    pointer   |
|state_1_0_o_ap_vld    | out |    1|   ap_ovld  |   state_1_0  |    pointer   |
|state_1_1_i           |  in |    8|   ap_ovld  |   state_1_1  |    pointer   |
|state_1_1_o           | out |    8|   ap_ovld  |   state_1_1  |    pointer   |
|state_1_1_o_ap_vld    | out |    1|   ap_ovld  |   state_1_1  |    pointer   |
|state_1_2_i           |  in |    8|   ap_ovld  |   state_1_2  |    pointer   |
|state_1_2_o           | out |    8|   ap_ovld  |   state_1_2  |    pointer   |
|state_1_2_o_ap_vld    | out |    1|   ap_ovld  |   state_1_2  |    pointer   |
|state_1_3_i           |  in |    8|   ap_ovld  |   state_1_3  |    pointer   |
|state_1_3_o           | out |    8|   ap_ovld  |   state_1_3  |    pointer   |
|state_1_3_o_ap_vld    | out |    1|   ap_ovld  |   state_1_3  |    pointer   |
|state_2_0_i           |  in |    8|   ap_ovld  |   state_2_0  |    pointer   |
|state_2_0_o           | out |    8|   ap_ovld  |   state_2_0  |    pointer   |
|state_2_0_o_ap_vld    | out |    1|   ap_ovld  |   state_2_0  |    pointer   |
|state_2_1_i           |  in |    8|   ap_ovld  |   state_2_1  |    pointer   |
|state_2_1_o           | out |    8|   ap_ovld  |   state_2_1  |    pointer   |
|state_2_1_o_ap_vld    | out |    1|   ap_ovld  |   state_2_1  |    pointer   |
|state_2_2_i           |  in |    8|   ap_ovld  |   state_2_2  |    pointer   |
|state_2_2_o           | out |    8|   ap_ovld  |   state_2_2  |    pointer   |
|state_2_2_o_ap_vld    | out |    1|   ap_ovld  |   state_2_2  |    pointer   |
|state_2_3_i           |  in |    8|   ap_ovld  |   state_2_3  |    pointer   |
|state_2_3_o           | out |    8|   ap_ovld  |   state_2_3  |    pointer   |
|state_2_3_o_ap_vld    | out |    1|   ap_ovld  |   state_2_3  |    pointer   |
|state_3_0_i           |  in |    8|   ap_ovld  |   state_3_0  |    pointer   |
|state_3_0_o           | out |    8|   ap_ovld  |   state_3_0  |    pointer   |
|state_3_0_o_ap_vld    | out |    1|   ap_ovld  |   state_3_0  |    pointer   |
|state_3_1_i           |  in |    8|   ap_ovld  |   state_3_1  |    pointer   |
|state_3_1_o           | out |    8|   ap_ovld  |   state_3_1  |    pointer   |
|state_3_1_o_ap_vld    | out |    1|   ap_ovld  |   state_3_1  |    pointer   |
|state_3_2_i           |  in |    8|   ap_ovld  |   state_3_2  |    pointer   |
|state_3_2_o           | out |    8|   ap_ovld  |   state_3_2  |    pointer   |
|state_3_2_o_ap_vld    | out |    1|   ap_ovld  |   state_3_2  |    pointer   |
|state_3_3_i           |  in |    8|   ap_ovld  |   state_3_3  |    pointer   |
|state_3_3_o           | out |    8|   ap_ovld  |   state_3_3  |    pointer   |
|state_3_3_o_ap_vld    | out |    1|   ap_ovld  |   state_3_3  |    pointer   |
|RoundKey_0_address0   | out |    4|  ap_memory |  RoundKey_0  |     array    |
|RoundKey_0_ce0        | out |    1|  ap_memory |  RoundKey_0  |     array    |
|RoundKey_0_q0         |  in |    8|  ap_memory |  RoundKey_0  |     array    |
|RoundKey_1_address0   | out |    4|  ap_memory |  RoundKey_1  |     array    |
|RoundKey_1_ce0        | out |    1|  ap_memory |  RoundKey_1  |     array    |
|RoundKey_1_q0         |  in |    8|  ap_memory |  RoundKey_1  |     array    |
|RoundKey_2_address0   | out |    4|  ap_memory |  RoundKey_2  |     array    |
|RoundKey_2_ce0        | out |    1|  ap_memory |  RoundKey_2  |     array    |
|RoundKey_2_q0         |  in |    8|  ap_memory |  RoundKey_2  |     array    |
|RoundKey_3_address0   | out |    4|  ap_memory |  RoundKey_3  |     array    |
|RoundKey_3_ce0        | out |    1|  ap_memory |  RoundKey_3  |     array    |
|RoundKey_3_q0         |  in |    8|  ap_memory |  RoundKey_3  |     array    |
|RoundKey_4_address0   | out |    4|  ap_memory |  RoundKey_4  |     array    |
|RoundKey_4_ce0        | out |    1|  ap_memory |  RoundKey_4  |     array    |
|RoundKey_4_q0         |  in |    8|  ap_memory |  RoundKey_4  |     array    |
|RoundKey_5_address0   | out |    4|  ap_memory |  RoundKey_5  |     array    |
|RoundKey_5_ce0        | out |    1|  ap_memory |  RoundKey_5  |     array    |
|RoundKey_5_q0         |  in |    8|  ap_memory |  RoundKey_5  |     array    |
|RoundKey_6_address0   | out |    4|  ap_memory |  RoundKey_6  |     array    |
|RoundKey_6_ce0        | out |    1|  ap_memory |  RoundKey_6  |     array    |
|RoundKey_6_q0         |  in |    8|  ap_memory |  RoundKey_6  |     array    |
|RoundKey_7_address0   | out |    4|  ap_memory |  RoundKey_7  |     array    |
|RoundKey_7_ce0        | out |    1|  ap_memory |  RoundKey_7  |     array    |
|RoundKey_7_q0         |  in |    8|  ap_memory |  RoundKey_7  |     array    |
|RoundKey_8_address0   | out |    4|  ap_memory |  RoundKey_8  |     array    |
|RoundKey_8_ce0        | out |    1|  ap_memory |  RoundKey_8  |     array    |
|RoundKey_8_q0         |  in |    8|  ap_memory |  RoundKey_8  |     array    |
|RoundKey_9_address0   | out |    4|  ap_memory |  RoundKey_9  |     array    |
|RoundKey_9_ce0        | out |    1|  ap_memory |  RoundKey_9  |     array    |
|RoundKey_9_q0         |  in |    8|  ap_memory |  RoundKey_9  |     array    |
|RoundKey_10_address0  | out |    4|  ap_memory |  RoundKey_10 |     array    |
|RoundKey_10_ce0       | out |    1|  ap_memory |  RoundKey_10 |     array    |
|RoundKey_10_q0        |  in |    8|  ap_memory |  RoundKey_10 |     array    |
|RoundKey_11_address0  | out |    4|  ap_memory |  RoundKey_11 |     array    |
|RoundKey_11_ce0       | out |    1|  ap_memory |  RoundKey_11 |     array    |
|RoundKey_11_q0        |  in |    8|  ap_memory |  RoundKey_11 |     array    |
|RoundKey_12_address0  | out |    4|  ap_memory |  RoundKey_12 |     array    |
|RoundKey_12_ce0       | out |    1|  ap_memory |  RoundKey_12 |     array    |
|RoundKey_12_q0        |  in |    8|  ap_memory |  RoundKey_12 |     array    |
|RoundKey_13_address0  | out |    4|  ap_memory |  RoundKey_13 |     array    |
|RoundKey_13_ce0       | out |    1|  ap_memory |  RoundKey_13 |     array    |
|RoundKey_13_q0        |  in |    8|  ap_memory |  RoundKey_13 |     array    |
|RoundKey_14_address0  | out |    4|  ap_memory |  RoundKey_14 |     array    |
|RoundKey_14_ce0       | out |    1|  ap_memory |  RoundKey_14 |     array    |
|RoundKey_14_q0        |  in |    8|  ap_memory |  RoundKey_14 |     array    |
|RoundKey_15_address0  | out |    4|  ap_memory |  RoundKey_15 |     array    |
|RoundKey_15_ce0       | out |    1|  ap_memory |  RoundKey_15 |     array    |
|RoundKey_15_q0        |  in |    8|  ap_memory |  RoundKey_15 |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

