# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_ALU.srcs/sources_1/new/ALUCA.v" \
"../../../../project_ALU.srcs/sources_1/new/Add16.v" \
"../../../../project_ALU.srcs/sources_1/new/And.v" \
"../../../../project_ALU.srcs/sources_1/new/And16.v" \
"../../../../project_ALU.srcs/sources_1/new/And16Way.v" \
"../../../../project_ALU.srcs/sources_1/new/Mux16.v" \
"../../../../project_ALU.srcs/sources_1/new/Not16.v" \
"../../../../project_ALU.srcs/sim_1/new/ALUCA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
