// Seed: 4208498122
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output supply1 id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_3 - id_1;
  wire id_5;
  logic [-1 : { "" {  -1  }  }] id_6;
  ;
  assign id_2 = id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd9
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output supply0 id_6;
  input wire _id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output supply1 id_1;
  tri [-1 : id_5  ==  -1] id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_7,
      id_2
  );
  assign id_1 = (-1 ? -1 / 1 : -1);
  assign id_7 = -1;
  assign id_1 = -1;
  assign id_6 = 1;
endmodule
