# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DDS_COM_PG.srcs/sources_1/new/filter.vhd" \
"../../../../DDS_COM_PG.ip_user_files/bd/DDS_COM/ip/DDS_COM_dds_compiler_0_0/sim/DDS_COM_dds_compiler_0_0.vhd" \
"../../../../DDS_COM_PG.ip_user_files/bd/DDS_COM/ip/DDS_COM_filter_0_0/sim/DDS_COM_filter_0_0.vhd" \
"../../../../DDS_COM_PG.ip_user_files/bd/DDS_COM/sim/DDS_COM.vhd" \
"../../../../DDS_COM_PG.srcs/sim_1/new/DDS_COM_TB.vhd" \

# Do not sort compile order
nosort
