
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv
Parsing SystemVerilog input from `/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv
Storing AST representation for module `$abstract\fall_detect_mag_sq'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

4. Executing ATTRMAP pass (move or copy attributes).

5. Executing SYNTH_ECP5 pass.

5.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

5.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

5.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

5.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\fall_detect_mag_sq'.
Generating RTLIL representation for module `\fall_detect_mag_sq'.

5.4.4. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:     \fall_detect_mag_sq

5.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

5.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

5.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Used module:     \fall_detect_mag_sq

5.4.8. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Used module:     \fall_detect_mag_sq
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\fall_detect_mag_sq'.
Removed 5 unused modules.

5.5. Executing PROC pass (convert processes to netlists).

5.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7484$2503'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7465$2502'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7450$2501'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7611$1557'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7593$1547'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7575$1537'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7557$1527'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5765$1191'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5757$1190'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5741$1175'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5733$1174'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5717$1159'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5709$1158'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5693$1143'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5685$1142'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4368$894'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Cleaned up 38 empty switches.

5.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3674 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3645 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3634 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3633 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3632 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3631 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3622 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3613 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3580 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3577 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3571 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3550 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3546 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3542 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3539 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3527 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3524 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3511 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3504 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3500 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3486 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3464 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3461 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3458 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3457 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3456 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3455 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3454 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3453 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3450 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3447 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3446 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3445 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3444 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3443 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3442 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3441 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3440 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3433 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3432 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3390 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:16$3373 in module fall_detect_mag_sq.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3305 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3304 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3297 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3268 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3267 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3266 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3265 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3264 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3263 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3262 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3261 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3260 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3094 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3091 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3090 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3085 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3084 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3076 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3068 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3065 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3059 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3058 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3057 in module VexRiscv.
Marked 18 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3056 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$3042 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$3041 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$3040 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$3039 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$3035 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$3013 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$3012 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$3011 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$3010 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$3004 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2994 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2992 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2989 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2985 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2981 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2954 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2953 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2945 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2944 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2941 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2940 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2936 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2935 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2934 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2932 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2911 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2900 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2899 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2898 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2895 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2892 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2882 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2877 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2853 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2852 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2849 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2848 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2829 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2822 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2820 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2809 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2795 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2791 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2787 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2786 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2780 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2778 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2774 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2771 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2764 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2763 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2762 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2761 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2760 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2759 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2758 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2757 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2756 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2755 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2754 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2753 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2752 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2751 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2750 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2749 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2748 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2747 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2746 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2745 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2744 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2743 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2742 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2741 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2740 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2739 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2738 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2727 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2725 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2724 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2723 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2722 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2721 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2701 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2700 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2699 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2692 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7918$1688 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7904$1680 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7890$1672 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7876$1664 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7862$1656 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7848$1648 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7834$1640 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7820$1632 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7806$1624 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7792$1616 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7778$1608 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7764$1600 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7750$1592 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7736$1584 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7722$1576 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7708$1568 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7623$1559 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7606$1549 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7588$1539 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7570$1529 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7552$1519 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7523$1509 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7502$1499 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471 in module colorlight_i5.
Marked 69 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5892$1242 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5875$1235 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5858$1228 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5841$1221 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5824$1214 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5807$1207 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5773$1205 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5660$1140 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5643$1139 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5626$1138 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5609$1137 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5592$1136 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5575$1135 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5558$1134 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5524$1132 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5507$1131 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5490$1130 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5473$1129 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5456$1128 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5439$1127 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5422$1126 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5405$1125 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5371$1123 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5360$1122 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5349$1121 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5338$1120 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5327$1119 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5316$1118 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5305$1117 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3893$531 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3730$501 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3567$471 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3404$441 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2790$370 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2671$365 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2643$353 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2613$342 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328 in module colorlight_i5.
Removed a total of 0 dead cases.

5.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 116 redundant assignments.
Promoted 1462 assignments to connections.

5.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2328$2496'.
  Set init value: \sync_rhs_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2327$2495'.
  Set init value: \sync_rhs_self1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2326$2494'.
  Set init value: \sync_rhs_self0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2325$2493'.
  Set init value: \sync_f_self = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2324$2492'.
  Set init value: \spi_xfer_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2322$2491'.
  Set init value: \spi_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2321$2490'.
  Set init value: \spi_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2320$2489'.
  Set init value: \spi_start1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2317$2488'.
  Set init value: \spi_mosi_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2316$2487'.
  Set init value: \spi_mosi_sel = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2315$2486'.
  Set init value: \spi_mosi_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2314$2485'.
  Set init value: \spi_mosi_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2313$2484'.
  Set init value: \spi_mosi_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2306$2483'.
  Set init value: \spi_miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2305$2482'.
  Set init value: \spi_miso_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2304$2481'.
  Set init value: \spi_miso_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2303$2480'.
  Set init value: \spi_miso_1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2302$2479'.
  Set init value: \spi_loopback_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2301$2478'.
  Set init value: \spi_loopback_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2297$2477'.
  Set init value: \spi_irq = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2295$2476'.
  Set init value: \spi_done0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2294$2475'.
  Set init value: \spi_cs_storage = 17'00000000000000001
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2293$2474'.
  Set init value: \spi_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2290$2473'.
  Set init value: \spi_count_spimaster_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2289$2472'.
  Set init value: \spi_count_spimaster_next_value = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2288$2471'.
  Set init value: \spi_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2287$2470'.
  Set init value: \spi_control_storage = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2286$2469'.
  Set init value: \spi_control_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2283$2468'.
  Set init value: \spi_clk_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2282$2467'.
  Set init value: \spi_clk_divider1 = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2279$2465'.
  Set init value: \socbushandler_slaves = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2273$2464'.
  Set init value: \socbushandler_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2268$2463'.
  Set init value: \socbushandler_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2266$2462'.
  Set init value: \socbushandler_master = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2265$2461'.
  Set init value: \socbushandler_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2264$2460'.
  Set init value: \socbushandler_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2262$2459'.
  Set init value: \socbushandler_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2256$2458'.
  Set init value: \regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2255$2457'.
  Set init value: \regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2254$2456'.
  Set init value: \rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2249$2455'.
  Set init value: \mag_valid_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2245$2454'.
  Set init value: \mag_sq_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2244$2453'.
  Set init value: \lora_reset_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2243$2452'.
  Set init value: \lora_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2241$2451'.
  Set init value: \leds_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2240$2450'.
  Set init value: \leds_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2239$2449'.
  Set init value: \leds_mode = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2238$2448'.
  Set init value: \leds_leds = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2236$2447'.
  Set init value: \leds_count = 25'1110010011100001110000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2235$2446'.
  Set init value: \leds_chaser = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2132$2445'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2121$2444'.
  Set init value: \data_valid_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2119$2443'.
  Set init value: \data_valid_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2110$2442'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2108$2441'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2103$2440'.
  Set init value: \csr_bankarray_interface9_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2098$2439'.
  Set init value: \csr_bankarray_interface8_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2093$2438'.
  Set init value: \csr_bankarray_interface7_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2088$2437'.
  Set init value: \csr_bankarray_interface6_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2083$2436'.
  Set init value: \csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2078$2435'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2073$2434'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2068$2433'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2063$2432'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2058$2431'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2055$2430'.
  Set init value: \csr_bankarray_csrbank9_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2053$2429'.
  Set init value: \csr_bankarray_csrbank9_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2051$2428'.
  Set init value: \csr_bankarray_csrbank9_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2049$2427'.
  Set init value: \csr_bankarray_csrbank9_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2046$2426'.
  Set init value: \csr_bankarray_csrbank9_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2044$2425'.
  Set init value: \csr_bankarray_csrbank9_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2042$2424'.
  Set init value: \csr_bankarray_csrbank9_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2040$2423'.
  Set init value: \csr_bankarray_csrbank9_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2038$2422'.
  Set init value: \csr_bankarray_csrbank9_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2036$2421'.
  Set init value: \csr_bankarray_csrbank9_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2034$2420'.
  Set init value: \csr_bankarray_csrbank9_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2032$2419'.
  Set init value: \csr_bankarray_csrbank9_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2030$2418'.
  Set init value: \csr_bankarray_csrbank9_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2028$2417'.
  Set init value: \csr_bankarray_csrbank9_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2026$2416'.
  Set init value: \csr_bankarray_csrbank8_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2024$2415'.
  Set init value: \csr_bankarray_csrbank8_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2022$2414'.
  Set init value: \csr_bankarray_csrbank8_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2020$2413'.
  Set init value: \csr_bankarray_csrbank8_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2017$2412'.
  Set init value: \csr_bankarray_csrbank8_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2015$2411'.
  Set init value: \csr_bankarray_csrbank8_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2013$2410'.
  Set init value: \csr_bankarray_csrbank8_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2011$2409'.
  Set init value: \csr_bankarray_csrbank8_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2009$2408'.
  Set init value: \csr_bankarray_csrbank8_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2007$2407'.
  Set init value: \csr_bankarray_csrbank8_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2005$2406'.
  Set init value: \csr_bankarray_csrbank8_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2003$2405'.
  Set init value: \csr_bankarray_csrbank8_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2001$2404'.
  Set init value: \csr_bankarray_csrbank8_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1999$2403'.
  Set init value: \csr_bankarray_csrbank8_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1997$2402'.
  Set init value: \csr_bankarray_csrbank8_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1995$2401'.
  Set init value: \csr_bankarray_csrbank8_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1992$2400'.
  Set init value: \csr_bankarray_csrbank7_phy_clk_divisor0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1990$2399'.
  Set init value: \csr_bankarray_csrbank7_phy_clk_divisor0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1988$2398'.
  Set init value: \csr_bankarray_csrbank7_mmap_dummy_bits0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1986$2397'.
  Set init value: \csr_bankarray_csrbank7_mmap_dummy_bits0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1984$2396'.
  Set init value: \csr_bankarray_csrbank7_master_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1982$2395'.
  Set init value: \csr_bankarray_csrbank7_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1980$2394'.
  Set init value: \csr_bankarray_csrbank7_master_phyconfig0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1978$2393'.
  Set init value: \csr_bankarray_csrbank7_master_phyconfig0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1976$2392'.
  Set init value: \csr_bankarray_csrbank7_master_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1974$2391'.
  Set init value: \csr_bankarray_csrbank7_master_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1972$2390'.
  Set init value: \csr_bankarray_csrbank6_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1970$2389'.
  Set init value: \csr_bankarray_csrbank6_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1967$2388'.
  Set init value: \csr_bankarray_csrbank6_mosi0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1965$2387'.
  Set init value: \csr_bankarray_csrbank6_mosi0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1963$2386'.
  Set init value: \csr_bankarray_csrbank6_miso_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1961$2385'.
  Set init value: \csr_bankarray_csrbank6_miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1959$2384'.
  Set init value: \csr_bankarray_csrbank6_loopback0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1957$2383'.
  Set init value: \csr_bankarray_csrbank6_loopback0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1955$2382'.
  Set init value: \csr_bankarray_csrbank6_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1953$2381'.
  Set init value: \csr_bankarray_csrbank6_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1951$2380'.
  Set init value: \csr_bankarray_csrbank6_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1949$2379'.
  Set init value: \csr_bankarray_csrbank6_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1946$2378'.
  Set init value: \csr_bankarray_csrbank5_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1944$2377'.
  Set init value: \csr_bankarray_csrbank5_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1942$2376'.
  Set init value: \csr_bankarray_csrbank5_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1940$2375'.
  Set init value: \csr_bankarray_csrbank5_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1938$2374'.
  Set init value: \csr_bankarray_csrbank5_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1936$2373'.
  Set init value: \csr_bankarray_csrbank5_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1934$2372'.
  Set init value: \csr_bankarray_csrbank5_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1932$2371'.
  Set init value: \csr_bankarray_csrbank5_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1930$2370'.
  Set init value: \csr_bankarray_csrbank5_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1928$2369'.
  Set init value: \csr_bankarray_csrbank5_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1926$2368'.
  Set init value: \csr_bankarray_csrbank5_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1924$2367'.
  Set init value: \csr_bankarray_csrbank5_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1921$2366'.
  Set init value: \csr_bankarray_csrbank4_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1919$2365'.
  Set init value: \csr_bankarray_csrbank4_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1916$2364'.
  Set init value: \csr_bankarray_csrbank3_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1914$2363'.
  Set init value: \csr_bankarray_csrbank3_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1912$2362'.
  Set init value: \csr_bankarray_csrbank2_w0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1910$2361'.
  Set init value: \csr_bankarray_csrbank2_w0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1907$2360'.
  Set init value: \csr_bankarray_csrbank2_r_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1905$2359'.
  Set init value: \csr_bankarray_csrbank2_r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1902$2358'.
  Set init value: \csr_bankarray_csrbank1_mag_valid_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1900$2357'.
  Set init value: \csr_bankarray_csrbank1_mag_valid_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1898$2356'.
  Set init value: \csr_bankarray_csrbank1_mag_sq_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1896$2355'.
  Set init value: \csr_bankarray_csrbank1_mag_sq_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1894$2354'.
  Set init value: \csr_bankarray_csrbank1_data_valid0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1892$2353'.
  Set init value: \csr_bankarray_csrbank1_data_valid0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1890$2352'.
  Set init value: \csr_bankarray_csrbank1_az0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1888$2351'.
  Set init value: \csr_bankarray_csrbank1_az0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1886$2350'.
  Set init value: \csr_bankarray_csrbank1_ay0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1884$2349'.
  Set init value: \csr_bankarray_csrbank1_ay0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1882$2348'.
  Set init value: \csr_bankarray_csrbank1_ax0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1880$2347'.
  Set init value: \csr_bankarray_csrbank1_ax0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1877$2346'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1875$2345'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1873$2344'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1871$2343'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1869$2342'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1867$2341'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1863$2339'.
  Set init value: \crg_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1857$2338'.
  Set init value: \comb_t_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1856$2337'.
  Set init value: \comb_t_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1855$2336'.
  Set init value: \comb_t_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1854$2335'.
  Set init value: \comb_t_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1853$2334'.
  Set init value: \comb_t_self1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1852$2333'.
  Set init value: \comb_t_self0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1851$2332'.
  Set init value: \comb_rhs_self9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1850$2331'.
  Set init value: \comb_rhs_self8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1849$2330'.
  Set init value: \comb_rhs_self7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1848$2329'.
  Set init value: \comb_rhs_self6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1847$2328'.
  Set init value: \comb_rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1846$2327'.
  Set init value: \comb_rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1845$2326'.
  Set init value: \comb_rhs_self31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1844$2325'.
  Set init value: \comb_rhs_self30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1843$2324'.
  Set init value: \comb_rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1842$2323'.
  Set init value: \comb_rhs_self29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1841$2322'.
  Set init value: \comb_rhs_self28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1840$2321'.
  Set init value: \comb_rhs_self27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1839$2320'.
  Set init value: \comb_rhs_self26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1838$2319'.
  Set init value: \comb_rhs_self25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1837$2318'.
  Set init value: \comb_rhs_self24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1836$2317'.
  Set init value: \comb_rhs_self23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1835$2316'.
  Set init value: \comb_rhs_self22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1834$2315'.
  Set init value: \comb_rhs_self21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1833$2314'.
  Set init value: \comb_rhs_self20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1832$2313'.
  Set init value: \comb_rhs_self2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1831$2312'.
  Set init value: \comb_rhs_self19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1830$2311'.
  Set init value: \comb_rhs_self18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1829$2310'.
  Set init value: \comb_rhs_self17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1828$2309'.
  Set init value: \comb_rhs_self16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1827$2308'.
  Set init value: \comb_rhs_self15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1826$2307'.
  Set init value: \comb_rhs_self14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1825$2306'.
  Set init value: \comb_rhs_self13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1824$2305'.
  Set init value: \comb_rhs_self12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1823$2304'.
  Set init value: \comb_rhs_self11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1822$2303'.
  Set init value: \comb_rhs_self10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1821$2302'.
  Set init value: \comb_rhs_self1 = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1820$2301'.
  Set init value: \comb_rhs_self0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1819$2300'.
  Set init value: \basesoc_write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1818$2299'.
  Set init value: \basesoc_word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1817$2298'.
  Set init value: \basesoc_word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1816$2297'.
  Set init value: \basesoc_wishbone_bridge_wdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1790$2294'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1785$2293'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1782$2292'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1767$2291'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1759$2290'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1756$2289'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1755$2288'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1754$2287'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1753$2286'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1746$2285'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1745$2284'.
  Set init value: \basesoc_wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1743$2283'.
  Set init value: \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1742$2282'.
  Set init value: \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1741$2281'.
  Set init value: \basesoc_wishbone_bridge_cmd_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1740$2280'.
  Set init value: \basesoc_wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1739$2279'.
  Set init value: \basesoc_wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1735$2278'.
  Set init value: \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1734$2277'.
  Set init value: \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1733$2276'.
  Set init value: \basesoc_wishbone_bridge_cmd_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1732$2275'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1731$2274'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1730$2273'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1729$2272'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1728$2271'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1727$2270'.
  Set init value: \basesoc_wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1726$2269'.
  Set init value: \basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1725$2268'.
  Set init value: \basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1719$2266'.
  Set init value: \basesoc_wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1714$2265'.
  Set init value: \basesoc_wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1700$2263'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1697$2262'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1690$2261'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1672$2257'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1667$2256'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1665$2255'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1657$2254'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1656$2253'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1651$2252'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1650$2251'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1649$2250'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1647$2249'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1643$2248'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1640$2247'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1633$2246'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1615$2244'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1610$2243'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1608$2242'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1600$2241'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1599$2240'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1594$2239'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1593$2238'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1592$2237'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1590$2236'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1589$2235'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1588$2234'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1586$2233'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1582$2232'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1581$2231'.
  Set init value: \basesoc_tx_mux_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1579$2230'.
  Set init value: \basesoc_tx_mux_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1578$2229'.
  Set init value: \basesoc_tx_mux_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1577$2228'.
  Set init value: \basesoc_tx_mux_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1576$2227'.
  Set init value: \basesoc_tx_mux_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1575$2226'.
  Set init value: \basesoc_tx_mux_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1574$2225'.
  Set init value: \basesoc_tx_mux_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1571$2224'.
  Set init value: \basesoc_tx_mux_endpoint1_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1563$2223'.
  Set init value: \basesoc_tx_mux_endpoint0_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1556$2222'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1555$2221'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1554$2220'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1553$2219'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1552$2218'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1551$2217'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1550$2216'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1549$2215'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1546$2214'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1545$2213'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1540$2212'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1539$2211'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1538$2210'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1537$2209'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1536$2208'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1533$2207'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1532$2206'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1531$2205'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1528$2204'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1527$2203'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1526$2202'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1525$2201'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1523$2200'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1522$2199'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1521$2198'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1520$2197'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1519$2196'.
  Set init value: \basesoc_tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1512$2195'.
  Set init value: \basesoc_tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1511$2194'.
  Set init value: \basesoc_spimaster_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1510$2193'.
  Set init value: \basesoc_spimaster_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1508$2192'.
  Set init value: \basesoc_spiflash_phy_storage = 8'00000001
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1507$2191'.
  Set init value: \basesoc_spiflash_phy_sr_out_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1506$2190'.
  Set init value: \basesoc_spiflash_phy_sr_out_load = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1505$2189'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1504$2188'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1503$2187'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1502$2186'.
  Set init value: \basesoc_spiflash_phy_sr_out = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1501$2185'.
  Set init value: \basesoc_spiflash_phy_sr_in_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1500$2184'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1499$2183'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1498$2182'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1497$2181'.
  Set init value: \basesoc_spiflash_phy_sr_in = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1495$2180'.
  Set init value: \basesoc_spiflash_phy_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1489$2177'.
  Set init value: \basesoc_spiflash_phy_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1482$2176'.
  Set init value: \basesoc_spiflash_phy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1480$2175'.
  Set init value: \basesoc_spiflash_phy_posedge_reg = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1475$2173'.
  Set init value: \basesoc_spiflash_phy_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1474$2172'.
  Set init value: \basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1473$2171'.
  Set init value: \basesoc_spiflash_phy_dq_oe_litespiphy_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1472$2170'.
  Set init value: \basesoc_spiflash_phy_dq_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1471$2169'.
  Set init value: \basesoc_spiflash_phy_dq_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1468$2168'.
  Set init value: \basesoc_spiflash_phy_div = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1465$2167'.
  Set init value: \basesoc_spiflash_phy_count = 4'1011
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1464$2166'.
  Set init value: \basesoc_spiflash_phy_cnt = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1463$2165'.
  Set init value: \basesoc_spiflash_phy_clk_reg = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1462$2164'.
  Set init value: \basesoc_spiflash_phy_clk = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1461$2163'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1460$2162'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1459$2161'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1457$2160'.
  Set init value: \basesoc_sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1456$2159'.
  Set init value: \basesoc_sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1453$2158'.
  Set init value: \basesoc_sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1452$2157'.
  Set init value: \basesoc_sdram_twtrcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1450$2156'.
  Set init value: \basesoc_sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1449$2155'.
  Set init value: \basesoc_sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1445$2154'.
  Set init value: \basesoc_sdram_timer_count1 = 10'1110101001
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1443$2153'.
  Set init value: \basesoc_sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1442$2152'.
  Set init value: \basesoc_sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1438$2150'.
  Set init value: \basesoc_sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1437$2149'.
  Set init value: \basesoc_sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1436$2148'.
  Set init value: \basesoc_sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1435$2147'.
  Set init value: \basesoc_sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1427$2144'.
  Set init value: \basesoc_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1425$2143'.
  Set init value: \basesoc_sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1416$2142'.
  Set init value: \basesoc_sdram_sequencer_trigger = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1414$2141'.
  Set init value: \basesoc_sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1413$2140'.
  Set init value: \basesoc_sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1411$2139'.
  Set init value: \basesoc_sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1407$2138'.
  Set init value: \basesoc_sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1405$2137'.
  Set init value: \basesoc_sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1404$2136'.
  Set init value: \basesoc_sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1402$2135'.
  Set init value: \basesoc_sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1400$2134'.
  Set init value: \basesoc_sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1394$2131'.
  Set init value: \basesoc_sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1393$2130'.
  Set init value: \basesoc_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1392$2129'.
  Set init value: \basesoc_sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1391$2128'.
  Set init value: \basesoc_sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1390$2127'.
  Set init value: \basesoc_sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1388$2126'.
  Set init value: \basesoc_sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1386$2125'.
  Set init value: \basesoc_sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1385$2124'.
  Set init value: \basesoc_sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1384$2123'.
  Set init value: \basesoc_sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1383$2122'.
  Set init value: \basesoc_sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1382$2121'.
  Set init value: \basesoc_sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1381$2120'.
  Set init value: \basesoc_sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1380$2119'.
  Set init value: \basesoc_sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1379$2118'.
  Set init value: \basesoc_sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1378$2117'.
  Set init value: \basesoc_sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1377$2116'.
  Set init value: \basesoc_sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1340$2109'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1338$2107'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1329$2098'.
  Set init value: \basesoc_sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1328$2097'.
  Set init value: \basesoc_sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1326$2096'.
  Set init value: \basesoc_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1324$2095'.
  Set init value: \basesoc_sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1321$2094'.
  Set init value: \basesoc_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1319$2093'.
  Set init value: \basesoc_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1317$2092'.
  Set init value: \basesoc_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1315$2091'.
  Set init value: \basesoc_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1314$2090'.
  Set init value: \basesoc_sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1313$2089'.
  Set init value: \basesoc_sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1300$2087'.
  Set init value: \basesoc_sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1298$2086'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1296$2085'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1295$2084'.
  Set init value: \basesoc_sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1293$2083'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1291$2082'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1287$2080'.
  Set init value: \basesoc_sdram_command_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1286$2079'.
  Set init value: \basesoc_sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1285$2078'.
  Set init value: \basesoc_sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1283$2076'.
  Set init value: \basesoc_sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1281$2075'.
  Set init value: \basesoc_sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1280$2074'.
  Set init value: \basesoc_sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1279$2073'.
  Set init value: \basesoc_sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1278$2072'.
  Set init value: \basesoc_sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1275$2069'.
  Set init value: \basesoc_sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1274$2068'.
  Set init value: \basesoc_sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1273$2067'.
  Set init value: \basesoc_sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1272$2066'.
  Set init value: \basesoc_sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1270$2065'.
  Set init value: \basesoc_sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1269$2064'.
  Set init value: \basesoc_sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1267$2063'.
  Set init value: \basesoc_sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1266$2062'.
  Set init value: \basesoc_sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1264$2061'.
  Set init value: \basesoc_sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1262$2060'.
  Set init value: \basesoc_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1261$2059'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1260$2058'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1256$2057'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1248$2052'.
  Set init value: \basesoc_sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1246$2051'.
  Set init value: \basesoc_sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1243$2049'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1242$2048'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1238$2047'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1230$2046'.
  Set init value: \basesoc_sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1228$2045'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1227$2044'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1225$2043'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1224$2042'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1222$2041'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1221$2040'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1190$2037'.
  Set init value: \basesoc_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1189$2036'.
  Set init value: \basesoc_sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1187$2035'.
  Set init value: \basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1186$2034'.
  Set init value: \basesoc_sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1185$2033'.
  Set init value: \basesoc_sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1183$2032'.
  Set init value: \basesoc_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1180$2031'.
  Set init value: \basesoc_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1175$2029'.
  Set init value: \basesoc_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1172$2028'.
  Set init value: \basesoc_sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1171$2027'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1169$2026'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1168$2025'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1167$2024'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1166$2023'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1159$2022'.
  Set init value: \basesoc_sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1149$2021'.
  Set init value: \basesoc_sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1148$2020'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1147$2019'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1146$2018'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1145$2017'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1144$2016'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1143$2015'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1142$2014'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1141$2013'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1139$2012'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1138$2011'.
  Set init value: \basesoc_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1134$2010'.
  Set init value: \basesoc_sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1132$2009'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1131$2008'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1129$2007'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1128$2006'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1126$2005'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1125$2004'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1094$2001'.
  Set init value: \basesoc_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1093$2000'.
  Set init value: \basesoc_sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1091$1999'.
  Set init value: \basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1090$1998'.
  Set init value: \basesoc_sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1089$1997'.
  Set init value: \basesoc_sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1087$1996'.
  Set init value: \basesoc_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1084$1995'.
  Set init value: \basesoc_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1079$1993'.
  Set init value: \basesoc_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1076$1992'.
  Set init value: \basesoc_sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1075$1991'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1073$1990'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1072$1989'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1071$1988'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1070$1987'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1063$1986'.
  Set init value: \basesoc_sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1053$1985'.
  Set init value: \basesoc_sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1052$1984'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1051$1983'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1050$1982'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1049$1981'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1048$1980'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1047$1979'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1046$1978'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1045$1977'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1043$1976'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1042$1975'.
  Set init value: \basesoc_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1038$1974'.
  Set init value: \basesoc_sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1036$1973'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1035$1972'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1033$1971'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1032$1970'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1030$1969'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1029$1968'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:998$1965'.
  Set init value: \basesoc_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:997$1964'.
  Set init value: \basesoc_sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:995$1963'.
  Set init value: \basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:994$1962'.
  Set init value: \basesoc_sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:993$1961'.
  Set init value: \basesoc_sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:991$1960'.
  Set init value: \basesoc_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:988$1959'.
  Set init value: \basesoc_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:983$1957'.
  Set init value: \basesoc_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:980$1956'.
  Set init value: \basesoc_sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:979$1955'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:977$1954'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:976$1953'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:975$1952'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:974$1951'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:967$1950'.
  Set init value: \basesoc_sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:957$1949'.
  Set init value: \basesoc_sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:956$1948'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:955$1947'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:954$1946'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:953$1945'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:952$1944'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:951$1943'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:950$1942'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:949$1941'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:947$1940'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:946$1939'.
  Set init value: \basesoc_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:942$1938'.
  Set init value: \basesoc_sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:940$1937'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:939$1936'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:937$1935'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:936$1934'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:934$1933'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:933$1932'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:902$1929'.
  Set init value: \basesoc_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:901$1928'.
  Set init value: \basesoc_sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:899$1927'.
  Set init value: \basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:898$1926'.
  Set init value: \basesoc_sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:897$1925'.
  Set init value: \basesoc_sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:895$1924'.
  Set init value: \basesoc_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:892$1923'.
  Set init value: \basesoc_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:887$1921'.
  Set init value: \basesoc_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:884$1920'.
  Set init value: \basesoc_sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:883$1919'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:881$1918'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:880$1917'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:879$1916'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:878$1915'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:871$1914'.
  Set init value: \basesoc_sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:861$1913'.
  Set init value: \basesoc_sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:860$1912'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:859$1911'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:858$1910'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:857$1909'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:856$1908'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:855$1907'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:854$1906'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:853$1905'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:851$1904'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:850$1903'.
  Set init value: \basesoc_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:849$1902'.
  Set init value: \basesoc_sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:848$1901'.
  Set init value: \basesoc_sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:847$1900'.
  Set init value: \basesoc_sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:846$1899'.
  Set init value: \basesoc_sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:845$1898'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:844$1897'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:843$1896'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:842$1895'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:840$1894'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:837$1891'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:835$1890'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:834$1889'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:832$1888'.
  Set init value: \basesoc_rx_demux_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:827$1887'.
  Set init value: \basesoc_rx_demux_endpoint1_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:825$1886'.
  Set init value: \basesoc_rx_demux_endpoint1_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:824$1885'.
  Set init value: \basesoc_rx_demux_endpoint1_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:823$1884'.
  Set init value: \basesoc_rx_demux_endpoint1_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:822$1883'.
  Set init value: \basesoc_rx_demux_endpoint0_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:820$1882'.
  Set init value: \basesoc_rx_demux_endpoint0_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:819$1881'.
  Set init value: \basesoc_rx_demux_endpoint0_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:818$1880'.
  Set init value: \basesoc_rx_demux_endpoint0_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:817$1879'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:816$1878'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:815$1877'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:814$1876'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:813$1875'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:812$1874'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:811$1873'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:810$1872'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:809$1871'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:808$1870'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:807$1869'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:806$1868'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:803$1867'.
  Set init value: \basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:790$1865'.
  Set init value: \basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:723$1861'.
  Set init value: \basesoc_port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:721$1860'.
  Set init value: \basesoc_port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:720$1859'.
  Set init value: \basesoc_port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:719$1858'.
  Set init value: \basesoc_mmap_wait = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:718$1857'.
  Set init value: \basesoc_mmap_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:716$1856'.
  Set init value: \basesoc_mmap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:714$1855'.
  Set init value: \basesoc_mmap_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:713$1854'.
  Set init value: \basesoc_mmap_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:712$1853'.
  Set init value: \basesoc_mmap_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:711$1852'.
  Set init value: \basesoc_mmap_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:707$1849'.
  Set init value: \basesoc_mmap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:703$1848'.
  Set init value: \basesoc_mmap_request = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:702$1847'.
  Set init value: \basesoc_mmap_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:699$1845'.
  Set init value: \basesoc_mmap_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:698$1844'.
  Set init value: \basesoc_mmap_count = 9'100000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:697$1843'.
  Set init value: \basesoc_mmap_byte_count_litespimmap_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:696$1842'.
  Set init value: \basesoc_mmap_byte_count_litespimmap_next_value1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:695$1841'.
  Set init value: \basesoc_mmap_byte_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:689$1839'.
  Set init value: \basesoc_mmap_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:685$1838'.
  Set init value: \basesoc_mmap_bus_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:684$1837'.
  Set init value: \basesoc_mmap_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:683$1836'.
  Set init value: \basesoc_mmap_burst_cs_litespimmap_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:682$1835'.
  Set init value: \basesoc_mmap_burst_cs_litespimmap_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:681$1834'.
  Set init value: \basesoc_mmap_burst_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:680$1833'.
  Set init value: \basesoc_mmap_burst_adr_litespimmap_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:679$1832'.
  Set init value: \basesoc_mmap_burst_adr_litespimmap_next_value2 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:678$1831'.
  Set init value: \basesoc_mmap_burst_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:659$1828'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:657$1827'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:656$1826'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:655$1825'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:654$1824'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:653$1823'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:652$1822'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:642$1821'.
  Set init value: \basesoc_master_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:641$1820'.
  Set init value: \basesoc_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:627$1819'.
  Set init value: \basesoc_master_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:625$1818'.
  Set init value: \basesoc_master_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:612$1817'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:610$1816'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:609$1815'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:608$1814'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:602$1813'.
  Set init value: \basesoc_master_phyconfig_storage = 24'000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:601$1812'.
  Set init value: \basesoc_master_phyconfig_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:598$1811'.
  Set init value: \basesoc_master_cs_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:597$1810'.
  Set init value: \basesoc_master_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:595$1809'.
  Set init value: \basesoc_litespiphy_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:594$1808'.
  Set init value: \basesoc_litespiphy_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:593$1807'.
  Set init value: \basesoc_litespimmap_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:592$1806'.
  Set init value: \basesoc_litespimmap_next_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:591$1805'.
  Set init value: \basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:590$1804'.
  Set init value: \basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:577$1803'.
  Set init value: \basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:576$1802'.
  Set init value: \basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:575$1801'.
  Set init value: \basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:574$1800'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:573$1799'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:572$1798'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:571$1797'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:570$1796'.
  Set init value: \basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:569$1795'.
  Set init value: \basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:564$1790'.
  Set init value: \basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:563$1789'.
  Set init value: \basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:562$1788'.
  Set init value: \basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:561$1787'.
  Set init value: \basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:560$1786'.
  Set init value: \basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:559$1785'.
  Set init value: \basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:558$1784'.
  Set init value: \basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:557$1783'.
  Set init value: \basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:556$1782'.
  Set init value: \basesoc_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:555$1781'.
  Set init value: \basesoc_interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:554$1780'.
  Set init value: \basesoc_interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:551$1779'.
  Set init value: \basesoc_interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:550$1778'.
  Set init value: \basesoc_interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:548$1777'.
  Set init value: \basesoc_interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:547$1776'.
  Set init value: \basesoc_interface1_we_wishbone2csr_next_value_ce3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:546$1775'.
  Set init value: \basesoc_interface1_we_wishbone2csr_next_value3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:545$1774'.
  Set init value: \basesoc_interface1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:544$1773'.
  Set init value: \basesoc_interface1_re_wishbone2csr_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:543$1772'.
  Set init value: \basesoc_interface1_re_wishbone2csr_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:542$1771'.
  Set init value: \basesoc_interface1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:541$1770'.
  Set init value: \basesoc_interface1_dat_w_wishbone2csr_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:540$1769'.
  Set init value: \basesoc_interface1_dat_w_wishbone2csr_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:539$1768'.
  Set init value: \basesoc_interface1_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:537$1767'.
  Set init value: \basesoc_interface1_adr_wishbone2csr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:536$1766'.
  Set init value: \basesoc_interface1_adr_wishbone2csr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:535$1765'.
  Set init value: \basesoc_interface1_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:529$1763'.
  Set init value: \basesoc_interface0_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:524$1762'.
  Set init value: \basesoc_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:512$1761'.
  Set init value: \basesoc_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:511$1760'.
  Set init value: \basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:510$1759'.
  Set init value: \basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:509$1758'.
  Set init value: \basesoc_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:508$1757'.
  Set init value: \basesoc_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:496$1756'.
  Set init value: \basesoc_data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:495$1755'.
  Set init value: \basesoc_data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:479$1754'.
  Set init value: \basesoc_crossbar_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:473$1753'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:472$1752'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:460$1750'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:456$1748'.
  Set init value: \basesoc_adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:444$1747'.
  Set init value: \az_storage = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:442$1746'.
  Set init value: \az_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:441$1745'.
  Set init value: \ay_storage = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:439$1744'.
  Set init value: \ay_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:438$1743'.
  Set init value: \ax_storage = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:436$1742'.
  Set init value: \ax_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:435$1741'.
  Set init value: \_w_storage = 3'101
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:434$1740'.
  Set init value: \_w_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:431$1739'.
  Set init value: \_r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2332$2500'.
  Set init value: \sync_rhs_self6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2331$2499'.
  Set init value: \sync_rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2330$2498'.
  Set init value: \sync_rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2329$2497'.
  Set init value: \sync_rhs_self3 = 1'0

5.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\fall_detect_mag_sq.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:16$3373'.

5.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1091 debug messages>

5.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
     1/14: $0\decodeStage_hit_error[0:0]
     2/14: $0\decodeStage_hit_valid[0:0]
     3/14: $0\decodeStage_mmuRsp_bypassTranslation[0:0]
     4/14: $0\decodeStage_mmuRsp_refilling[0:0]
     5/14: $0\decodeStage_mmuRsp_exception[0:0]
     6/14: $0\decodeStage_mmuRsp_allowExecute[0:0]
     7/14: $0\decodeStage_mmuRsp_allowWrite[0:0]
     8/14: $0\decodeStage_mmuRsp_allowRead[0:0]
     9/14: $0\decodeStage_mmuRsp_isPaging[0:0]
    10/14: $0\decodeStage_mmuRsp_isIoAccess[0:0]
    11/14: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    12/14: $0\io_cpu_fetch_data_regNextWhen[31:0]
    13/14: $0\lineLoader_flushCounter[7:0]
    14/14: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3674'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3645'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3634'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3633'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3632'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3631'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3629'.
     1/1: $0\_zz_ways_0_tags_port1[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3622'.
     1/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3628
     2/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_DATA[21:0]$3627
     3/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_ADDR[6:0]$3626
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3620'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3613'.
     1/3: $1$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3619
     2/3: $1$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_DATA[31:0]$3618
     3/3: $1$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_ADDR[9:0]$3617
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
     1/10: $0\stageB_flusher_counter[7:0] [7]
     2/10: $0\stageB_flusher_counter[7:0] [6:0]
     3/10: $0\stageB_flusher_start[0:0]
     4/10: $0\loader_killReg[0:0]
     5/10: $0\loader_error[0:0]
     6/10: $0\loader_waysAllocator[0:0]
     7/10: $0\loader_valid[0:0]
     8/10: $0\loader_counter_value[2:0]
     9/10: $0\stageB_flusher_waitDone[0:0]
    10/10: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
     1/27: $0\stageB_mask[3:0]
     2/27: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/27: $0\stageB_unaligned[0:0]
     4/27: $0\stageB_dataColisions[0:0]
     5/27: $0\stageB_wayInvalidate[0:0]
     6/27: $0\stageB_dataReadRsp_0[31:0]
     7/27: $0\stageB_tagsReadRsp_0_address[19:0]
     8/27: $0\stageB_tagsReadRsp_0_error[0:0]
     9/27: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/27: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/27: $0\stageB_mmuRsp_refilling[0:0]
    12/27: $0\stageB_mmuRsp_exception[0:0]
    13/27: $0\stageB_mmuRsp_allowExecute[0:0]
    14/27: $0\stageB_mmuRsp_allowWrite[0:0]
    15/27: $0\stageB_mmuRsp_allowRead[0:0]
    16/27: $0\stageB_mmuRsp_isPaging[0:0]
    17/27: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/27: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/27: $0\stageB_request_totalyConsistent[0:0]
    20/27: $0\stageB_request_size[1:0]
    21/27: $0\stageB_request_wr[0:0]
    22/27: $0\stage0_dataColisions_regNextWhen[0:0]
    23/27: $0\stageA_wayInvalidate[0:0]
    24/27: $0\stageA_mask[3:0]
    25/27: $0\stageA_request_totalyConsistent[0:0]
    26/27: $0\stageA_request_size[1:0]
    27/27: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3580'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3577'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3571'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3550'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3546'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3542'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3539'.
     1/8: $8\io_mem_cmd_valid[0:0]
     2/8: $7\io_mem_cmd_valid[0:0]
     3/8: $6\io_mem_cmd_valid[0:0]
     4/8: $5\io_mem_cmd_valid[0:0]
     5/8: $4\io_mem_cmd_valid[0:0]
     6/8: $3\io_mem_cmd_valid[0:0]
     7/8: $2\io_mem_cmd_valid[0:0]
     8/8: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3527'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3524'.
     1/8: $8\io_cpu_redo[0:0]
     2/8: $7\io_cpu_redo[0:0]
     3/8: $6\io_cpu_redo[0:0]
     4/8: $5\io_cpu_redo[0:0]
     5/8: $4\io_cpu_redo[0:0]
     6/8: $3\io_cpu_redo[0:0]
     7/8: $2\io_cpu_redo[0:0]
     8/8: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3511'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3504'.
     1/8: $8\io_cpu_writeBack_haltIt[0:0]
     2/8: $7\io_cpu_writeBack_haltIt[0:0]
     3/8: $6\io_cpu_writeBack_haltIt[0:0]
     4/8: $5\io_cpu_writeBack_haltIt[0:0]
     5/8: $4\io_cpu_writeBack_haltIt[0:0]
     6/8: $3\io_cpu_writeBack_haltIt[0:0]
     7/8: $2\io_cpu_writeBack_haltIt[0:0]
     8/8: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3500'.
     1/7: $7\stageB_loaderValid[0:0]
     2/7: $6\stageB_loaderValid[0:0]
     3/7: $5\stageB_loaderValid[0:0]
     4/7: $4\stageB_loaderValid[0:0]
     5/7: $3\stageB_loaderValid[0:0]
     6/7: $2\stageB_loaderValid[0:0]
     7/7: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3486'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3464'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3461'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3458'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3457'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3456'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3455'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3454'.
     1/5: $5\dataWriteCmd_valid[0:0]
     2/5: $4\dataWriteCmd_valid[0:0]
     3/5: $3\dataWriteCmd_valid[0:0]
     4/5: $2\dataWriteCmd_valid[0:0]
     5/5: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3453'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3450'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3447'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3446'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3445'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3444'.
     1/4: $4\tagsWriteCmd_valid[0:0]
     2/4: $3\tagsWriteCmd_valid[0:0]
     3/4: $2\tagsWriteCmd_valid[0:0]
     4/4: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3443'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3442'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3441'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3440'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3433'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3432'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
     1/12: $1$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN[7:0]$3431
     2/12: $1$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_DATA[7:0]$3430
     3/12: $1$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_ADDR[9:0]$3429
     4/12: $1$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN[7:0]$3427
     5/12: $1$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_DATA[7:0]$3426
     6/12: $1$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_ADDR[9:0]$3425
     7/12: $1$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN[7:0]$3423
     8/12: $1$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_DATA[7:0]$3422
     9/12: $1$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_ADDR[9:0]$3421
    10/12: $1$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN[7:0]$3419
    11/12: $1$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_DATA[7:0]$3418
    12/12: $1$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_ADDR[9:0]$3417
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3398'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3397'.
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3390'.
     1/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3396
     2/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_DATA[21:0]$3395
     3/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_ADDR[6:0]$3394
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3388'.
     1/1: $0\_zz_ways_0_tags_port0[21:0]
Creating decoders for process `\fall_detect_mag_sq.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:16$3373'.
     1/5: $0\mag_valid[0:0]
     2/5: $0\az_s[31:0]
     3/5: $0\ay_s[31:0]
     4/5: $0\ax_s[31:0]
     5/5: $0\mag_sq[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
     1/107: $0\memory_DivPlugin_rs1[32:0] [32]
     2/107: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/107: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/107: $0\execute_CsrPlugin_csr_4032[0:0]
     5/107: $0\execute_CsrPlugin_csr_3008[0:0]
     6/107: $0\execute_CsrPlugin_csr_835[0:0]
     7/107: $0\execute_CsrPlugin_csr_834[0:0]
     8/107: $0\execute_CsrPlugin_csr_833[0:0]
     9/107: $0\execute_CsrPlugin_csr_773[0:0]
    10/107: $0\execute_CsrPlugin_csr_772[0:0]
    11/107: $0\execute_CsrPlugin_csr_836[0:0]
    12/107: $0\execute_CsrPlugin_csr_768[0:0]
    13/107: $0\execute_CsrPlugin_csr_3264[0:0]
    14/107: $0\memory_to_writeBack_MUL_LOW[51:0]
    15/107: $0\memory_to_writeBack_MUL_HH[33:0]
    16/107: $0\execute_to_memory_MUL_HH[33:0]
    17/107: $0\execute_to_memory_MUL_HL[33:0]
    18/107: $0\execute_to_memory_MUL_LH[33:0]
    19/107: $0\execute_to_memory_MUL_LL[31:0]
    20/107: $0\execute_to_memory_BRANCH_CALC[31:0]
    21/107: $0\execute_to_memory_BRANCH_DO[0:0]
    22/107: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    23/107: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    24/107: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    25/107: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    26/107: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    27/107: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    28/107: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    29/107: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    30/107: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    31/107: $0\decode_to_execute_RS2[31:0]
    32/107: $0\decode_to_execute_RS1[31:0]
    33/107: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    34/107: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    35/107: $0\execute_to_memory_IS_DIV[0:0]
    36/107: $0\decode_to_execute_IS_DIV[0:0]
    37/107: $0\memory_to_writeBack_IS_MUL[0:0]
    38/107: $0\execute_to_memory_IS_MUL[0:0]
    39/107: $0\decode_to_execute_IS_MUL[0:0]
    40/107: $0\memory_to_writeBack_ENV_CTRL[1:0]
    41/107: $0\execute_to_memory_ENV_CTRL[1:0]
    42/107: $0\decode_to_execute_ENV_CTRL[1:0]
    43/107: $0\decode_to_execute_IS_CSR[0:0]
    44/107: $0\decode_to_execute_BRANCH_CTRL[1:0]
    45/107: $0\execute_to_memory_SHIFT_CTRL[1:0]
    46/107: $0\decode_to_execute_SHIFT_CTRL[1:0]
    47/107: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    48/107: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    49/107: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    50/107: $0\memory_to_writeBack_MEMORY_WR[0:0]
    51/107: $0\execute_to_memory_MEMORY_WR[0:0]
    52/107: $0\decode_to_execute_MEMORY_WR[0:0]
    53/107: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    54/107: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    55/107: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    56/107: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    57/107: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    58/107: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    59/107: $0\decode_to_execute_SRC2_CTRL[1:0]
    60/107: $0\decode_to_execute_ALU_CTRL[1:0]
    61/107: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    62/107: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    63/107: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    64/107: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    65/107: $0\decode_to_execute_SRC1_CTRL[1:0]
    66/107: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    67/107: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    68/107: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    69/107: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    70/107: $0\memory_to_writeBack_INSTRUCTION[31:0]
    71/107: $0\execute_to_memory_INSTRUCTION[31:0]
    72/107: $0\decode_to_execute_INSTRUCTION[31:0]
    73/107: $0\memory_to_writeBack_PC[31:0]
    74/107: $0\execute_to_memory_PC[31:0]
    75/107: $0\decode_to_execute_PC[31:0]
    76/107: $0\memory_DivPlugin_div_result[31:0]
    77/107: $0\memory_DivPlugin_div_done[0:0]
    78/107: $0\memory_DivPlugin_div_needRevert[0:0]
    79/107: $0\memory_DivPlugin_rs1[32:0] [31:0]
    80/107: $0\memory_DivPlugin_rs2[31:0]
    81/107: $0\CsrPlugin_mip_MSIP[0:0]
    82/107: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    83/107: $0\CsrPlugin_interrupt_code[3:0]
    84/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    85/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    86/107: $0\CsrPlugin_mtval[31:0]
    87/107: $0\CsrPlugin_mcause_exceptionCode[3:0]
    88/107: $0\CsrPlugin_mcause_interrupt[0:0]
    89/107: $0\CsrPlugin_mepc[31:0]
    90/107: $0\CsrPlugin_mtvec_base[29:0]
    91/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last[0:0]
    92/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2:0]
    93/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]
    94/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[31:0]
    95/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]
    96/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached[0:0]
    97/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr[0:0]
    98/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_last[0:0]
    99/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_size[2:0]
   100/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_mask[3:0]
   101/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_data[31:0]
   102/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_address[31:0]
   103/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_uncached[0:0]
   104/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_wr[0:0]
   105/107: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
   106/107: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
   107/107: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
     1/44: $0\_zz_dBus_rsp_valid[0:0]
     2/44: $0\_zz_iBus_rsp_valid[0:0]
     3/44: $0\memory_DivPlugin_div_counter_value[5:0]
     4/44: $0\execute_CsrPlugin_wfiWake[0:0]
     5/44: $0\CsrPlugin_hadException[0:0]
     6/44: $0\CsrPlugin_interrupt_valid[0:0]
     7/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     8/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     9/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    10/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    11/44: $0\CsrPlugin_mcycle[63:0]
    12/44: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
    13/44: $0\_zz_10[0:0]
    14/44: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    15/44: $0\_zz_dBusWishbone_ADR[2:0]
    16/44: $0\_zz_iBusWishbone_ADR[2:0]
    17/44: $0\_zz_CsrPlugin_csrMapping_readDataInit[31:0]
    18/44: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    19/44: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    20/44: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    21/44: $0\CsrPlugin_minstret[63:0]
    22/44: $0\CsrPlugin_mie_MSIE[0:0]
    23/44: $0\CsrPlugin_mie_MTIE[0:0]
    24/44: $0\CsrPlugin_mie_MEIE[0:0]
    25/44: $0\CsrPlugin_mstatus_MPP[1:0]
    26/44: $0\CsrPlugin_mstatus_MPIE[0:0]
    27/44: $0\CsrPlugin_mstatus_MIE[0:0]
    28/44: $0\DBusCachedPlugin_rspCounter[31:0]
    29/44: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid[0:0]
    30/44: $0\toplevel_dataCache_1_io_mem_cmd_rValidN[0:0]
    31/44: $0\IBusCachedPlugin_rspCounter[31:0]
    32/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    33/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    34/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    35/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    36/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    37/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid[0:0]
    38/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1[0:0]
    39/44: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    40/44: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    41/44: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    42/44: $0\writeBack_arbitration_isValid[0:0]
    43/44: $0\memory_arbitration_isValid[0:0]
    44/44: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3305'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3304'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3297'.
     1/1: $1\when_CsrPlugin_l1719[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3268'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_9[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3267'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_8[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3266'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_7[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3265'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_6[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_6[31:31]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3264'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3263'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_4[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3262'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_3[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_3[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3261'.
     1/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[12:11]
     2/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     3/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3260'.
     1/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[25:20]
     2/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[12:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3114'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3094'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3091'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3090'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3085'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3084'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3076'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3068'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3065'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3059'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3058'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3057'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3056'.
     1/18: $18\execute_CsrPlugin_illegalAccess[0:0]
     2/18: $17\execute_CsrPlugin_illegalAccess[0:0]
     3/18: $16\execute_CsrPlugin_illegalAccess[0:0]
     4/18: $15\execute_CsrPlugin_illegalAccess[0:0]
     5/18: $14\execute_CsrPlugin_illegalAccess[0:0]
     6/18: $13\execute_CsrPlugin_illegalAccess[0:0]
     7/18: $12\execute_CsrPlugin_illegalAccess[0:0]
     8/18: $11\execute_CsrPlugin_illegalAccess[0:0]
     9/18: $10\execute_CsrPlugin_illegalAccess[0:0]
    10/18: $9\execute_CsrPlugin_illegalAccess[0:0]
    11/18: $8\execute_CsrPlugin_illegalAccess[0:0]
    12/18: $7\execute_CsrPlugin_illegalAccess[0:0]
    13/18: $6\execute_CsrPlugin_illegalAccess[0:0]
    14/18: $5\execute_CsrPlugin_illegalAccess[0:0]
    15/18: $4\execute_CsrPlugin_illegalAccess[0:0]
    16/18: $3\execute_CsrPlugin_illegalAccess[0:0]
    17/18: $2\execute_CsrPlugin_illegalAccess[0:0]
    18/18: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$3042'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$3041'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$3040'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$3039'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$3035'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$3013'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$3012'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$3011'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$3010'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$3004'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2998'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2997'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2994'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2993'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2992'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2989'.
     1/1: $1\_zz_execute_BranchPlugin_missAlignedTarget_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2988'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2987'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2986'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2985'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2981'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2954'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2953'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2952'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2949'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2945'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2944'.
     1/1: $1\_zz_execute_SRC2_4[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2943'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2942'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2941'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2940'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2936'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2935'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2934'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2932'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2911'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2910'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2907'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2904'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2900'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2899'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2898'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2895'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2892'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2882'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2877'.
     1/1: $1\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2853'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2852'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2849'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2848'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2836'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2832'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2831'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2829'.
     1/1: $1\_zz_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2828'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2827'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2822'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2821'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2820'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2809'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2795'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_2_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2791'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2787'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2786'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2780'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2778'.
     1/2: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     2/2: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2774'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2771'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2764'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2763'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2762'.
     1/2: $2\CsrPlugin_csrMapping_allowCsrSignal[0:0]
     2/2: $1\CsrPlugin_csrMapping_allowCsrSignal[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2761'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2760'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2759'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2758'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2757'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2756'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2755'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2754'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2753'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2752'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2751'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2750'.
     1/1: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2749'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2748'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2747'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2746'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2745'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2744'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2743'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2742'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2741'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2740'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2739'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2738'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2727'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2725'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2724'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2723'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2722'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2721'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2701'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2700'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2699'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2692'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2698
     2/3: $1$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_DATA[31:0]$2697
     3/3: $1$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_ADDR[4:0]$2696
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2690'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2688'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2328$2496'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2327$2495'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2326$2494'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2325$2493'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2324$2492'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2322$2491'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2321$2490'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2320$2489'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2317$2488'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2316$2487'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2315$2486'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2314$2485'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2313$2484'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2306$2483'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2305$2482'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2304$2481'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2303$2480'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2302$2479'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2301$2478'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2297$2477'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2295$2476'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2294$2475'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2293$2474'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2290$2473'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2289$2472'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2288$2471'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2287$2470'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2286$2469'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2283$2468'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2282$2467'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2281$2466'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2279$2465'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2273$2464'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2268$2463'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2266$2462'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2265$2461'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2264$2460'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2262$2459'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2256$2458'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2255$2457'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2254$2456'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2249$2455'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2245$2454'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2244$2453'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2243$2452'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2241$2451'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2240$2450'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2239$2449'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2238$2448'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2236$2447'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2235$2446'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2132$2445'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2121$2444'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2119$2443'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2110$2442'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2108$2441'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2103$2440'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2098$2439'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2093$2438'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2088$2437'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2083$2436'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2078$2435'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2073$2434'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2068$2433'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2063$2432'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2058$2431'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2055$2430'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2053$2429'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2051$2428'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2049$2427'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2046$2426'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2044$2425'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2042$2424'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2040$2423'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2038$2422'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2036$2421'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2034$2420'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2032$2419'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2030$2418'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2028$2417'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2026$2416'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2024$2415'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2022$2414'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2020$2413'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2017$2412'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2015$2411'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2013$2410'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2011$2409'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2009$2408'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2007$2407'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2005$2406'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2003$2405'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2001$2404'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1999$2403'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1997$2402'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1995$2401'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1992$2400'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1990$2399'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1988$2398'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1986$2397'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1984$2396'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1982$2395'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1980$2394'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1978$2393'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1976$2392'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1974$2391'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1972$2390'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1970$2389'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1967$2388'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1965$2387'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1963$2386'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1961$2385'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1959$2384'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1957$2383'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1955$2382'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1953$2381'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1951$2380'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1949$2379'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1946$2378'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1944$2377'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1942$2376'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1940$2375'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1938$2374'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1936$2373'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1934$2372'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1932$2371'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1930$2370'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1928$2369'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1926$2368'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1924$2367'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1921$2366'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1919$2365'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1916$2364'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1914$2363'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1912$2362'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1910$2361'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1907$2360'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1905$2359'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1902$2358'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1900$2357'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1898$2356'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1896$2355'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1894$2354'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1892$2353'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1890$2352'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1888$2351'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1886$2350'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1884$2349'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1882$2348'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1880$2347'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1877$2346'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1875$2345'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1873$2344'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1871$2343'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1869$2342'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1867$2341'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1864$2340'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1863$2339'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1857$2338'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1856$2337'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1855$2336'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1854$2335'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1853$2334'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1852$2333'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1851$2332'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1850$2331'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1849$2330'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1848$2329'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1847$2328'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1846$2327'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1845$2326'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1844$2325'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1843$2324'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1842$2323'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1841$2322'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1840$2321'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1839$2320'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1838$2319'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1837$2318'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1836$2317'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1835$2316'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1834$2315'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1833$2314'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1832$2313'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1831$2312'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1830$2311'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1829$2310'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1828$2309'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1827$2308'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1826$2307'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1825$2306'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1824$2305'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1823$2304'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1822$2303'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1821$2302'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1820$2301'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1819$2300'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1818$2299'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1817$2298'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1816$2297'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1812$2296'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1811$2295'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1790$2294'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1785$2293'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1782$2292'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1767$2291'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1759$2290'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1756$2289'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1755$2288'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1754$2287'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1753$2286'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1746$2285'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1745$2284'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1743$2283'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1742$2282'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1741$2281'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1740$2280'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1739$2279'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1735$2278'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1734$2277'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1733$2276'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1732$2275'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1731$2274'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1730$2273'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1729$2272'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1728$2271'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1727$2270'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1726$2269'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1725$2268'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1721$2267'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1719$2266'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1714$2265'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1713$2264'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1700$2263'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1697$2262'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1690$2261'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1675$2260'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1674$2259'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1673$2258'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1672$2257'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1667$2256'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1665$2255'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1657$2254'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1656$2253'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1651$2252'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1650$2251'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1649$2250'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1647$2249'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1643$2248'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1640$2247'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1633$2246'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1616$2245'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1615$2244'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1610$2243'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1608$2242'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1600$2241'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1599$2240'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1594$2239'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1593$2238'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1592$2237'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1590$2236'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1589$2235'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1588$2234'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1586$2233'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1582$2232'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1581$2231'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1579$2230'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1578$2229'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1577$2228'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1576$2227'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1575$2226'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1574$2225'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1571$2224'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1563$2223'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1556$2222'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1555$2221'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1554$2220'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1553$2219'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1552$2218'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1551$2217'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1550$2216'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1549$2215'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1546$2214'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1545$2213'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1540$2212'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1539$2211'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1538$2210'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1537$2209'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1536$2208'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1533$2207'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1532$2206'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1531$2205'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1528$2204'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1527$2203'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1526$2202'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1525$2201'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1523$2200'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1522$2199'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1521$2198'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1520$2197'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1519$2196'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1512$2195'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1511$2194'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1510$2193'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1508$2192'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1507$2191'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1506$2190'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1505$2189'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1504$2188'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1503$2187'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1502$2186'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1501$2185'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1500$2184'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1499$2183'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1498$2182'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1497$2181'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1495$2180'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1492$2179'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1491$2178'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1489$2177'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1482$2176'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1480$2175'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1476$2174'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1475$2173'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1474$2172'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1473$2171'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1472$2170'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1471$2169'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1468$2168'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1465$2167'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1464$2166'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1463$2165'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1462$2164'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1461$2163'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1460$2162'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1459$2161'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1457$2160'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1456$2159'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1453$2158'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1452$2157'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1450$2156'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1449$2155'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1445$2154'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1443$2153'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1442$2152'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1440$2151'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1438$2150'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1437$2149'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1436$2148'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1435$2147'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1434$2146'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1433$2145'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1427$2144'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1425$2143'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1416$2142'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1414$2141'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1413$2140'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1411$2139'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1407$2138'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1405$2137'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1404$2136'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1402$2135'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1400$2134'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1398$2133'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1397$2132'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1394$2131'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1393$2130'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1392$2129'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1391$2128'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1390$2127'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1388$2126'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1386$2125'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1385$2124'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1384$2123'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1383$2122'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1382$2121'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1381$2120'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1380$2119'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1379$2118'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1378$2117'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1377$2116'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1346$2115'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1345$2114'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1344$2113'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1343$2112'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1342$2111'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1341$2110'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1340$2109'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1339$2108'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1338$2107'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1337$2106'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1336$2105'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1335$2104'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1334$2103'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1333$2102'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1332$2101'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1331$2100'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1330$2099'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1329$2098'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1328$2097'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1326$2096'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1324$2095'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1321$2094'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1319$2093'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1317$2092'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1315$2091'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1314$2090'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1313$2089'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1312$2088'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1300$2087'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1298$2086'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1296$2085'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1295$2084'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1293$2083'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1291$2082'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1288$2081'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1287$2080'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1286$2079'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1285$2078'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1284$2077'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1283$2076'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1281$2075'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1280$2074'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1279$2073'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1278$2072'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1277$2071'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1276$2070'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1275$2069'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1274$2068'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1273$2067'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1272$2066'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1270$2065'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1269$2064'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1267$2063'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1266$2062'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1264$2061'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1262$2060'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1261$2059'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1260$2058'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1256$2057'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1252$2056'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1251$2055'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1250$2054'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1249$2053'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1248$2052'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1246$2051'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1244$2050'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1243$2049'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1242$2048'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1238$2047'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1230$2046'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1228$2045'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1227$2044'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1225$2043'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1224$2042'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1222$2041'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1221$2040'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1192$2039'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1191$2038'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1190$2037'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1189$2036'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1187$2035'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1186$2034'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1185$2033'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1183$2032'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1180$2031'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1177$2030'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1175$2029'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1172$2028'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1171$2027'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1169$2026'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1168$2025'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1167$2024'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1166$2023'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1159$2022'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1149$2021'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1148$2020'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1147$2019'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1146$2018'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1145$2017'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1144$2016'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1143$2015'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1142$2014'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1141$2013'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1139$2012'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1138$2011'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1134$2010'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1132$2009'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1131$2008'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1129$2007'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1128$2006'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1126$2005'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1125$2004'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1096$2003'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1095$2002'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1094$2001'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1093$2000'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1091$1999'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1090$1998'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1089$1997'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1087$1996'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1084$1995'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1081$1994'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1079$1993'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1076$1992'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1075$1991'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1073$1990'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1072$1989'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1071$1988'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1070$1987'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1063$1986'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1053$1985'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1052$1984'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1051$1983'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1050$1982'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1049$1981'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1048$1980'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1047$1979'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1046$1978'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1045$1977'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1043$1976'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1042$1975'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1038$1974'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1036$1973'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1035$1972'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1033$1971'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1032$1970'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1030$1969'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1029$1968'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1000$1967'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:999$1966'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:998$1965'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:997$1964'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:995$1963'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:994$1962'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:993$1961'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:991$1960'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:988$1959'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:985$1958'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:983$1957'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:980$1956'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:979$1955'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:977$1954'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:976$1953'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:975$1952'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:974$1951'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:967$1950'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:957$1949'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:956$1948'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:955$1947'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:954$1946'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:953$1945'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:952$1944'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:951$1943'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:950$1942'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:949$1941'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:947$1940'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:946$1939'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:942$1938'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:940$1937'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:939$1936'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:937$1935'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:936$1934'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:934$1933'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:933$1932'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:904$1931'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:903$1930'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:902$1929'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:901$1928'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:899$1927'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:898$1926'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:897$1925'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:895$1924'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:892$1923'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:889$1922'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:887$1921'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:884$1920'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:883$1919'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:881$1918'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:880$1917'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:879$1916'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:878$1915'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:871$1914'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:861$1913'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:860$1912'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:859$1911'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:858$1910'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:857$1909'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:856$1908'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:855$1907'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:854$1906'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:853$1905'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:851$1904'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:850$1903'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:849$1902'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:848$1901'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:847$1900'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:846$1899'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:845$1898'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:844$1897'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:843$1896'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:842$1895'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:840$1894'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:839$1893'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:838$1892'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:837$1891'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:835$1890'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:834$1889'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:832$1888'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:827$1887'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:825$1886'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:824$1885'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:823$1884'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:822$1883'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:820$1882'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:819$1881'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:818$1880'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:817$1879'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:816$1878'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:815$1877'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:814$1876'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:813$1875'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:812$1874'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:811$1873'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:810$1872'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:809$1871'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:808$1870'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:807$1869'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:806$1868'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:803$1867'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:797$1866'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:790$1865'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:789$1864'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:778$1863'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:777$1862'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:723$1861'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:721$1860'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:720$1859'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:719$1858'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:718$1857'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:716$1856'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:714$1855'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:713$1854'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:712$1853'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:711$1852'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:710$1851'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:709$1850'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:707$1849'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:703$1848'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:702$1847'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:701$1846'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:699$1845'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:698$1844'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:697$1843'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:696$1842'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:695$1841'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:691$1840'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:689$1839'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:685$1838'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:684$1837'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:683$1836'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:682$1835'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:681$1834'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:680$1833'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:679$1832'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:678$1831'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:661$1830'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:660$1829'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:659$1828'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:657$1827'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:656$1826'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:655$1825'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:654$1824'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:653$1823'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:652$1822'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:642$1821'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:641$1820'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:627$1819'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:625$1818'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:612$1817'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:610$1816'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:609$1815'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:608$1814'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:602$1813'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:601$1812'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:598$1811'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:597$1810'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:595$1809'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:594$1808'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:593$1807'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:592$1806'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:591$1805'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:590$1804'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:577$1803'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:576$1802'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:575$1801'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:574$1800'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:573$1799'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:572$1798'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:571$1797'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:570$1796'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:569$1795'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:568$1794'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:567$1793'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:566$1792'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:565$1791'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:564$1790'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:563$1789'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:562$1788'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:561$1787'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:560$1786'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:559$1785'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:558$1784'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:557$1783'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:556$1782'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:555$1781'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:554$1780'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:551$1779'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:550$1778'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:548$1777'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:547$1776'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:546$1775'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:545$1774'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:544$1773'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:543$1772'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:542$1771'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:541$1770'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:540$1769'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:539$1768'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:537$1767'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:536$1766'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:535$1765'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:531$1764'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:529$1763'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:524$1762'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:512$1761'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:511$1760'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:510$1759'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:509$1758'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:508$1757'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:496$1756'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:495$1755'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:479$1754'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:473$1753'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:472$1752'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:467$1751'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:460$1750'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:458$1749'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:456$1748'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:444$1747'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:442$1746'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:441$1745'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:439$1744'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:438$1743'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:436$1742'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:435$1741'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:434$1740'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:431$1739'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7918$1688'.
     1/3: $1$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN[7:0]$1694
     2/3: $1$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_DATA[7:0]$1693
     3/3: $1$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_ADDR[8:0]$1692
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7904$1680'.
     1/3: $1$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN[7:0]$1686
     2/3: $1$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_DATA[7:0]$1685
     3/3: $1$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_ADDR[8:0]$1684
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7890$1672'.
     1/3: $1$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN[7:0]$1678
     2/3: $1$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_DATA[7:0]$1677
     3/3: $1$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_ADDR[8:0]$1676
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7876$1664'.
     1/3: $1$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN[7:0]$1670
     2/3: $1$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_DATA[7:0]$1669
     3/3: $1$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_ADDR[8:0]$1668
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7862$1656'.
     1/3: $1$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN[7:0]$1662
     2/3: $1$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_DATA[7:0]$1661
     3/3: $1$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_ADDR[8:0]$1660
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7848$1648'.
     1/3: $1$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN[7:0]$1654
     2/3: $1$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_DATA[7:0]$1653
     3/3: $1$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_ADDR[8:0]$1652
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7834$1640'.
     1/3: $1$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN[7:0]$1646
     2/3: $1$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_DATA[7:0]$1645
     3/3: $1$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_ADDR[8:0]$1644
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7820$1632'.
     1/3: $1$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN[7:0]$1638
     2/3: $1$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_DATA[7:0]$1637
     3/3: $1$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_ADDR[8:0]$1636
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7806$1624'.
     1/3: $1$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN[7:0]$1630
     2/3: $1$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_DATA[7:0]$1629
     3/3: $1$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_ADDR[8:0]$1628
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7792$1616'.
     1/3: $1$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN[7:0]$1622
     2/3: $1$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_DATA[7:0]$1621
     3/3: $1$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_ADDR[8:0]$1620
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7778$1608'.
     1/3: $1$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN[7:0]$1614
     2/3: $1$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_DATA[7:0]$1613
     3/3: $1$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_ADDR[8:0]$1612
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7764$1600'.
     1/3: $1$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN[7:0]$1606
     2/3: $1$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_DATA[7:0]$1605
     3/3: $1$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_ADDR[8:0]$1604
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7750$1592'.
     1/3: $1$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN[7:0]$1598
     2/3: $1$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_DATA[7:0]$1597
     3/3: $1$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_ADDR[8:0]$1596
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7736$1584'.
     1/3: $1$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN[7:0]$1590
     2/3: $1$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_DATA[7:0]$1589
     3/3: $1$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_ADDR[8:0]$1588
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7722$1576'.
     1/3: $1$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN[7:0]$1582
     2/3: $1$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_DATA[7:0]$1581
     3/3: $1$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_ADDR[8:0]$1580
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7708$1568'.
     1/3: $1$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN[7:0]$1574
     2/3: $1$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_DATA[7:0]$1573
     3/3: $1$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_ADDR[8:0]$1572
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7623$1559'.
     1/3: $1$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1565
     2/3: $1$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_DATA[21:0]$1564
     3/3: $1$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_ADDR[8:0]$1563
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2332$2500'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7606$1549'.
     1/3: $1$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1555
     2/3: $1$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_DATA[21:0]$1554
     3/3: $1$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_ADDR[2:0]$1553
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2331$2499'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7588$1539'.
     1/3: $1$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1545
     2/3: $1$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_DATA[21:0]$1544
     3/3: $1$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_ADDR[2:0]$1543
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2330$2498'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7570$1529'.
     1/3: $1$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1535
     2/3: $1$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_DATA[21:0]$1534
     3/3: $1$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_ADDR[2:0]$1533
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2329$2497'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7552$1519'.
     1/3: $1$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1525
     2/3: $1$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_DATA[21:0]$1524
     3/3: $1$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_ADDR[2:0]$1523
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7528$1517'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7523$1509'.
     1/3: $1$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1515
     2/3: $1$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_DATA[9:0]$1514
     3/3: $1$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_ADDR[3:0]$1513
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7507$1507'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7502$1499'.
     1/3: $1$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1505
     2/3: $1$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_DATA[9:0]$1504
     3/3: $1$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_ADDR[3:0]$1503
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7488$1497'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
     1/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1495
     2/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_DATA[31:0]$1494
     3/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_ADDR[10:0]$1493
     4/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1492
     5/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_DATA[31:0]$1491
     6/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_ADDR[10:0]$1490
     7/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1489
     8/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_DATA[31:0]$1488
     9/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_ADDR[10:0]$1487
    10/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1486
    11/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_DATA[31:0]$1485
    12/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_ADDR[10:0]$1484
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7454$1469'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
     1/287: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/287: $0\basesoc_rx_phase[31:0]
     3/287: $0\basesoc_tx_phase[31:0]
     4/287: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/287: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/287: $0\basesoc_rx_tick[0:0]
     7/287: $0\basesoc_spiflash_phy_cnt[7:0]
     8/287: $0\basesoc_timer_value[31:0]
     9/287: $0\basesoc_uart_rxfull_re[0:0]
    10/287: $0\basesoc_uart_txempty_re[0:0]
    11/287: $0\basesoc_uart_enable_re[0:0]
    12/287: $0\basesoc_uart_pending_re[0:0]
    13/287: $0\basesoc_uart_status_re[0:0]
    14/287: $0\basesoc_uart_rxempty_re[0:0]
    15/287: $0\basesoc_uart_txfull_re[0:0]
    16/287: $0\csr_bankarray_interface9_bank_bus_dat_r[31:0]
    17/287: $0\basesoc_timer_enable_re[0:0]
    18/287: $0\basesoc_timer_pending_re[0:0]
    19/287: $0\basesoc_timer_status_re[0:0]
    20/287: $0\basesoc_timer_value_re[0:0]
    21/287: $0\basesoc_timer_update_value_re[0:0]
    22/287: $0\basesoc_timer_en_re[0:0]
    23/287: $0\basesoc_timer_reload_re[0:0]
    24/287: $0\basesoc_timer_load_re[0:0]
    25/287: $0\csr_bankarray_interface8_bank_bus_dat_r[31:0]
    26/287: $0\basesoc_master_status_re[0:0]
    27/287: $0\basesoc_master_phyconfig_re[0:0]
    28/287: $0\basesoc_master_cs_re[0:0]
    29/287: $0\basesoc_mmap_re[0:0]
    30/287: $0\basesoc_spiflash_phy_re[0:0]
    31/287: $0\csr_bankarray_interface7_bank_bus_dat_r[31:0]
    32/287: $0\spi_loopback_re[0:0]
    33/287: $0\spi_cs_re[0:0]
    34/287: $0\spi_miso_re[0:0]
    35/287: $0\spi_mosi_re[0:0]
    36/287: $0\spi_status_re[0:0]
    37/287: $0\spi_control_re[0:0]
    38/287: $0\csr_bankarray_interface6_bank_bus_dat_r[31:0]
    39/287: $0\basesoc_sdram_rddata_re[0:0]
    40/287: $0\basesoc_sdram_wrdata_re[0:0]
    41/287: $0\basesoc_sdram_baddress_re[0:0]
    42/287: $0\basesoc_sdram_address_re[0:0]
    43/287: $0\basesoc_sdram_command_re[0:0]
    44/287: $0\basesoc_sdram_re[0:0]
    45/287: $0\csr_bankarray_interface5_bank_bus_dat_r[31:0]
    46/287: $0\lora_reset_re[0:0]
    47/287: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    48/287: $0\leds_re[0:0]
    49/287: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    50/287: $0\csr_bankarray_sel_r[0:0]
    51/287: $0\_r_re[0:0]
    52/287: $0\_w_re[0:0]
    53/287: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    54/287: $0\mag_valid_re[0:0]
    55/287: $0\mag_sq_re[0:0]
    56/287: $0\data_valid_re[0:0]
    57/287: $0\az_re[0:0]
    58/287: $0\ay_re[0:0]
    59/287: $0\ax_re[0:0]
    60/287: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    61/287: $0\basesoc_bus_errors_re[0:0]
    62/287: $0\basesoc_scratch_re[0:0]
    63/287: $0\basesoc_reset_re[0:0]
    64/287: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    65/287: $0\basesoc_wishbone2csr_state[1:0]
    66/287: $0\basesoc_spimaster_state[1:0]
    67/287: $0\spi_cs_n[0:0]
    68/287: $0\spi_clk_divider1[15:0]
    69/287: $0\basesoc_fsm_state[1:0]
    70/287: $0\basesoc_litedramnativeportconverter_state[0:0]
    71/287: $0\basesoc_fullmemorywe_state[1:0]
    72/287: $0\basesoc_litedramcore_new_master_rdata_valid3[0:0]
    73/287: $0\basesoc_litedramcore_new_master_rdata_valid2[0:0]
    74/287: $0\basesoc_litedramcore_new_master_rdata_valid1[0:0]
    75/287: $0\basesoc_litedramcore_new_master_rdata_valid0[0:0]
    76/287: $0\basesoc_litedramcore_new_master_wdata_ready[0:0]
    77/287: $0\basesoc_litedramcore_multiplexer_state[2:0]
    78/287: $0\basesoc_sdram_dfi_p0_wrdata_en[0:0]
    79/287: $0\basesoc_sdram_dfi_p0_rddata_en[0:0]
    80/287: $0\basesoc_sdram_dfi_p0_we_n[0:0]
    81/287: $0\basesoc_sdram_dfi_p0_ras_n[0:0]
    82/287: $0\basesoc_sdram_dfi_p0_cas_n[0:0]
    83/287: $0\basesoc_sdram_dfi_p0_address[10:0]
    84/287: $0\basesoc_sdram_dfi_p0_bank[1:0]
    85/287: $0\basesoc_sdram_dfi_p0_cs_n[0:0]
    86/287: $0\basesoc_litedramcore_bankmachine3_state[2:0]
    87/287: $0\basesoc_litedramcore_bankmachine2_state[2:0]
    88/287: $0\basesoc_litedramcore_bankmachine1_state[2:0]
    89/287: $0\basesoc_litedramcore_bankmachine0_state[2:0]
    90/287: $0\basesoc_litedramcore_refresher_state[1:0]
    91/287: $0\basesoc_sdram_sequencer_done1[0:0]
    92/287: $0\basesoc_sdram_cmd_payload_we[0:0]
    93/287: $0\basesoc_sdram_cmd_payload_ras[0:0]
    94/287: $0\basesoc_sdram_cmd_payload_cas[0:0]
    95/287: $0\basesoc_sdram_cmd_payload_ba[1:0]
    96/287: $0\basesoc_sdram_cmd_payload_a[10:0]
    97/287: $0\basesoc_sdram_postponer_req_o[0:0]
    98/287: $0\dfi_p0_rddata_valid[0:0]
    99/287: $0\rddata_en[2:0]
   100/287: $0\basesoc_litespiphy_state[1:0]
   101/287: $0\basesoc_spiflash_phy_clk_reg[0:0]
   102/287: $0\basesoc_spiflash_phy_posedge_reg[1:0]
   103/287: $0\basesoc_litespimmap_state[3:0]
   104/287: $0\basesoc_timer_zero_trigger_d[0:0]
   105/287: $0\basesoc_rs232phyrx_state[0:0]
   106/287: $0\basesoc_tx_tick[0:0]
   107/287: $0\basesoc_rx_rx_d[0:0]
   108/287: $0\basesoc_rs232phytx_state[0:0]
   109/287: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
   110/287: $0\basesoc_ram_bus_ram_bus_ack[0:0]
   111/287: $0\basesoc_basesoc_ram_bus_ack[0:0]
   112/287: $0\socbushandler_slaves[4:0]
   113/287: $0\spi_mosi_storage[7:0]
   114/287: $0\spi_mosi_sel[2:0]
   115/287: $0\spi_mosi_data[7:0]
   116/287: $0\spi_miso_data[7:0]
   117/287: $0\spi_miso_1[7:0]
   118/287: $0\spi_loopback_storage[0:0]
   119/287: $0\spi_cs_storage[16:0]
   120/287: $0\spi_count[2:0]
   121/287: $0\spi_control_storage[15:0]
   122/287: $0\socbushandler_grant[0:0]
   123/287: $0\socbushandler_count[19:0]
   124/287: $0\lora_reset_storage[0:0]
   125/287: $0\leds_storage[0:0]
   126/287: $0\leds_mode[0:0]
   127/287: $0\leds_count[24:0]
   128/287: $0\leds_chaser[0:0]
   129/287: $0\data_valid_storage[0:0]
   130/287: $0\basesoc_wishbone_bridge_wdata_converter_converter_mux[1:0]
   131/287: $0\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   132/287: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   133/287: $0\basesoc_sdram_timer_count1[9:0]
   134/287: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_last[0:0]
   135/287: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_first[0:0]
   136/287: $0\basesoc_wishbone_bridge_rdata_converter_converter_demux[1:0]
   137/287: $0\basesoc_wishbone_bridge_cmd_we[0:0]
   138/287: $0\basesoc_wishbone_bridge_cmd_count[1:0]
   139/287: $0\basesoc_wishbone_bridge_cmd_addr[18:0]
   140/287: $0\basesoc_wishbone_bridge_aborted[0:0]
   141/287: $0\basesoc_uart_tx_fifo_readable[0:0]
   142/287: $0\basesoc_uart_tx_fifo_produce[3:0]
   143/287: $0\basesoc_uart_tx_fifo_level0[4:0]
   144/287: $0\basesoc_uart_tx_fifo_consume[3:0]
   145/287: $0\basesoc_uart_rx_fifo_readable[0:0]
   146/287: $0\basesoc_uart_rx_fifo_produce[3:0]
   147/287: $0\basesoc_uart_rx_fifo_level0[4:0]
   148/287: $0\basesoc_uart_rx_fifo_consume[3:0]
   149/287: $0\basesoc_uart_pending_r[1:0]
   150/287: $0\basesoc_uart_enable_storage[1:0]
   151/287: $0\basesoc_tx_data[7:0]
   152/287: $0\basesoc_tx_count[3:0]
   153/287: $0\basesoc_timer_zero_pending[0:0]
   154/287: $0\basesoc_timer_value_status[31:0]
   155/287: $0\basesoc_timer_update_value_storage[0:0]
   156/287: $0\basesoc_timer_reload_storage[31:0]
   157/287: $0\basesoc_timer_pending_r[0:0]
   158/287: $0\basesoc_timer_load_storage[31:0]
   159/287: $0\basesoc_timer_enable_storage[0:0]
   160/287: $0\basesoc_timer_en_storage[0:0]
   161/287: $0\basesoc_spiflash_phy_storage[7:0]
   162/287: $0\basesoc_spiflash_phy_sr_out_cnt[5:0]
   163/287: $0\basesoc_spiflash_phy_sr_out[31:0]
   164/287: $0\basesoc_spiflash_phy_sr_in_cnt[5:0]
   165/287: $0\basesoc_spiflash_phy_sr_in[31:0]
   166/287: $0\basesoc_spiflash_phy_dq_oe[0:0]
   167/287: $0\basesoc_spiflash_phy_div[7:0]
   168/287: $0\basesoc_spiflash_phy_count[3:0]
   169/287: $0\basesoc_spiflash_phy_clk[0:0]
   170/287: $0\basesoc_sdram_wrdata_storage[31:0]
   171/287: $0\basesoc_sdram_twtrcon_ready[0:0]
   172/287: $0\basesoc_sdram_twtrcon_count[2:0]
   173/287: $0\basesoc_sdram_trrdcon_ready[0:0]
   174/287: $0\basesoc_sdram_trrdcon_count[0:0]
   175/287: $0\basesoc_sdram_time1[3:0]
   176/287: $0\basesoc_sdram_time0[4:0]
   177/287: $0\basesoc_sdram_tccdcon_ready[0:0]
   178/287: $0\basesoc_sdram_tccdcon_count[0:0]
   179/287: $0\basesoc_sdram_storage[3:0]
   180/287: $0\basesoc_sdram_sequencer_trigger[2:0]
   181/287: $0\basesoc_sdram_sequencer_count[0:0]
   182/287: $0\basesoc_sdram_rddata_status[31:0]
   183/287: $0\basesoc_sdram_postponer_count[0:0]
   184/287: $0\basesoc_sdram_command_storage[7:0]
   185/287: $0\basesoc_sdram_choose_req_grant[1:0]
   186/287: $0\basesoc_sdram_choose_cmd_grant[1:0]
   187/287: $0\basesoc_sdram_bankmachine3_twtpcon_ready[0:0]
   188/287: $0\basesoc_sdram_bankmachine3_twtpcon_count[1:0]
   189/287: $0\basesoc_sdram_bankmachine3_trccon_ready[0:0]
   190/287: $0\basesoc_sdram_bankmachine3_trccon_count[1:0]
   191/287: $0\basesoc_sdram_bankmachine3_trascon_ready[0:0]
   192/287: $0\basesoc_sdram_bankmachine3_trascon_count[1:0]
   193/287: $0\basesoc_sdram_bankmachine3_row_opened[0:0]
   194/287: $0\basesoc_sdram_bankmachine3_row[10:0]
   195/287: $0\basesoc_sdram_bankmachine3_produce[2:0]
   196/287: $0\basesoc_sdram_bankmachine3_pipe_valid_source_valid[0:0]
   197/287: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   198/287: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   199/287: $0\basesoc_sdram_bankmachine3_pipe_valid_source_last[0:0]
   200/287: $0\basesoc_sdram_bankmachine3_pipe_valid_source_first[0:0]
   201/287: $0\basesoc_sdram_bankmachine3_level[3:0]
   202/287: $0\basesoc_sdram_bankmachine3_consume[2:0]
   203/287: $0\basesoc_sdram_bankmachine2_twtpcon_ready[0:0]
   204/287: $0\basesoc_sdram_bankmachine2_twtpcon_count[1:0]
   205/287: $0\basesoc_sdram_bankmachine2_trccon_ready[0:0]
   206/287: $0\basesoc_sdram_bankmachine2_trccon_count[1:0]
   207/287: $0\basesoc_sdram_bankmachine2_trascon_ready[0:0]
   208/287: $0\basesoc_sdram_bankmachine2_trascon_count[1:0]
   209/287: $0\basesoc_sdram_bankmachine2_row_opened[0:0]
   210/287: $0\basesoc_sdram_bankmachine2_row[10:0]
   211/287: $0\basesoc_sdram_bankmachine2_produce[2:0]
   212/287: $0\basesoc_sdram_bankmachine2_pipe_valid_source_valid[0:0]
   213/287: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   214/287: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   215/287: $0\basesoc_sdram_bankmachine2_pipe_valid_source_last[0:0]
   216/287: $0\basesoc_sdram_bankmachine2_pipe_valid_source_first[0:0]
   217/287: $0\basesoc_sdram_bankmachine2_level[3:0]
   218/287: $0\basesoc_sdram_bankmachine2_consume[2:0]
   219/287: $0\basesoc_sdram_bankmachine1_twtpcon_ready[0:0]
   220/287: $0\basesoc_sdram_bankmachine1_twtpcon_count[1:0]
   221/287: $0\basesoc_sdram_bankmachine1_trccon_ready[0:0]
   222/287: $0\basesoc_sdram_bankmachine1_trccon_count[1:0]
   223/287: $0\basesoc_sdram_bankmachine1_trascon_ready[0:0]
   224/287: $0\basesoc_sdram_bankmachine1_trascon_count[1:0]
   225/287: $0\basesoc_sdram_bankmachine1_row_opened[0:0]
   226/287: $0\basesoc_sdram_bankmachine1_row[10:0]
   227/287: $0\basesoc_sdram_bankmachine1_produce[2:0]
   228/287: $0\basesoc_sdram_bankmachine1_pipe_valid_source_valid[0:0]
   229/287: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   230/287: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   231/287: $0\basesoc_sdram_bankmachine1_pipe_valid_source_last[0:0]
   232/287: $0\basesoc_sdram_bankmachine1_pipe_valid_source_first[0:0]
   233/287: $0\basesoc_sdram_bankmachine1_level[3:0]
   234/287: $0\basesoc_sdram_bankmachine1_consume[2:0]
   235/287: $0\basesoc_sdram_bankmachine0_twtpcon_ready[0:0]
   236/287: $0\basesoc_sdram_bankmachine0_twtpcon_count[1:0]
   237/287: $0\basesoc_sdram_bankmachine0_trccon_ready[0:0]
   238/287: $0\basesoc_sdram_bankmachine0_trccon_count[1:0]
   239/287: $0\basesoc_sdram_bankmachine0_trascon_ready[0:0]
   240/287: $0\basesoc_sdram_bankmachine0_trascon_count[1:0]
   241/287: $0\basesoc_sdram_bankmachine0_row_opened[0:0]
   242/287: $0\basesoc_sdram_bankmachine0_row[10:0]
   243/287: $0\basesoc_sdram_bankmachine0_produce[2:0]
   244/287: $0\basesoc_sdram_bankmachine0_pipe_valid_source_valid[0:0]
   245/287: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   246/287: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   247/287: $0\basesoc_sdram_bankmachine0_pipe_valid_source_last[0:0]
   248/287: $0\basesoc_sdram_bankmachine0_pipe_valid_source_first[0:0]
   249/287: $0\basesoc_sdram_bankmachine0_level[3:0]
   250/287: $0\basesoc_sdram_bankmachine0_consume[2:0]
   251/287: $0\basesoc_sdram_baddress_storage[1:0]
   252/287: $0\basesoc_sdram_address_storage[10:0]
   253/287: $0\basesoc_scratch_storage[31:0]
   254/287: $0\basesoc_rx_data[7:0]
   255/287: $0\basesoc_rx_count[3:0]
   256/287: $0\basesoc_reset_storage[1:0]
   257/287: $0\basesoc_mmap_storage[7:0]
   258/287: $0\basesoc_mmap_count[8:0]
   259/287: $0\basesoc_mmap_byte_count[1:0]
   260/287: $0\basesoc_mmap_burst_cs[0:0]
   261/287: $0\basesoc_mmap_burst_adr[29:0]
   262/287: $0\basesoc_master_tx_fifo_pipe_valid_source_valid[0:0]
   263/287: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_width[3:0]
   264/287: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_mask[7:0]
   265/287: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_len[5:0]
   266/287: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_data[31:0]
   267/287: $0\basesoc_master_tx_fifo_pipe_valid_source_last[0:0]
   268/287: $0\basesoc_master_tx_fifo_pipe_valid_source_first[0:0]
   269/287: $0\basesoc_master_rx_fifo_pipe_valid_source_valid[0:0]
   270/287: $0\basesoc_master_rx_fifo_pipe_valid_source_payload_data[31:0]
   271/287: $0\basesoc_master_rx_fifo_pipe_valid_source_last[0:0]
   272/287: $0\basesoc_master_rx_fifo_pipe_valid_source_first[0:0]
   273/287: $0\basesoc_master_phyconfig_storage[23:0]
   274/287: $0\basesoc_master_cs_storage[0:0]
   275/287: $0\basesoc_interface1_we[0:0]
   276/287: $0\basesoc_interface1_re[0:0]
   277/287: $0\basesoc_interface1_dat_w[31:0]
   278/287: $0\basesoc_interface1_adr[13:0]
   279/287: $0\basesoc_grant[0:0]
   280/287: $0\basesoc_bus_errors[31:0]
   281/287: $0\az_storage[15:0]
   282/287: $0\ay_storage[15:0]
   283/287: $0\ax_storage[15:0]
   284/287: $0\_w_storage[2:0]
   285/287: $0\spi_mosi[0:0]
   286/287: $0\spi_clk[0:0]
   287/287: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5892$1242'.
     1/1: $0\sync_f_self[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5875$1235'.
     1/1: $0\sync_rhs_self6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5858$1228'.
     1/1: $0\sync_rhs_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5841$1221'.
     1/1: $0\sync_rhs_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5824$1214'.
     1/1: $0\sync_rhs_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5807$1207'.
     1/1: $0\sync_rhs_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206'.
     1/1: $0\sync_rhs_self1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5773$1205'.
     1/1: $0\sync_rhs_self0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5765$1191'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5757$1190'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5741$1175'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5733$1174'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5717$1159'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5709$1158'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5693$1143'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5685$1142'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5660$1140'.
     1/1: $0\comb_t_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5643$1139'.
     1/1: $0\comb_t_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5626$1138'.
     1/1: $0\comb_t_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5609$1137'.
     1/1: $0\comb_rhs_self19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5592$1136'.
     1/1: $0\comb_rhs_self18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5575$1135'.
     1/1: $0\comb_rhs_self17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5558$1134'.
     1/1: $0\comb_rhs_self16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133'.
     1/1: $0\comb_rhs_self15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5524$1132'.
     1/1: $0\comb_rhs_self14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5507$1131'.
     1/1: $0\comb_t_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5490$1130'.
     1/1: $0\comb_t_self1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5473$1129'.
     1/1: $0\comb_t_self0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5456$1128'.
     1/1: $0\comb_rhs_self13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5439$1127'.
     1/1: $0\comb_rhs_self12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5422$1126'.
     1/1: $0\comb_rhs_self11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5405$1125'.
     1/1: $0\comb_rhs_self10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124'.
     1/1: $0\comb_rhs_self9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5371$1123'.
     1/1: $0\comb_rhs_self8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5360$1122'.
     1/1: $0\comb_rhs_self7[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5349$1121'.
     1/1: $0\comb_rhs_self6[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5338$1120'.
     1/1: $0\comb_rhs_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5327$1119'.
     1/1: $0\comb_rhs_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5316$1118'.
     1/1: $0\comb_rhs_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5305$1117'.
     1/1: $0\comb_rhs_self2[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116'.
     1/1: $0\comb_rhs_self1[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115'.
     1/1: $0\comb_rhs_self0[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5219$1104'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5212$1103'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5200$1100'.
     1/2: $0\csr_bankarray_csrbank9_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5191$1097'.
     1/2: $0\csr_bankarray_csrbank9_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_txempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5182$1094'.
     1/2: $0\csr_bankarray_csrbank9_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5173$1091'.
     1/2: $0\csr_bankarray_csrbank9_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5164$1088'.
     1/2: $0\csr_bankarray_csrbank9_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5155$1085'.
     1/2: $0\csr_bankarray_csrbank9_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_rxempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5146$1082'.
     1/2: $0\csr_bankarray_csrbank9_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_txfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5137$1079'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5113$1075'.
     1/2: $0\csr_bankarray_csrbank8_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5104$1072'.
     1/2: $0\csr_bankarray_csrbank8_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5095$1069'.
     1/2: $0\csr_bankarray_csrbank8_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5086$1066'.
     1/2: $0\csr_bankarray_csrbank8_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_value_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5077$1063'.
     1/2: $0\csr_bankarray_csrbank8_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_update_value0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5068$1060'.
     1/2: $0\csr_bankarray_csrbank8_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5059$1057'.
     1/2: $0\csr_bankarray_csrbank8_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_reload0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5050$1054'.
     1/2: $0\csr_bankarray_csrbank8_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5041$1052'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5026$1049'.
     1/2: $0\csr_bankarray_csrbank7_master_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_master_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5017$1046'.
     1/2: $0\basesoc_master_rxtx_we[0:0]
     2/2: $0\basesoc_master_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5008$1043'.
     1/2: $0\csr_bankarray_csrbank7_master_phyconfig0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_master_phyconfig0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4999$1040'.
     1/2: $0\csr_bankarray_csrbank7_master_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_master_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4990$1037'.
     1/2: $0\csr_bankarray_csrbank7_mmap_dummy_bits0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_mmap_dummy_bits0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4981$1034'.
     1/2: $0\csr_bankarray_csrbank7_phy_clk_divisor0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_phy_clk_divisor0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4964$1032'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4956$1031'.
     1/1: $0\spi_start1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4948$1028'.
     1/2: $0\csr_bankarray_csrbank6_loopback0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_loopback0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4939$1025'.
     1/2: $0\csr_bankarray_csrbank6_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4930$1022'.
     1/2: $0\csr_bankarray_csrbank6_miso_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_miso_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4921$1019'.
     1/2: $0\csr_bankarray_csrbank6_mosi0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_mosi0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4912$1016'.
     1/2: $0\csr_bankarray_csrbank6_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4903$1013'.
     1/2: $0\csr_bankarray_csrbank6_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4874$1009'.
     1/2: $0\csr_bankarray_csrbank5_dfii_pi0_rddata_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4865$1006'.
     1/2: $0\csr_bankarray_csrbank5_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4856$1003'.
     1/2: $0\csr_bankarray_csrbank5_dfii_pi0_baddress0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4847$1000'.
     1/2: $0\csr_bankarray_csrbank5_dfii_pi0_address0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_dfii_pi0_address0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4838$997'.
     1/2: $0\basesoc_sdram_command_issue_we[0:0]
     2/2: $0\basesoc_sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4829$994'.
     1/2: $0\csr_bankarray_csrbank5_dfii_pi0_command0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4820$991'.
     1/2: $0\csr_bankarray_csrbank5_dfii_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_dfii_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4809$987'.
     1/2: $0\csr_bankarray_csrbank4_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4798$983'.
     1/2: $0\csr_bankarray_csrbank3_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4773$977'.
     1/2: $0\csr_bankarray_csrbank2_r_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_r_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4764$974'.
     1/2: $0\csr_bankarray_csrbank2_w0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_w0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4746$970'.
     1/2: $0\csr_bankarray_csrbank1_mag_valid_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_mag_valid_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4737$967'.
     1/2: $0\csr_bankarray_csrbank1_mag_sq_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_mag_sq_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4728$964'.
     1/2: $0\csr_bankarray_csrbank1_data_valid0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_data_valid0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4719$961'.
     1/2: $0\csr_bankarray_csrbank1_az0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_az0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4710$958'.
     1/2: $0\csr_bankarray_csrbank1_ay0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_ay0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4701$955'.
     1/2: $0\csr_bankarray_csrbank1_ax0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_ax0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4688$953'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4680$950'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4671$947'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4662$944'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
     1/11: $0\basesoc_wishbone2csr_next_state[1:0]
     2/11: $0\basesoc_interface1_we_wishbone2csr_next_value_ce3[0:0]
     3/11: $0\basesoc_interface1_we_wishbone2csr_next_value3[0:0]
     4/11: $0\basesoc_interface1_re_wishbone2csr_next_value_ce2[0:0]
     5/11: $0\basesoc_interface1_re_wishbone2csr_next_value2[0:0]
     6/11: $0\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0[0:0]
     7/11: $0\basesoc_interface1_dat_w_wishbone2csr_next_value0[31:0]
     8/11: $0\basesoc_interface1_adr_wishbone2csr_next_value_ce1[0:0]
     9/11: $0\basesoc_interface1_adr_wishbone2csr_next_value1[13:0]
    10/11: $0\basesoc_interface0_dat_r[31:0]
    11/11: $0\basesoc_interface0_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
     1/9: $0\basesoc_spimaster_next_state[1:0]
     2/9: $0\spi_xfer_enable[0:0]
     3/9: $0\spi_mosi_latch[0:0]
     4/9: $0\spi_miso_latch[0:0]
     5/9: $0\spi_irq[0:0]
     6/9: $0\spi_done0[0:0]
     7/9: $0\spi_count_spimaster_next_value_ce[0:0]
     8/9: $0\spi_count_spimaster_next_value[2:0]
     9/9: $0\spi_clk_enable[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912'.
     1/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\basesoc_fsm_next_state[1:0]
     4/7: $0\basesoc_wishbone_bridge_is_ongoing[0:0]
     5/7: $0\basesoc_wishbone_bridge_cmd_valid[0:0]
     6/7: $0\basesoc_interface_dat_r[127:0]
     7/7: $0\basesoc_interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907'.
     1/1: $0\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
     1/11: $0\basesoc_litedramnativeportconverter_next_state[0:0]
     2/11: $0\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2[0:0]
     3/11: $0\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2[0:0]
     4/11: $0\basesoc_wishbone_bridge_cmd_ready[0:0]
     5/11: $0\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0[0:0]
     6/11: $0\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1:0]
     7/11: $0\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1[0:0]
     8/11: $0\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18:0]
     9/11: $0\basesoc_port_cmd_valid[0:0]
    10/11: $0\basesoc_port_cmd_payload_we[0:0]
    11/11: $0\basesoc_port_cmd_payload_addr[20:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4368$894'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
     1/10: $0\basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\basesoc_write_from_slave[0:0]
     3/10: $0\basesoc_word_inc[0:0]
     4/10: $0\basesoc_word_clr[0:0]
     5/10: $0\basesoc_wb_sdram_ack[0:0]
     6/10: $0\basesoc_tag_port_we[0:0]
     7/10: $0\basesoc_tag_di_dirty[0:0]
     8/10: $0\basesoc_interface_we[0:0]
     9/10: $0\basesoc_interface_stb[0:0]
    10/10: $0\basesoc_interface_cyc[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887'.
     1/1: $0\basesoc_wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875'.
     1/2: $0\basesoc_data_port_dat_w[127:0]
     2/2: $0\basesoc_data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874'.
     1/2: $0\basesoc_sdram_interface_wdata_we[3:0]
     2/2: $0\basesoc_sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
     1/8: $0\basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\basesoc_sdram_steerer_sel[1:0]
     3/8: $0\basesoc_sdram_en1[0:0]
     4/8: $0\basesoc_sdram_en0[0:0]
     5/8: $0\basesoc_sdram_cmd_ready[0:0]
     6/8: $0\basesoc_sdram_choose_req_want_writes[0:0]
     7/8: $0\basesoc_sdram_choose_req_want_reads[0:0]
     8/8: $0\basesoc_sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4120$718'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4111$711'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4102$704'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4093$697'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4087$696'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4081$695'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4075$694'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4061$641'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4054$638'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4048$637'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4042$636'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4028$583'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
     1/14: $0\basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine3_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine3_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3893$531'.
     1/1: $0\basesoc_sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3871$527'.
     1/1: $0\basesoc_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
     1/14: $0\basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine2_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine2_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3730$501'.
     1/1: $0\basesoc_sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3708$497'.
     1/1: $0\basesoc_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
     1/14: $0\basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine1_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine1_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3567$471'.
     1/1: $0\basesoc_sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3545$467'.
     1/1: $0\basesoc_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
     1/14: $0\basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine0_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine0_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3404$441'.
     1/1: $0\basesoc_sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3382$437'.
     1/1: $0\basesoc_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424'.
     1/4: $0\basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\basesoc_sdram_sequencer_start0[0:0]
     3/4: $0\basesoc_sdram_cmd_valid[0:0]
     4/4: $0\basesoc_sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411'.
     1/4: $0\basesoc_sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\basesoc_sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\basesoc_sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\basesoc_sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
     1/20: $0\basesoc_sdram_master_p0_rddata_en[0:0]
     2/20: $0\basesoc_sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\basesoc_sdram_master_p0_wrdata_en[0:0]
     4/20: $0\basesoc_sdram_master_p0_wrdata[31:0]
     5/20: $0\basesoc_sdram_master_p0_act_n[0:0]
     6/20: $0\basesoc_sdram_master_p0_reset_n[0:0]
     7/20: $0\basesoc_sdram_master_p0_odt[0:0]
     8/20: $0\basesoc_sdram_master_p0_cke[0:0]
     9/20: $0\basesoc_sdram_master_p0_we_n[0:0]
    10/20: $0\basesoc_sdram_master_p0_ras_n[0:0]
    11/20: $0\basesoc_sdram_master_p0_cs_n[0:0]
    12/20: $0\basesoc_sdram_master_p0_cas_n[0:0]
    13/20: $0\basesoc_sdram_master_p0_bank[1:0]
    14/20: $0\basesoc_sdram_master_p0_address[10:0]
    15/20: $0\basesoc_sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\basesoc_sdram_slave_p0_rddata[31:0]
    17/20: $0\basesoc_sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\basesoc_sdram_ext_dfi_p0_rddata[31:0]
    19/20: $0\basesoc_sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\basesoc_sdram_csr_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
     1/13: $0\basesoc_litespiphy_next_state[1:0]
     2/13: $0\basesoc_spiflash_phy_sr_out_shift[0:0]
     3/13: $0\basesoc_spiflash_phy_sr_out_load[0:0]
     4/13: $0\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0[0:0]
     5/13: $0\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0[5:0]
     6/13: $0\basesoc_spiflash_phy_sr_in_shift[0:0]
     7/13: $0\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1[0:0]
     8/13: $0\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1[5:0]
     9/13: $0\basesoc_spiflash_phy_source_valid[0:0]
    10/13: $0\basesoc_spiflash_phy_sink_ready[0:0]
    11/13: $0\basesoc_spiflash_phy_en[0:0]
    12/13: $0\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2[0:0]
    13/13: $0\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3045$389'.
     1/1: $0\basesoc_spiflash_phy_dq_o[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
     1/17: $0\basesoc_mmap_request[0:0]
     2/17: $0\basesoc_litespimmap_next_state[3:0]
     3/17: $0\basesoc_mmap_wait[0:0]
     4/17: $0\basesoc_mmap_source_valid[0:0]
     5/17: $0\basesoc_mmap_source_payload_width[3:0]
     6/17: $0\basesoc_mmap_source_payload_mask[7:0]
     7/17: $0\basesoc_mmap_source_payload_len[5:0]
     8/17: $0\basesoc_mmap_source_payload_data[31:0]
     9/17: $0\basesoc_mmap_sink_ready[0:0]
    10/17: $0\basesoc_mmap_byte_count_litespimmap_next_value_ce1[0:0]
    11/17: $0\basesoc_mmap_byte_count_litespimmap_next_value1[1:0]
    12/17: $0\basesoc_mmap_bus_dat_r[31:0]
    13/17: $0\basesoc_mmap_bus_ack[0:0]
    14/17: $0\basesoc_mmap_burst_cs_litespimmap_next_value_ce0[0:0]
    15/17: $0\basesoc_mmap_burst_cs_litespimmap_next_value0[0:0]
    16/17: $0\basesoc_mmap_burst_adr_litespimmap_next_value_ce2[0:0]
    17/17: $0\basesoc_mmap_burst_adr_litespimmap_next_value2[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2862$373'.
     1/1: $0\basesoc_mmap_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
     1/9: $0\basesoc_rx_demux_sink_ready[0:0]
     2/9: $0\basesoc_rx_demux_endpoint1_source_valid[0:0]
     3/9: $0\basesoc_rx_demux_endpoint1_source_payload_data[31:0]
     4/9: $0\basesoc_rx_demux_endpoint1_source_last[0:0]
     5/9: $0\basesoc_rx_demux_endpoint1_source_first[0:0]
     6/9: $0\basesoc_rx_demux_endpoint0_source_valid[0:0]
     7/9: $0\basesoc_rx_demux_endpoint0_source_payload_data[31:0]
     8/9: $0\basesoc_rx_demux_endpoint0_source_last[0:0]
     9/9: $0\basesoc_rx_demux_endpoint0_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
     1/9: $0\basesoc_tx_mux_source_payload_mask[7:0]
     2/9: $0\basesoc_tx_mux_source_payload_width[3:0]
     3/9: $0\basesoc_tx_mux_source_payload_len[5:0]
     4/9: $0\basesoc_tx_mux_source_payload_data[31:0]
     5/9: $0\basesoc_tx_mux_source_last[0:0]
     6/9: $0\basesoc_tx_mux_source_first[0:0]
     7/9: $0\basesoc_tx_mux_source_valid[0:0]
     8/9: $0\basesoc_tx_mux_endpoint1_sink_ready[0:0]
     9/9: $0\basesoc_tx_mux_endpoint0_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2790$370'.
     1/1: $0\basesoc_crossbar_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2671$365'.
     1/1: $0\leds_leds[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2662$361'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2643$353'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2613$342'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_source_valid[0:0]
     3/8: $0\basesoc_rx_source_payload_data[7:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_tx_sink_ready[0:0]
     3/9: $0\basesoc_tx_enable[0:0]
     4/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2512$323'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2504$321'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2462$304'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289'.
     1/3: $0\socbushandler_shared_dat_r[31:0]
     2/3: $0\socbushandler_shared_ack[0:0]
     3/3: $0\socbushandler_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2396$271'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2343$255'.
     1/1: $0\crg_rst[0:0]

5.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3645'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3634'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3633'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3632'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3631'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3580'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3577'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3571'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3550'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3546'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3542'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3539'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3527'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3524'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3511'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3504'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3500'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3486'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3464'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3461'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3458'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3457'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3456'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3455'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3454'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3453'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3450'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3447'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3446'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3445'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3444'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3443'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3442'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3441'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3440'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3433'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3432'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3397'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3305'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3304'.
No latch inferred for signal `\VexRiscv.\when_CsrPlugin_l1719' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3297'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_9' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3268'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_8' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3267'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_7' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3266'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_6' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3265'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3264'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3263'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3262'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3261'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3260'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3114'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3094'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3091'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3090'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3085'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3084'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3076'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3068'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3065'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3059'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3058'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3057'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3056'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$3042'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$3041'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$3040'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$3039'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$3035'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$3013'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$3012'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$3011'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$3010'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$3004'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2998'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2997'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2994'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2993'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2992'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_6' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2989'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_5' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2988'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2987'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2986'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2985'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2981'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2954'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2953'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2952'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2949'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2945'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2944'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2943'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2942'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2941'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2940'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2936'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2935'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2934'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2932'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2911'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2910'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2907'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2904'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2900'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2899'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2898'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2895'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2892'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2882'.
No latch inferred for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2877'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2853'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2852'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2849'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2848'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2836'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2832'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2831'.
No latch inferred for signal `\VexRiscv.\_zz_6' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2829'.
No latch inferred for signal `\VexRiscv.\_zz_5' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2828'.
No latch inferred for signal `\VexRiscv.\_zz_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2827'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2822'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2821'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2820'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2809'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_2_halt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2795'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2791'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2787'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2786'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2780'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2778'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2774'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2771'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2764'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2763'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_csrMapping_allowCsrSignal' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2762'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2761'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2760'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2759'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2758'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2757'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2756'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2755'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2754'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2753'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2752'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2751'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2750'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2749'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2748'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2747'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2746'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2745'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2744'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2743'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2742'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2741'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2740'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2739'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2738'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2727'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2725'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2724'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2723'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2722'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2721'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2701'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2700'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2699'.
No latch inferred for signal `\colorlight_i5.\spi_clk_divider0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2281$2466'.
No latch inferred for signal `\colorlight_i5.\crg_stdby' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1864$2340'.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1812$2296'.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1811$2295'.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_err' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1721$2267'.
No latch inferred for signal `\colorlight_i5.\basesoc_vexriscv' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1713$2264'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1675$2260'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1674$2259'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1673$2258'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1616$2245'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1492$2179'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1491$2178'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_en_int' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1476$2174'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1440$2151'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1434$2146'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1433$2145'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_nop_ba' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1398$2133'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_nop_a' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1397$2132'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1346$2115'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1345$2114'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1344$2113'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1343$2112'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1342$2111'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1341$2110'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1339$2108'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1337$2106'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1336$2105'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1335$2104'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1334$2103'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1333$2102'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1332$2101'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1331$2100'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1330$2099'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1312$2088'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1288$2081'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1284$2077'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1277$2071'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1276$2070'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1252$2056'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1251$2055'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1250$2054'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1249$2053'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1244$2050'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1192$2039'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1191$2038'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1177$2030'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1096$2003'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1095$2002'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1081$1994'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1000$1967'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:999$1966'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:985$1958'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:904$1931'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:903$1930'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:889$1922'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:839$1893'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:838$1892'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:797$1866'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:789$1864'.
No latch inferred for signal `\colorlight_i5.\basesoc_port_rdata_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:778$1863'.
No latch inferred for signal `\colorlight_i5.\basesoc_port_rdata_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:777$1862'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:710$1851'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:709$1850'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_dummy' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:701$1846'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_err' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:691$1840'.
No latch inferred for signal `\colorlight_i5.\basesoc_master_tx_fifo_sink_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:661$1830'.
No latch inferred for signal `\colorlight_i5.\basesoc_master_tx_fifo_sink_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:660$1829'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:568$1794'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:567$1793'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:566$1792'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:565$1791'.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_err' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:531$1764'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:467$1751'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:458$1749'.
No latch inferred for signal `\colorlight_i5.\sync_f_self' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5892$1242'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5892$1242`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self6' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5875$1235'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self6` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5875$1235`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self5' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5858$1228'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self5` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5858$1228`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self4' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5841$1221'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self4` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5841$1221`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5824$1214'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self3` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5824$1214`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5807$1207'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5807$1207`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5773$1205'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5773$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5773$1205`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self31' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5765$1191'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self31` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5765$1191`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self30' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5757$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self30` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5757$1190`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self29' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self28' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5741$1175'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self28` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5741$1175`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self27' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5733$1174'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self27` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5733$1174`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self26' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self25' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5717$1159'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self25` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5717$1159`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self24' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5709$1158'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self24` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5709$1158`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self23' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self22' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5693$1143'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self22` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5693$1143`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self21' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5685$1142'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self21` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5685$1142`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self20' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141`.
No latch inferred for signal `\colorlight_i5.\comb_t_self5' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5660$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self5` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5660$1140`.
No latch inferred for signal `\colorlight_i5.\comb_t_self4' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5643$1139'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self4` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5643$1139`.
No latch inferred for signal `\colorlight_i5.\comb_t_self3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5626$1138'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self3` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5626$1138`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self19' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5609$1137'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self19` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5609$1137`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self18' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5592$1136'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self18` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5592$1136`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self17' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5575$1135'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self17` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5575$1135`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self16' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5558$1134'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self16 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5558$1134`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self16 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5558$1134`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self15' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self14' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5524$1132'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self14` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5524$1132`.
No latch inferred for signal `\colorlight_i5.\comb_t_self2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5507$1131'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5507$1131`.
No latch inferred for signal `\colorlight_i5.\comb_t_self1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5490$1130'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5490$1130`.
No latch inferred for signal `\colorlight_i5.\comb_t_self0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5473$1129'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5473$1129`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self13' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5456$1128'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self13` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5456$1128`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self12' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5439$1127'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self12` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5439$1127`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self11' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5422$1126'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self11` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5422$1126`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self10' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5405$1125'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self10 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5405$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self10 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5405$1125`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self9' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self8' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5371$1123'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self8` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5371$1123`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self7' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5360$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self7 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5360$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self7 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5360$1122`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self6' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5349$1121'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5349$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5349$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5349$1121`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self5' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5338$1120'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self5` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5338$1120`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self4' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5327$1119'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self4` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5327$1119`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5316$1118'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self3` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5316$1118`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5305$1117'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5305$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5305$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5305$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5305$1117`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5219$1104'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5219$1104`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5219$1104`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5212$1103'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5212$1103`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5212$1103`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_rxfull_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5200$1100'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_rxfull_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5200$1100`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_rxfull_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5200$1100'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_rxfull_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5200$1100`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_txempty_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5191$1097'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_txempty_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5191$1097`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_txempty_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5191$1097'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_txempty_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5191$1097`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_enable0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5182$1094'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_enable0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5182$1094`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_enable0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5182$1094'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_enable0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5182$1094`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_pending_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5173$1091'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_pending_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5173$1091`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_pending_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5173$1091'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_pending_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5173$1091`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_status_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5164$1088'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_status_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5164$1088`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_status_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5164$1088'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_status_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5164$1088`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_rxempty_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5155$1085'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_rxempty_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5155$1085`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_rxempty_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5155$1085'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_rxempty_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5155$1085`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_txfull_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5146$1082'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_txfull_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5146$1082`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_txfull_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5146$1082'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_txfull_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5146$1082`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5137$1079'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5137$1079`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5137$1079'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5137$1079`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_enable0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5113$1075'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_enable0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5113$1075`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_enable0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5113$1075'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_enable0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5113$1075`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_pending_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5104$1072'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_pending_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5104$1072`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_pending_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5104$1072'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_pending_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5104$1072`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_status_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5095$1069'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_status_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5095$1069`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_status_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5095$1069'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_status_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5095$1069`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_value_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5086$1066'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_value_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5086$1066`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_value_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5086$1066'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_value_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5086$1066`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_update_value0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5077$1063'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_update_value0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5077$1063`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_update_value0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5077$1063'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_update_value0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5077$1063`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_en0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5068$1060'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_en0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5068$1060`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_en0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5068$1060'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_en0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5068$1060`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_reload0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5059$1057'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_reload0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5059$1057`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_reload0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5059$1057'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_reload0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5059$1057`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_load0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5050$1054'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_load0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5050$1054`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_load0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5050$1054'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_load0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5050$1054`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_status_status' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5041$1052'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_status_status [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5041$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_status_status [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5041$1052`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_master_status_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5026$1049'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_master_status_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5026$1049`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_master_status_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5026$1049'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_master_status_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5026$1049`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_rxtx_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5017$1046'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_rxtx_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5017$1046`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_rxtx_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5017$1046'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_rxtx_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5017$1046`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_master_phyconfig0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5008$1043'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_master_phyconfig0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5008$1043`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_master_phyconfig0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5008$1043'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_master_phyconfig0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5008$1043`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_master_cs0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4999$1040'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_master_cs0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4999$1040`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_master_cs0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4999$1040'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_master_cs0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4999$1040`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_mmap_dummy_bits0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4990$1037'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_mmap_dummy_bits0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4990$1037`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_mmap_dummy_bits0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4990$1037'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_mmap_dummy_bits0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4990$1037`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_phy_clk_divisor0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4981$1034'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_phy_clk_divisor0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4981$1034`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_phy_clk_divisor0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4981$1034'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_phy_clk_divisor0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4981$1034`.
No latch inferred for signal `\colorlight_i5.\spi_status_status' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4964$1032'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_status_status [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4964$1032`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_status_status [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4964$1032`.
No latch inferred for signal `\colorlight_i5.\spi_start1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4956$1031'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_start1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4956$1031`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_loopback0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4948$1028'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_loopback0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4948$1028`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_loopback0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4948$1028'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_loopback0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4948$1028`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_cs0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4939$1025'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_cs0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4939$1025`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_cs0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4939$1025'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_cs0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4939$1025`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_miso_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4930$1022'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_miso_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4930$1022`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_miso_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4930$1022'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_miso_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4930$1022`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_mosi0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4921$1019'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_mosi0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4921$1019`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_mosi0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4921$1019'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_mosi0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4921$1019`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_status_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4912$1016'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_status_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4912$1016`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_status_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4912$1016'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_status_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4912$1016`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_control0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4903$1013'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_control0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4903$1013`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_control0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4903$1013'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_control0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4903$1013`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4874$1009'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4874$1009`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4874$1009'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4874$1009`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4865$1006'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4865$1006`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4865$1006'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4865$1006`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4856$1003'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4856$1003`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4856$1003'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4856$1003`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4847$1000'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4847$1000`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4847$1000'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4847$1000`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4838$997'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4838$997`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4838$997'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4838$997`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4829$994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4829$994`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4829$994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4829$994`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_control0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4820$991'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_control0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4820$991`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_control0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4820$991'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_dfii_control0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4820$991`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_out0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4809$987'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_out0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4809$987`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_out0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4809$987'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_out0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4809$987`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_out0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4798$983'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_out0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4798$983`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_out0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4798$983'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_out0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4798$983`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_r_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4773$977'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_r_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4773$977`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_r_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4773$977'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_r_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4773$977`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_w0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4764$974'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_w0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4764$974`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_w0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4764$974'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_w0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4764$974`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_mag_valid_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4746$970'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_mag_valid_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4746$970`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_mag_valid_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4746$970'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_mag_valid_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4746$970`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_mag_sq_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4737$967'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_mag_sq_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4737$967`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_mag_sq_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4737$967'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_mag_sq_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4737$967`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_data_valid0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4728$964'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_data_valid0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4728$964`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_data_valid0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4728$964'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_data_valid0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4728$964`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_az0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4719$961'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_az0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4719$961`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_az0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4719$961'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_az0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4719$961`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_ay0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4710$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_ay0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4710$958`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_ay0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4710$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_ay0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4710$958`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_ax0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4701$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_ax0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4701$955`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_ax0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4701$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_ax0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4701$955`.
No latch inferred for signal `\colorlight_i5.\basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4688$953'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4688$953`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4680$950'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4680$950`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4680$950'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4680$950`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4671$947'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4671$947`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4671$947'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4671$947`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4662$944'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4662$944`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4662$944'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4662$944`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_ack' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_ack` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value_ce2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value_ce2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value3` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value_ce3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value_ce3` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_spimaster_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spimaster_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spimaster_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
No latch inferred for signal `\colorlight_i5.\spi_clk_enable' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_clk_enable` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
No latch inferred for signal `\colorlight_i5.\spi_count_spimaster_next_value' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
No latch inferred for signal `\colorlight_i5.\spi_count_spimaster_next_value_ce' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value_ce` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
No latch inferred for signal `\colorlight_i5.\spi_done0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_done0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
No latch inferred for signal `\colorlight_i5.\spi_irq' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_irq` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
No latch inferred for signal `\colorlight_i5.\spi_miso_latch' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_miso_latch` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
No latch inferred for signal `\colorlight_i5.\spi_mosi_latch' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_mosi_latch` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
No latch inferred for signal `\colorlight_i5.\spi_xfer_enable' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_xfer_enable` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932`.
No latch inferred for signal `\colorlight_i5.\basesoc_fsm_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_ack' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_ack` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4368$894'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4368$894`.
No latch inferred for signal `\colorlight_i5.\basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_cyc' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_cyc` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_stb' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_stb` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_tag_di_dirty' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tag_di_dirty` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_tag_port_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tag_port_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_ack' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_ack` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_word_clr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_word_clr` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_word_inc' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_word_inc` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_write_from_slave' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_write_from_slave` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887`.
No latch inferred for signal `\colorlight_i5.\basesoc_data_port_dat_w' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_data_port_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_en0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_en0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_en1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_en1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4120$718'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4120$718`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4111$711'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4111$711`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4102$704'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4102$704`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4093$697'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4093$697`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4087$696'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4087$696`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4081$695'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4081$695`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4075$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4075$694`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4061$641'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4061$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4061$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4061$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4061$641`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4054$638'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4054$638`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4048$637'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4048$637`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4042$636'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4042$636`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4028$583'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4028$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4028$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4028$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4028$583`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3893$531'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3893$531`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3893$531`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3893$531`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3871$527'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3871$527`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3730$501'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3730$501`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3730$501`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3730$501`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3708$497'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3708$497`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3567$471'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3567$471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3567$471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3567$471`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3545$467'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3545$467`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3404$441'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3404$441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3404$441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3404$441`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3382$437'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3382$437`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_last` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespiphy_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_en' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_en` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_shift' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_shift` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_load' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_load` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_shift' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_shift` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_o' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3045$389'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_o` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3045$389`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespimmap_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value_ce2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value_ce2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_ack' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_ack` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_request' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_request` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_len' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_mask' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_width' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_wait' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_wait` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_cs' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2862$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_cs` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2862$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_first` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_last` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_len' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_width' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_crossbar_cs' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2790$370'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_crossbar_cs` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2790$370`.
No latch inferred for signal `\colorlight_i5.\leds_leds' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2671$365'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\leds_leds` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2671$365`.
No latch inferred for signal `\colorlight_i5.\basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2662$361'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2662$361`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2643$353'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2643$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2643$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2643$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2643$353`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2613$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2613$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2613$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2613$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2613$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2512$323'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2512$323`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2504$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2504$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2462$304'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2462$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2462$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2462$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2462$304`.
No latch inferred for signal `\colorlight_i5.\socbushandler_error' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_error` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_ack' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_ack` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_master' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2396$271'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2396$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2396$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2396$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2396$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2396$271`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261`.
No latch inferred for signal `\colorlight_i5.\basesoc_interrupt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256`.
No latch inferred for signal `\colorlight_i5.\crg_rst' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2343$255'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\crg_rst` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2343$255`.

5.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9851' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9852' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9853' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9854' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9855' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9856' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isPaging' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9857' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9858' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9859' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9860' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9861' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9862' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_bypassTranslation' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9863' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9864' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
  created $dff cell `$procdff$9865' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3674'.
  created $dff cell `$procdff$9866' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3674'.
  created $dff cell `$procdff$9867' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3674'.
  created $dff cell `$procdff$9868' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3674'.
  created $dff cell `$procdff$9869' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3674'.
  created $dff cell `$procdff$9870' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_ways_0_tags_port1' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3629'.
  created $dff cell `$procdff$9871' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_ADDR' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3622'.
  created $dff cell `$procdff$9872' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_DATA' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3622'.
  created $dff cell `$procdff$9873' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3622'.
  created $dff cell `$procdff$9874' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3620'.
  created $dff cell `$procdff$9875' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_ADDR' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3613'.
  created $dff cell `$procdff$9876' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_DATA' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3613'.
  created $dff cell `$procdff$9877' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3613'.
  created $dff cell `$procdff$9878' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
  created $dff cell `$procdff$9879' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
  created $dff cell `$procdff$9880' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
  created $dff cell `$procdff$9881' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
  created $dff cell `$procdff$9882' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
  created $dff cell `$procdff$9883' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
  created $dff cell `$procdff$9884' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
  created $dff cell `$procdff$9885' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
  created $dff cell `$procdff$9886' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
  created $dff cell `$procdff$9887' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9888' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9889' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9890' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9891' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9892' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9893' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9894' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9895' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9896' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9897' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9898' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9899' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9900' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9901' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9902' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9903' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9904' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9905' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9906' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9907' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9908' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9909' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9910' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9911' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9912' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9913' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9914' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9915' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9916' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9917' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9918' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9919' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9920' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
  created $dff cell `$procdff$9921' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_ADDR' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9922' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_DATA' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9923' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9924' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_ADDR' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9925' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_DATA' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9926' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9927' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_ADDR' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9928' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_DATA' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9929' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9930' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_ADDR' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9931' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_DATA' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9932' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
  created $dff cell `$procdff$9933' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3398'.
  created $dff cell `$procdff$9934' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3398'.
  created $dff cell `$procdff$9935' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3398'.
  created $dff cell `$procdff$9936' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3398'.
  created $dff cell `$procdff$9937' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_ADDR' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3390'.
  created $dff cell `$procdff$9938' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_DATA' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3390'.
  created $dff cell `$procdff$9939' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3390'.
  created $dff cell `$procdff$9940' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_tags_port0' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3388'.
  created $dff cell `$procdff$9941' with positive edge clock.
Creating register for signal `\fall_detect_mag_sq.\mag_sq' using process `\fall_detect_mag_sq.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:16$3373'.
  created $adff cell `$procdff$9946' with positive edge clock and positive level reset.
Creating register for signal `\fall_detect_mag_sq.\mag_valid' using process `\fall_detect_mag_sq.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:16$3373'.
  created $adff cell `$procdff$9951' with positive edge clock and positive level reset.
Creating register for signal `\fall_detect_mag_sq.\ax_s' using process `\fall_detect_mag_sq.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:16$3373'.
  created $adff cell `$procdff$9956' with positive edge clock and positive level reset.
Creating register for signal `\fall_detect_mag_sq.\ay_s' using process `\fall_detect_mag_sq.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:16$3373'.
  created $adff cell `$procdff$9961' with positive edge clock and positive level reset.
Creating register for signal `\fall_detect_mag_sq.\az_s' using process `\fall_detect_mag_sq.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:16$3373'.
  created $adff cell `$procdff$9966' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9967' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9968' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9969' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_wr' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9970' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_uncached' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9971' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_address' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9972' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_data' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9973' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_mask' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9974' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_size' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9975' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_last' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9976' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9977' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9978' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9979' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9980' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9981' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9982' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9983' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9984' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9985' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9986' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9987' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9988' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9989' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9990' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9991' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9992' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9993' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9994' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9995' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9996' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9997' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9998' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$9999' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10000' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10001' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10002' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10003' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10004' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10005' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10006' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10007' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10008' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10009' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10010' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10011' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10012' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10013' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10014' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10015' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10016' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10017' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10018' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10019' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10020' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10021' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10022' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10023' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10024' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10025' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10026' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10027' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10028' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10029' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10030' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10031' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10032' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10033' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10034' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10035' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10036' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10037' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10038' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10039' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10040' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10041' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10042' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10043' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10044' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10045' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10046' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10047' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10048' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10049' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10050' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10051' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10052' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10053' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10054' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10055' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10056' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10057' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10058' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10059' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10060' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10061' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10062' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10063' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10064' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10065' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10066' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3264' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10067' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10068' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10069' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10070' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_773' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10071' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10072' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10073' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10074' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3008' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10075' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_4032' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10076' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10077' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
  created $dff cell `$procdff$10078' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10079' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10080' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10081' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10082' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10083' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10084' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10085' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10086' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10087' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10088' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10089' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10090' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10091' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10092' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10093' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rValidN' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10094' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10095' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10096' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_10' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10097' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10098' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10099' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10100' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10101' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10102' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10103' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10104' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10105' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10106' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10107' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10108' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10109' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10110' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10111' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10112' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10113' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10114' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10115' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10116' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10117' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10118' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBusWishbone_ADR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10119' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBus_rsp_valid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10120' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBusWishbone_ADR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10121' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_rsp_valid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
  created $dff cell `$procdff$10122' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_ADDR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2692'.
  created $dff cell `$procdff$10123' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_DATA' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2692'.
  created $dff cell `$procdff$10124' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2692'.
  created $dff cell `$procdff$10125' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2690'.
  created $dff cell `$procdff$10126' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2688'.
  created $dff cell `$procdff$10127' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7918$1688'.
  created $dff cell `$procdff$10128' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7918$1688'.
  created $dff cell `$procdff$10129' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7918$1688'.
  created $dff cell `$procdff$10130' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7918$1688'.
  created $dff cell `$procdff$10131' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7904$1680'.
  created $dff cell `$procdff$10132' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7904$1680'.
  created $dff cell `$procdff$10133' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7904$1680'.
  created $dff cell `$procdff$10134' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7904$1680'.
  created $dff cell `$procdff$10135' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7890$1672'.
  created $dff cell `$procdff$10136' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7890$1672'.
  created $dff cell `$procdff$10137' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7890$1672'.
  created $dff cell `$procdff$10138' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7890$1672'.
  created $dff cell `$procdff$10139' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7876$1664'.
  created $dff cell `$procdff$10140' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7876$1664'.
  created $dff cell `$procdff$10141' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7876$1664'.
  created $dff cell `$procdff$10142' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7876$1664'.
  created $dff cell `$procdff$10143' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7862$1656'.
  created $dff cell `$procdff$10144' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7862$1656'.
  created $dff cell `$procdff$10145' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7862$1656'.
  created $dff cell `$procdff$10146' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7862$1656'.
  created $dff cell `$procdff$10147' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7848$1648'.
  created $dff cell `$procdff$10148' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7848$1648'.
  created $dff cell `$procdff$10149' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7848$1648'.
  created $dff cell `$procdff$10150' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7848$1648'.
  created $dff cell `$procdff$10151' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7834$1640'.
  created $dff cell `$procdff$10152' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7834$1640'.
  created $dff cell `$procdff$10153' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7834$1640'.
  created $dff cell `$procdff$10154' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7834$1640'.
  created $dff cell `$procdff$10155' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7820$1632'.
  created $dff cell `$procdff$10156' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7820$1632'.
  created $dff cell `$procdff$10157' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7820$1632'.
  created $dff cell `$procdff$10158' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7820$1632'.
  created $dff cell `$procdff$10159' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7806$1624'.
  created $dff cell `$procdff$10160' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7806$1624'.
  created $dff cell `$procdff$10161' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7806$1624'.
  created $dff cell `$procdff$10162' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7806$1624'.
  created $dff cell `$procdff$10163' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7792$1616'.
  created $dff cell `$procdff$10164' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7792$1616'.
  created $dff cell `$procdff$10165' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7792$1616'.
  created $dff cell `$procdff$10166' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7792$1616'.
  created $dff cell `$procdff$10167' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7778$1608'.
  created $dff cell `$procdff$10168' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7778$1608'.
  created $dff cell `$procdff$10169' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7778$1608'.
  created $dff cell `$procdff$10170' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7778$1608'.
  created $dff cell `$procdff$10171' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7764$1600'.
  created $dff cell `$procdff$10172' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7764$1600'.
  created $dff cell `$procdff$10173' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7764$1600'.
  created $dff cell `$procdff$10174' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7764$1600'.
  created $dff cell `$procdff$10175' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7750$1592'.
  created $dff cell `$procdff$10176' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7750$1592'.
  created $dff cell `$procdff$10177' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7750$1592'.
  created $dff cell `$procdff$10178' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7750$1592'.
  created $dff cell `$procdff$10179' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7736$1584'.
  created $dff cell `$procdff$10180' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7736$1584'.
  created $dff cell `$procdff$10181' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7736$1584'.
  created $dff cell `$procdff$10182' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7736$1584'.
  created $dff cell `$procdff$10183' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7722$1576'.
  created $dff cell `$procdff$10184' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7722$1576'.
  created $dff cell `$procdff$10185' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7722$1576'.
  created $dff cell `$procdff$10186' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7722$1576'.
  created $dff cell `$procdff$10187' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7708$1568'.
  created $dff cell `$procdff$10188' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7708$1568'.
  created $dff cell `$procdff$10189' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7708$1568'.
  created $dff cell `$procdff$10190' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7708$1568'.
  created $dff cell `$procdff$10191' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7623$1559'.
  created $dff cell `$procdff$10192' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7623$1559'.
  created $dff cell `$procdff$10193' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7623$1559'.
  created $dff cell `$procdff$10194' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7623$1559'.
  created $dff cell `$procdff$10195' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7606$1549'.
  created $dff cell `$procdff$10196' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7606$1549'.
  created $dff cell `$procdff$10197' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7606$1549'.
  created $dff cell `$procdff$10198' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7606$1549'.
  created $dff cell `$procdff$10199' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7588$1539'.
  created $dff cell `$procdff$10200' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7588$1539'.
  created $dff cell `$procdff$10201' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7588$1539'.
  created $dff cell `$procdff$10202' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7588$1539'.
  created $dff cell `$procdff$10203' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7570$1529'.
  created $dff cell `$procdff$10204' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7570$1529'.
  created $dff cell `$procdff$10205' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7570$1529'.
  created $dff cell `$procdff$10206' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7570$1529'.
  created $dff cell `$procdff$10207' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7552$1519'.
  created $dff cell `$procdff$10208' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7552$1519'.
  created $dff cell `$procdff$10209' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7552$1519'.
  created $dff cell `$procdff$10210' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7552$1519'.
  created $dff cell `$procdff$10211' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7528$1517'.
  created $dff cell `$procdff$10212' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7523$1509'.
  created $dff cell `$procdff$10213' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7523$1509'.
  created $dff cell `$procdff$10214' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7523$1509'.
  created $dff cell `$procdff$10215' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7523$1509'.
  created $dff cell `$procdff$10216' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7507$1507'.
  created $dff cell `$procdff$10217' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7502$1499'.
  created $dff cell `$procdff$10218' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7502$1499'.
  created $dff cell `$procdff$10219' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7502$1499'.
  created $dff cell `$procdff$10220' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7502$1499'.
  created $dff cell `$procdff$10221' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7488$1497'.
  created $dff cell `$procdff$10222' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10223' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_write_block.we_index' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10224' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10225' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10226' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10227' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10228' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10229' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10230' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10231' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10232' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10233' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10234' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10235' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
  created $dff cell `$procdff$10236' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7454$1469'.
  created $dff cell `$procdff$10237' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10238' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_clk' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10239' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_n' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10240' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10241' with positive edge clock.
Creating register for signal `\colorlight_i5.\_r_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10242' with positive edge clock.
Creating register for signal `\colorlight_i5.\_w_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10243' with positive edge clock.
Creating register for signal `\colorlight_i5.\_w_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10244' with positive edge clock.
Creating register for signal `\colorlight_i5.\ax_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10245' with positive edge clock.
Creating register for signal `\colorlight_i5.\ax_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10246' with positive edge clock.
Creating register for signal `\colorlight_i5.\ay_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10247' with positive edge clock.
Creating register for signal `\colorlight_i5.\ay_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10248' with positive edge clock.
Creating register for signal `\colorlight_i5.\az_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10249' with positive edge clock.
Creating register for signal `\colorlight_i5.\az_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10250' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_adr_offset_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10251' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10252' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10253' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10254' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fsm_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10255' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10256' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_grant' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10257' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_adr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10258' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_dat_w' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10259' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10260' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10261' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10262' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10263' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10264' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10265' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10266' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10267' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10268' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10269' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10270' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10271' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_refresher_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10272' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10273' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespimmap_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10274' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespiphy_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10275' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_cs_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10276' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_cs_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10277' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_phyconfig_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10278' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_phyconfig_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10279' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10280' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10281' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10282' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10283' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_status_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10284' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10285' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10286' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10287' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_len' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10288' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_mask' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10289' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_width' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10290' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10291' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_burst_adr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10292' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_burst_cs' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10293' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_byte_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10294' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10295' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10296' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10297' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10298' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10299' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10300' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10301' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10302' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10303' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10304' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10305' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10306' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10307' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10308' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10309' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_address_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10310' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_address_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10311' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_baddress_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10312' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10313' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10314' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10315' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10316' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10317' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10318' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10319' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10320' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10321' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10322' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10323' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10324' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10325' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10326' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10327' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10328' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10329' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10330' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10331' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10332' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10333' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10334' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10335' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10336' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10337' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10338' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10339' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10340' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10341' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10342' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10343' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10344' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10345' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10346' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10347' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10348' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10349' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10350' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10351' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10352' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10353' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10354' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10355' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10356' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10357' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10358' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10359' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10360' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10361' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10362' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10363' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10364' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10365' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10366' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10367' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10368' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10369' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10370' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10371' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10372' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10373' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10374' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10375' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10376' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10377' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10378' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10379' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10380' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10381' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10382' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10383' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10384' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_command_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10385' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_command_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10386' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10387' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10388' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10389' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10390' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10391' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10392' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10393' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10394' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_postponer_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10395' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10396' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_rddata_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10397' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_rddata_status' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10398' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10399' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10400' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10401' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_trigger' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10402' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10403' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10404' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10405' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_time0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10406' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_time1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10407' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_timer_count1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10408' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10409' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10410' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10411' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10412' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10413' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10414' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_clk' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10415' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_clk_reg' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10416' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_cnt' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10417' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10418' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_div' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10419' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10420' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_posedge_reg' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10421' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10422' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10423' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10424' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10425' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10426' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10427' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spimaster_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10428' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10429' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10430' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10431' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10432' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10433' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10434' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10435' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10436' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10437' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10438' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10439' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10440' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10441' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10442' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10443' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10444' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10445' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10446' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10447' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10448' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10449' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10450' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10451' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10452' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10453' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10454' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10455' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10456' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10457' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10458' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10459' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10460' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10461' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10462' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10463' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10464' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10465' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10466' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10467' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10468' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10469' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10470' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10471' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10472' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10473' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10474' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10475' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10476' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10477' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10478' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10479' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10480' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10481' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10482' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10483' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10484' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10485' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface6_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10486' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface7_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10487' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface8_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10488' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface9_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10489' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10490' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_valid_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10491' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_valid_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10492' with positive edge clock.
Creating register for signal `\colorlight_i5.\dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10493' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_chaser' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10494' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10495' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_mode' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10496' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10497' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10498' with positive edge clock.
Creating register for signal `\colorlight_i5.\lora_reset_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10499' with positive edge clock.
Creating register for signal `\colorlight_i5.\lora_reset_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10500' with positive edge clock.
Creating register for signal `\colorlight_i5.\mag_sq_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10501' with positive edge clock.
Creating register for signal `\colorlight_i5.\mag_valid_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10502' with positive edge clock.
Creating register for signal `\colorlight_i5.\rddata_en' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10503' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10504' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10505' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10506' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_grant' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10507' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_slaves' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10508' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_clk_divider1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10509' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_control_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10510' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_control_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10511' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10512' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10513' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10514' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_loopback_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10515' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_loopback_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10516' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso_1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10517' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10518' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10519' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10520' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10521' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_sel' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10522' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10523' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_status_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
  created $dff cell `$procdff$10524' with positive edge clock.

5.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3676'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3674'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3674'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3645'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3645'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3634'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3634'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3633'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3633'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3632'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3632'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3631'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3631'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3629'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3629'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3622'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3622'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3620'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3620'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3613'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3613'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3596'.
Found and cleaned up 13 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3588'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3580'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3580'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3577'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3577'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3571'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3571'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3550'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3550'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3546'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3546'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3542'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3542'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3539'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3539'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3527'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3527'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3524'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3524'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3511'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3511'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3504'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3504'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3500'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3500'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3486'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3486'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3464'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3464'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3461'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3461'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3458'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3458'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3457'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3457'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3456'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3456'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3455'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3455'.
Found and cleaned up 5 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3454'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3454'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3453'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3453'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3450'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3450'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3447'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3447'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3446'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3446'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3445'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3445'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3444'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3444'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3443'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3443'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3442'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3442'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3441'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3441'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3440'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3440'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3433'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3433'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3432'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3432'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3403'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3398'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3398'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3397'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3390'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3390'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3388'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3388'.
Found and cleaned up 1 empty switch in `\fall_detect_mag_sq.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:16$3373'.
Removing empty process `fall_detect_mag_sq.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:16$3373'.
Found and cleaned up 101 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3344'.
Found and cleaned up 67 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3321'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3305'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3305'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3304'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3304'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3297'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3297'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3268'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3268'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3267'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3267'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3266'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3266'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3265'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3265'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3264'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3264'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3263'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3263'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3262'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3262'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3261'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3261'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3260'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3260'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3114'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3094'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3094'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3091'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3091'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3090'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3090'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3085'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3085'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3084'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3084'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3076'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3076'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3068'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3068'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3065'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3065'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3059'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3059'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3058'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3058'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3057'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3057'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3056'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3056'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$3042'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$3042'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$3041'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$3041'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$3040'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$3040'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$3039'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$3039'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$3035'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$3035'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$3013'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$3013'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$3012'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$3012'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$3011'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$3011'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$3010'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$3010'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$3004'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$3004'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2998'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2997'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2994'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2994'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2993'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2992'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2992'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2989'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2989'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2988'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2987'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2986'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2985'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2985'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2981'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2981'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2954'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2954'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2953'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2953'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2952'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2949'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2945'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2945'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2944'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2944'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2943'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2942'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2941'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2941'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2940'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2940'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2936'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2936'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2935'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2935'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2934'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2934'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2932'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2932'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2911'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2911'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2910'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2907'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2904'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2900'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2900'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2899'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2899'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2898'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2898'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2895'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2895'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2892'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2892'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2882'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2882'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2877'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2877'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2853'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2853'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2852'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2852'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2849'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2849'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2848'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2848'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2836'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2832'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2831'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2829'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2829'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2828'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2827'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2822'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2822'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2821'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2820'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2820'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2809'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2809'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2795'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2795'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2791'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2791'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2787'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2787'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2786'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2786'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2780'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2780'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2778'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2778'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2774'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2774'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2771'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2771'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2764'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2764'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2763'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2763'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2762'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2762'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2761'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2761'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2760'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2760'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2759'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2759'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2758'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2758'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2757'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2757'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2756'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2756'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2755'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2755'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2754'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2754'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2753'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2753'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2752'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2752'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2751'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2751'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2750'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2750'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2749'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2749'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2748'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2748'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2747'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2747'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2746'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2746'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2745'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2745'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2744'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2744'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2743'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2743'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2742'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2742'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2741'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2741'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2740'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2740'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2739'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2739'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2738'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2738'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2727'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2727'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2725'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2725'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2724'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2724'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2723'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2723'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2722'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2722'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2721'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2721'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2701'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2701'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2700'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2700'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2699'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2699'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2692'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2692'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2690'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2690'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2688'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2688'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2328$2496'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2327$2495'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2326$2494'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2325$2493'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2324$2492'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2322$2491'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2321$2490'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2320$2489'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2317$2488'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2316$2487'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2315$2486'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2314$2485'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2313$2484'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2306$2483'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2305$2482'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2304$2481'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2303$2480'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2302$2479'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2301$2478'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2297$2477'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2295$2476'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2294$2475'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2293$2474'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2290$2473'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2289$2472'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2288$2471'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2287$2470'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2286$2469'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2283$2468'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2282$2467'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2281$2466'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2279$2465'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2273$2464'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2268$2463'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2266$2462'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2265$2461'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2264$2460'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2262$2459'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2256$2458'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2255$2457'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2254$2456'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2249$2455'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2245$2454'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2244$2453'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2243$2452'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2241$2451'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2240$2450'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2239$2449'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2238$2448'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2236$2447'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2235$2446'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2132$2445'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2121$2444'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2119$2443'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2110$2442'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2108$2441'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2103$2440'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2098$2439'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2093$2438'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2088$2437'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2083$2436'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2078$2435'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2073$2434'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2068$2433'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2063$2432'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2058$2431'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2055$2430'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2053$2429'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2051$2428'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2049$2427'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2046$2426'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2044$2425'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2042$2424'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2040$2423'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2038$2422'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2036$2421'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2034$2420'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2032$2419'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2030$2418'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2028$2417'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2026$2416'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2024$2415'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2022$2414'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2020$2413'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2017$2412'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2015$2411'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2013$2410'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2011$2409'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2009$2408'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2007$2407'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2005$2406'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2003$2405'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2001$2404'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1999$2403'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1997$2402'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1995$2401'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1992$2400'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1990$2399'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1988$2398'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1986$2397'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1984$2396'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1982$2395'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1980$2394'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1978$2393'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1976$2392'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1974$2391'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1972$2390'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1970$2389'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1967$2388'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1965$2387'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1963$2386'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1961$2385'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1959$2384'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1957$2383'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1955$2382'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1953$2381'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1951$2380'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1949$2379'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1946$2378'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1944$2377'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1942$2376'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1940$2375'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1938$2374'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1936$2373'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1934$2372'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1932$2371'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1930$2370'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1928$2369'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1926$2368'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1924$2367'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1921$2366'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1919$2365'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1916$2364'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1914$2363'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1912$2362'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1910$2361'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1907$2360'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1905$2359'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1902$2358'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1900$2357'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1898$2356'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1896$2355'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1894$2354'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1892$2353'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1890$2352'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1888$2351'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1886$2350'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1884$2349'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1882$2348'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1880$2347'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1877$2346'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1875$2345'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1873$2344'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1871$2343'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1869$2342'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1867$2341'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1864$2340'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1863$2339'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1857$2338'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1856$2337'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1855$2336'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1854$2335'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1853$2334'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1852$2333'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1851$2332'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1850$2331'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1849$2330'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1848$2329'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1847$2328'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1846$2327'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1845$2326'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1844$2325'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1843$2324'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1842$2323'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1841$2322'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1840$2321'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1839$2320'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1838$2319'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1837$2318'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1836$2317'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1835$2316'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1834$2315'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1833$2314'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1832$2313'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1831$2312'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1830$2311'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1829$2310'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1828$2309'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1827$2308'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1826$2307'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1825$2306'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1824$2305'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1823$2304'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1822$2303'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1821$2302'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1820$2301'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1819$2300'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1818$2299'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1817$2298'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1816$2297'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1812$2296'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1811$2295'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1790$2294'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1785$2293'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1782$2292'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1767$2291'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1759$2290'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1756$2289'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1755$2288'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1754$2287'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1753$2286'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1746$2285'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1745$2284'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1743$2283'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1742$2282'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1741$2281'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1740$2280'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1739$2279'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1735$2278'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1734$2277'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1733$2276'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1732$2275'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1731$2274'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1730$2273'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1729$2272'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1728$2271'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1727$2270'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1726$2269'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1725$2268'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1721$2267'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1719$2266'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1714$2265'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1713$2264'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1700$2263'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1697$2262'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1690$2261'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1675$2260'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1674$2259'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1673$2258'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1672$2257'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1667$2256'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1665$2255'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1657$2254'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1656$2253'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1651$2252'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1650$2251'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1649$2250'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1647$2249'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1643$2248'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1640$2247'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1633$2246'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1616$2245'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1615$2244'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1610$2243'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1608$2242'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1600$2241'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1599$2240'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1594$2239'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1593$2238'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1592$2237'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1590$2236'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1589$2235'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1588$2234'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1586$2233'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1582$2232'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1581$2231'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1579$2230'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1578$2229'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1577$2228'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1576$2227'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1575$2226'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1574$2225'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1571$2224'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1563$2223'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1556$2222'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1555$2221'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1554$2220'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1553$2219'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1552$2218'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1551$2217'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1550$2216'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1549$2215'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1546$2214'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1545$2213'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1540$2212'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1539$2211'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1538$2210'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1537$2209'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1536$2208'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1533$2207'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1532$2206'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1531$2205'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1528$2204'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1527$2203'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1526$2202'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1525$2201'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1523$2200'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1522$2199'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1521$2198'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1520$2197'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1519$2196'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1512$2195'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1511$2194'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1510$2193'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1508$2192'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1507$2191'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1506$2190'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1505$2189'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1504$2188'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1503$2187'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1502$2186'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1501$2185'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1500$2184'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1499$2183'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1498$2182'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1497$2181'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1495$2180'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1492$2179'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1491$2178'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1489$2177'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1482$2176'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1480$2175'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1476$2174'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1475$2173'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1474$2172'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1473$2171'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1472$2170'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1471$2169'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1468$2168'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1465$2167'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1464$2166'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1463$2165'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1462$2164'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1461$2163'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1460$2162'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1459$2161'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1457$2160'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1456$2159'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1453$2158'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1452$2157'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1450$2156'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1449$2155'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1445$2154'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1443$2153'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1442$2152'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1440$2151'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1438$2150'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1437$2149'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1436$2148'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1435$2147'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1434$2146'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1433$2145'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1427$2144'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1425$2143'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1416$2142'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1414$2141'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1413$2140'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1411$2139'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1407$2138'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1405$2137'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1404$2136'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1402$2135'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1400$2134'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1398$2133'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1397$2132'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1394$2131'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1393$2130'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1392$2129'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1391$2128'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1390$2127'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1388$2126'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1386$2125'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1385$2124'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1384$2123'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1383$2122'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1382$2121'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1381$2120'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1380$2119'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1379$2118'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1378$2117'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1377$2116'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1346$2115'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1345$2114'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1344$2113'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1343$2112'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1342$2111'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1341$2110'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1340$2109'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1339$2108'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1338$2107'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1337$2106'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1336$2105'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1335$2104'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1334$2103'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1333$2102'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1332$2101'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1331$2100'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1330$2099'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1329$2098'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1328$2097'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1326$2096'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1324$2095'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1321$2094'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1319$2093'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1317$2092'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1315$2091'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1314$2090'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1313$2089'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1312$2088'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1300$2087'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1298$2086'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1296$2085'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1295$2084'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1293$2083'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1291$2082'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1288$2081'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1287$2080'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1286$2079'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1285$2078'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1284$2077'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1283$2076'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1281$2075'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1280$2074'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1279$2073'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1278$2072'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1277$2071'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1276$2070'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1275$2069'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1274$2068'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1273$2067'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1272$2066'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1270$2065'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1269$2064'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1267$2063'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1266$2062'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1264$2061'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1262$2060'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1261$2059'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1260$2058'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1256$2057'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1252$2056'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1251$2055'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1250$2054'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1249$2053'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1248$2052'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1246$2051'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1244$2050'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1243$2049'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1242$2048'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1238$2047'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1230$2046'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1228$2045'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1227$2044'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1225$2043'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1224$2042'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1222$2041'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1221$2040'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1192$2039'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1191$2038'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1190$2037'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1189$2036'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1187$2035'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1186$2034'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1185$2033'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1183$2032'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1180$2031'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1177$2030'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1175$2029'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1172$2028'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1171$2027'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1169$2026'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1168$2025'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1167$2024'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1166$2023'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1159$2022'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1149$2021'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1148$2020'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1147$2019'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1146$2018'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1145$2017'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1144$2016'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1143$2015'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1142$2014'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1141$2013'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1139$2012'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1138$2011'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1134$2010'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1132$2009'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1131$2008'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1129$2007'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1128$2006'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1126$2005'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1125$2004'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1096$2003'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1095$2002'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1094$2001'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1093$2000'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1091$1999'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1090$1998'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1089$1997'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1087$1996'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1084$1995'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1081$1994'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1079$1993'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1076$1992'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1075$1991'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1073$1990'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1072$1989'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1071$1988'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1070$1987'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1063$1986'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1053$1985'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1052$1984'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1051$1983'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1050$1982'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1049$1981'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1048$1980'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1047$1979'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1046$1978'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1045$1977'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1043$1976'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1042$1975'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1038$1974'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1036$1973'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1035$1972'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1033$1971'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1032$1970'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1030$1969'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1029$1968'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:1000$1967'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:999$1966'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:998$1965'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:997$1964'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:995$1963'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:994$1962'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:993$1961'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:991$1960'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:988$1959'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:985$1958'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:983$1957'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:980$1956'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:979$1955'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:977$1954'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:976$1953'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:975$1952'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:974$1951'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:967$1950'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:957$1949'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:956$1948'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:955$1947'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:954$1946'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:953$1945'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:952$1944'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:951$1943'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:950$1942'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:949$1941'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:947$1940'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:946$1939'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:942$1938'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:940$1937'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:939$1936'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:937$1935'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:936$1934'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:934$1933'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:933$1932'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:904$1931'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:903$1930'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:902$1929'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:901$1928'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:899$1927'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:898$1926'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:897$1925'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:895$1924'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:892$1923'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:889$1922'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:887$1921'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:884$1920'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:883$1919'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:881$1918'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:880$1917'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:879$1916'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:878$1915'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:871$1914'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:861$1913'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:860$1912'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:859$1911'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:858$1910'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:857$1909'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:856$1908'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:855$1907'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:854$1906'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:853$1905'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:851$1904'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:850$1903'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:849$1902'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:848$1901'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:847$1900'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:846$1899'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:845$1898'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:844$1897'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:843$1896'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:842$1895'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:840$1894'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:839$1893'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:838$1892'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:837$1891'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:835$1890'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:834$1889'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:832$1888'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:827$1887'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:825$1886'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:824$1885'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:823$1884'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:822$1883'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:820$1882'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:819$1881'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:818$1880'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:817$1879'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:816$1878'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:815$1877'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:814$1876'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:813$1875'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:812$1874'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:811$1873'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:810$1872'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:809$1871'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:808$1870'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:807$1869'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:806$1868'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:803$1867'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:797$1866'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:790$1865'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:789$1864'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:778$1863'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:777$1862'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:723$1861'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:721$1860'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:720$1859'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:719$1858'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:718$1857'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:716$1856'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:714$1855'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:713$1854'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:712$1853'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:711$1852'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:710$1851'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:709$1850'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:707$1849'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:703$1848'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:702$1847'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:701$1846'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:699$1845'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:698$1844'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:697$1843'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:696$1842'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:695$1841'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:691$1840'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:689$1839'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:685$1838'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:684$1837'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:683$1836'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:682$1835'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:681$1834'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:680$1833'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:679$1832'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:678$1831'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:661$1830'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:660$1829'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:659$1828'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:657$1827'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:656$1826'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:655$1825'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:654$1824'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:653$1823'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:652$1822'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:642$1821'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:641$1820'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:627$1819'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:625$1818'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:612$1817'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:610$1816'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:609$1815'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:608$1814'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:602$1813'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:601$1812'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:598$1811'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:597$1810'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:595$1809'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:594$1808'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:593$1807'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:592$1806'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:591$1805'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:590$1804'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:577$1803'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:576$1802'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:575$1801'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:574$1800'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:573$1799'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:572$1798'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:571$1797'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:570$1796'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:569$1795'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:568$1794'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:567$1793'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:566$1792'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:565$1791'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:564$1790'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:563$1789'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:562$1788'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:561$1787'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:560$1786'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:559$1785'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:558$1784'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:557$1783'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:556$1782'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:555$1781'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:554$1780'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:551$1779'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:550$1778'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:548$1777'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:547$1776'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:546$1775'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:545$1774'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:544$1773'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:543$1772'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:542$1771'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:541$1770'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:540$1769'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:539$1768'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:537$1767'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:536$1766'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:535$1765'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:531$1764'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:529$1763'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:524$1762'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:512$1761'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:511$1760'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:510$1759'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:509$1758'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:508$1757'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:496$1756'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:495$1755'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:479$1754'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:473$1753'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:472$1752'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:467$1751'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:460$1750'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:458$1749'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:456$1748'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:444$1747'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:442$1746'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:441$1745'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:439$1744'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:438$1743'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:436$1742'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:435$1741'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:434$1740'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:431$1739'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7918$1688'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7918$1688'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7904$1680'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7904$1680'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7890$1672'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7890$1672'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7876$1664'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7876$1664'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7862$1656'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7862$1656'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7848$1648'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7848$1648'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7834$1640'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7834$1640'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7820$1632'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7820$1632'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7806$1624'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7806$1624'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7792$1616'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7792$1616'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7778$1608'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7778$1608'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7764$1600'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7764$1600'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7750$1592'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7750$1592'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7736$1584'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7736$1584'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7722$1576'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7722$1576'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7708$1568'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7708$1568'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7623$1559'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7623$1559'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2332$2500'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7606$1549'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7606$1549'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2331$2499'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7588$1539'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7588$1539'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2330$2498'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7570$1529'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7570$1529'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2329$2497'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7552$1519'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7552$1519'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7528$1517'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7528$1517'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7523$1509'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7523$1509'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7507$1507'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7507$1507'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7502$1499'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7502$1499'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7488$1497'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7469$1471'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7454$1469'.
Found and cleaned up 266 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5928$1243'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5892$1242'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5892$1242'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5875$1235'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5875$1235'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5858$1228'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5858$1228'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5841$1221'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5841$1221'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5824$1214'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5824$1214'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5807$1207'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5807$1207'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5790$1206'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5773$1205'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5773$1205'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5765$1191'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5757$1190'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5749$1189'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5741$1175'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5733$1174'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5725$1173'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5717$1159'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5709$1158'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5701$1157'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5693$1143'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5685$1142'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5677$1141'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5660$1140'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5660$1140'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5643$1139'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5643$1139'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5626$1138'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5626$1138'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5609$1137'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5609$1137'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5592$1136'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5592$1136'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5575$1135'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5575$1135'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5558$1134'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5558$1134'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5541$1133'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5524$1132'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5524$1132'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5507$1131'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5507$1131'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5490$1130'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5490$1130'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5473$1129'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5473$1129'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5456$1128'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5456$1128'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5439$1127'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5439$1127'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5422$1126'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5422$1126'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5405$1125'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5405$1125'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5388$1124'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5371$1123'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5371$1123'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5360$1122'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5360$1122'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5349$1121'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5349$1121'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5338$1120'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5338$1120'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5327$1119'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5327$1119'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5316$1118'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5316$1118'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5305$1117'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5305$1117'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5294$1116'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5283$1115'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5219$1104'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5212$1103'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5200$1100'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5200$1100'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5191$1097'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5191$1097'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5182$1094'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5182$1094'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5173$1091'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5173$1091'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5164$1088'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5164$1088'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5155$1085'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5155$1085'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5146$1082'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5146$1082'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5137$1079'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5137$1079'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5113$1075'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5113$1075'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5104$1072'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5104$1072'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5095$1069'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5095$1069'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5086$1066'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5086$1066'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5077$1063'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5077$1063'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5068$1060'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5068$1060'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5059$1057'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5059$1057'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5050$1054'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5050$1054'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5041$1052'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5026$1049'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5026$1049'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5017$1046'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5017$1046'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5008$1043'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5008$1043'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4999$1040'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4999$1040'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4990$1037'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4990$1037'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4981$1034'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4981$1034'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4964$1032'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4956$1031'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4956$1031'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4948$1028'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4948$1028'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4939$1025'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4939$1025'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4930$1022'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4930$1022'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4921$1019'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4921$1019'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4912$1016'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4912$1016'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4903$1013'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4903$1013'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4874$1009'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4874$1009'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4865$1006'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4865$1006'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4856$1003'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4856$1003'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4847$1000'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4847$1000'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4838$997'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4838$997'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4829$994'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4829$994'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4820$991'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4820$991'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4809$987'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4809$987'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4798$983'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4798$983'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4789$981'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4773$977'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4773$977'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4764$974'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4764$974'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4746$970'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4746$970'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4737$967'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4737$967'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4728$964'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4728$964'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4719$961'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4719$961'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4710$958'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4710$958'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4701$955'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4701$955'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4688$953'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4688$953'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4680$950'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4680$950'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4671$947'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4671$947'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4662$944'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4662$944'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4617$936'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4567$932'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4515$912'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4490$908'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4451$907'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4424$901'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4380$896'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4368$894'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4298$888'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4276$887'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4261$875'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4241$874'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4133$727'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4120$718'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4120$718'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4111$711'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4111$711'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4102$704'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4102$704'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4093$697'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4093$697'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4087$696'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4087$696'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4081$695'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4081$695'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4075$694'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4075$694'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4061$641'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4054$638'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4054$638'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4048$637'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4048$637'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4042$636'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4042$636'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4028$583'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3921$540'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3893$531'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3893$531'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3871$527'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3871$527'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3860$518'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3758$510'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3730$501'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3730$501'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3708$497'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3708$497'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3697$488'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3595$480'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3567$471'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3567$471'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3545$467'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3545$467'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3534$458'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3432$450'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3404$441'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3404$441'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3382$437'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3382$437'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3371$428'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3326$424'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3259$411'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3177$410'.
Found and cleaned up 11 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3071$401'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3045$389'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3045$389'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2869$375'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2862$373'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2862$373'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2834$372'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2801$371'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2790$370'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2790$370'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2671$365'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2671$365'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2662$361'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2662$361'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2643$353'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2643$353'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2613$342'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2613$342'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2565$331'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2523$328'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2512$323'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2512$323'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2504$321'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2504$321'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2462$304'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2446$289'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2396$271'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2376$261'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2350$256'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2343$255'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2343$255'.
Cleaned up 1091 empty switches.

5.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module InstructionCache.
<suppressed ~22 debug messages>
Optimizing module DataCache.
<suppressed ~113 debug messages>
Optimizing module fall_detect_mag_sq.
<suppressed ~10 debug messages>
Optimizing module VexRiscv.
<suppressed ~334 debug messages>
Optimizing module colorlight_i5.
<suppressed ~495 debug messages>

5.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module fall_detect_mag_sq.
Deleting now unused module VexRiscv.
<suppressed ~4 debug messages>

5.7. Executing TRIBUF pass.

5.8. Executing DEMINOUT pass (demote inout ports to input or output).

5.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~43 debug messages>

5.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 927 unused cells and 7033 unused wires.
<suppressed ~1291 debug messages>

5.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Warning: Wire colorlight_i5.\basesoc_spiflash_phy_dq_i [0] is used but has no driver.
Found and reported 1 problems.

5.12. Executing OPT pass (performing simple optimizations).

5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~2007 debug messages>
Removed a total of 669 cells.

5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3702: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1.$procmux$3796: \VexRiscv.dataCache_1.stageB_flusher_counter [7] -> 1'1
      Replacing known input bits on port A of cell $procmux$8079: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$8077: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$8074: \basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9742: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9740: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9737: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9788: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9786: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9783: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$6596: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$6594: \socbushandler_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$6592: \socbushandler_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$6600: \socbushandler_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$6598: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$6849: \basesoc_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6847: \basesoc_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6865: \basesoc_sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6863: \basesoc_sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6895: \basesoc_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6893: \basesoc_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$6923: \basesoc_sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$7030: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7028: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7046: \basesoc_sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7044: \basesoc_sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7062: \basesoc_sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7060: \basesoc_sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7125: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7123: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7141: \basesoc_sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7139: \basesoc_sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7157: \basesoc_sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7155: \basesoc_sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7220: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7218: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7236: \basesoc_sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7234: \basesoc_sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7252: \basesoc_sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7250: \basesoc_sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7315: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7313: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7331: \basesoc_sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7329: \basesoc_sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7347: \basesoc_sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7345: \basesoc_sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7503: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7501: \basesoc_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7499: \basesoc_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7507: \basesoc_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7505: \basesoc_grant -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$4999.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5144.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5170.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5304.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5335.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5337.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5343.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5353.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5355.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5361.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5379.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5392.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5394.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5400.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5410.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5412.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5418.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5436.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5479.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5485.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5491.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5500.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5506.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5512.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5518.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5527.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5615.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5687.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5708.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5762.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5784.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5794.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5796.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5802.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5812.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5814.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5820.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5832.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5838.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5847.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5857.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5859.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5865.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5875.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5877.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5883.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5895.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5901.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5910.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3759.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3929.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3933.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3942.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3948.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3959.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3963.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3972.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3978.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3989.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3993.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4002.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4008.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4017.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4028.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4031.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4035.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4043.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4046.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4050.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4058.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4062.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4071.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4077.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4092.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4104.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4106.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4110.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4118.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4122.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4131.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4137.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4148.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4152.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4161.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4167.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4176.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4187.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4190.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4194.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4202.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4206.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4214.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4218.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4227.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4233.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4242.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4254.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4256.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4260.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4268.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4272.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4281.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4287.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4310.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4340.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4349.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4385.
    dead port 1/2 on $mux $procmux$6625.
Removed 108 multiplexer ports.
<suppressed ~3531 debug messages>

5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5154: $auto$opt_reduce.cc:137:opt_pmux$10565
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5317: { $flatten\VexRiscv.$procmux$5320_CMP $auto$opt_reduce.cc:137:opt_pmux$10567 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5322: { $flatten\VexRiscv.$procmux$5326_CMP $flatten\VexRiscv.$procmux$5325_CMP $auto$opt_reduce.cc:137:opt_pmux$10569 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5932:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2504_EN[31:0]$2695 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3773:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3612_EN[21:0]$3625 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3784:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3611_EN[31:0]$3616 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4412:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN[7:0]$3415
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN[7:0]$3415 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN[7:0]$3415 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN[7:0]$3415 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN[7:0]$3415 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN[7:0]$3415 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN[7:0]$3415 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN[7:0]$3415 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN[7:0]$3415 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3387_EN[7:0]$3415 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4421:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN[7:0]$3412
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN[7:0]$3412 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN[7:0]$3412 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN[7:0]$3412 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN[7:0]$3412 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN[7:0]$3412 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN[7:0]$3412 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN[7:0]$3412 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN[7:0]$3412 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3386_EN[7:0]$3412 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4430:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN[7:0]$3409
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN[7:0]$3409 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN[7:0]$3409 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN[7:0]$3409 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN[7:0]$3409 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN[7:0]$3409 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN[7:0]$3409 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN[7:0]$3409 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN[7:0]$3409 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3385_EN[7:0]$3409 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4439:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN[7:0]$3406
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN[7:0]$3406 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN[7:0]$3406 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN[7:0]$3406 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN[7:0]$3406 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN[7:0]$3406 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN[7:0]$3406 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN[7:0]$3406 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN[7:0]$3406 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3384_EN[7:0]$3406 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4456:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [21:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3383_EN[21:0]$3393 [0] }
    Consolidated identical input bits for $mux cell $procmux$5945:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN[7:0]$1691
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN[7:0]$1691 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN[7:0]$1691 [7:1] = { $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN[7:0]$1691 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN[7:0]$1691 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN[7:0]$1691 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN[7:0]$1691 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN[7:0]$1691 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN[7:0]$1691 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7920$253_EN[7:0]$1691 [0] }
    Consolidated identical input bits for $mux cell $procmux$5954:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN[7:0]$1683
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN[7:0]$1683 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN[7:0]$1683 [7:1] = { $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7906$252_EN[7:0]$1683 [0] }
    Consolidated identical input bits for $mux cell $procmux$5963:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN[7:0]$1675
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN[7:0]$1675 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN[7:0]$1675 [7:1] = { $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7892$251_EN[7:0]$1675 [0] }
    Consolidated identical input bits for $mux cell $procmux$5972:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN[7:0]$1667
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN[7:0]$1667 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN[7:0]$1667 [7:1] = { $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7878$250_EN[7:0]$1667 [0] }
    Consolidated identical input bits for $mux cell $procmux$5981:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN[7:0]$1659
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN[7:0]$1659 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN[7:0]$1659 [7:1] = { $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7864$249_EN[7:0]$1659 [0] }
    Consolidated identical input bits for $mux cell $procmux$5990:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN[7:0]$1651
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN[7:0]$1651 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN[7:0]$1651 [7:1] = { $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7850$248_EN[7:0]$1651 [0] }
    Consolidated identical input bits for $mux cell $procmux$5999:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN[7:0]$1643
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN[7:0]$1643 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN[7:0]$1643 [7:1] = { $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7836$247_EN[7:0]$1643 [0] }
    Consolidated identical input bits for $mux cell $procmux$6008:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN[7:0]$1635
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN[7:0]$1635 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN[7:0]$1635 [7:1] = { $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7822$246_EN[7:0]$1635 [0] }
    Consolidated identical input bits for $mux cell $procmux$6017:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN[7:0]$1627
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN[7:0]$1627 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN[7:0]$1627 [7:1] = { $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7808$245_EN[7:0]$1627 [0] }
    Consolidated identical input bits for $mux cell $procmux$6026:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN[7:0]$1619
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN[7:0]$1619 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN[7:0]$1619 [7:1] = { $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7794$244_EN[7:0]$1619 [0] }
    Consolidated identical input bits for $mux cell $procmux$6035:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN[7:0]$1611
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN[7:0]$1611 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN[7:0]$1611 [7:1] = { $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7780$243_EN[7:0]$1611 [0] }
    Consolidated identical input bits for $mux cell $procmux$6044:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN[7:0]$1603
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN[7:0]$1603 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN[7:0]$1603 [7:1] = { $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7766$242_EN[7:0]$1603 [0] }
    Consolidated identical input bits for $mux cell $procmux$6053:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN[7:0]$1595
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN[7:0]$1595 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN[7:0]$1595 [7:1] = { $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7752$241_EN[7:0]$1595 [0] }
    Consolidated identical input bits for $mux cell $procmux$6062:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN[7:0]$1587
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN[7:0]$1587 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN[7:0]$1587 [7:1] = { $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7738$240_EN[7:0]$1587 [0] }
    Consolidated identical input bits for $mux cell $procmux$6071:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN[7:0]$1579
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN[7:0]$1579 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN[7:0]$1579 [7:1] = { $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7724$239_EN[7:0]$1579 [0] }
    Consolidated identical input bits for $mux cell $procmux$6080:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN[7:0]$1571
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN[7:0]$1571 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN[7:0]$1571 [7:1] = { $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7710$238_EN[7:0]$1571 [0] }
    Consolidated identical input bits for $mux cell $procmux$6089:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0]
      New connections: $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [21:1] = { $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7625$237_EN[21:0]$1562 [0] }
    Consolidated identical input bits for $mux cell $procmux$6098:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0]
      New connections: $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [21:1] = { $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7608$236_EN[21:0]$1552 [0] }
    Consolidated identical input bits for $mux cell $procmux$6107:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0]
      New connections: $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [21:1] = { $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7590$235_EN[21:0]$1542 [0] }
    Consolidated identical input bits for $mux cell $procmux$6116:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0]
      New connections: $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [21:1] = { $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7572$234_EN[21:0]$1532 [0] }
    Consolidated identical input bits for $mux cell $procmux$6125:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0]
      New connections: $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [21:1] = { $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7554$233_EN[21:0]$1522 [0] }
    Consolidated identical input bits for $mux cell $procmux$6136:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512 [0]
      New connections: $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512 [9:1] = { $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7525$232_EN[9:0]$1512 [0] }
    Consolidated identical input bits for $mux cell $procmux$6147:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502 [0]
      New connections: $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502 [9:1] = { $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7504$231_EN[9:0]$1502 [0] }
    Consolidated identical input bits for $mux cell $procmux$6156:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1483
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1483 [24]
      New connections: { $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1483 [31:25] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1483 [23:0] } = { $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1483 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1483 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1483 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1483 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1483 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1483 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$230_EN[31:0]$1483 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6165:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480 [16]
      New connections: { $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480 [31:17] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6174:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477 [8]
      New connections: { $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477 [31:9] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$6183:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1474
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1474 [0]
      New connections: $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1474 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1474 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1474 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1474 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1474 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1474 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1474 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1474 [0] }
    New ctrl vector for $pmux cell $procmux$6252: { $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4665$945_Y $procmux$6259_CMP $procmux$6258_CMP $auto$opt_reduce.cc:137:opt_pmux$10571 $procmux$6255_CMP $procmux$6254_CMP $procmux$6253_CMP }
    New ctrl vector for $pmux cell $procmux$6342: { $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4665$945_Y $procmux$6259_CMP $procmux$6257_CMP $procmux$6256_CMP $procmux$6255_CMP $procmux$6254_CMP }
    New ctrl vector for $pmux cell $procmux$6813: { $procmux$6817_CMP $auto$opt_reduce.cc:137:opt_pmux$10573 }
    New ctrl vector for $pmux cell $procmux$7564: $auto$opt_reduce.cc:137:opt_pmux$10575
    New ctrl vector for $pmux cell $procmux$7569: $auto$opt_reduce.cc:137:opt_pmux$10577
    New ctrl vector for $pmux cell $procmux$7574: { $procmux$7567_CMP $auto$opt_reduce.cc:137:opt_pmux$10579 }
    New ctrl vector for $pmux cell $procmux$7579: { $procmux$7567_CMP $auto$opt_reduce.cc:137:opt_pmux$10581 }
    New ctrl vector for $pmux cell $procmux$7584: { $procmux$7567_CMP $auto$opt_reduce.cc:137:opt_pmux$10583 }
    New ctrl vector for $pmux cell $procmux$7589: { $procmux$7567_CMP $auto$opt_reduce.cc:137:opt_pmux$10585 }
    New ctrl vector for $pmux cell $procmux$7594: { $procmux$7567_CMP $auto$opt_reduce.cc:137:opt_pmux$10587 }
    New ctrl vector for $pmux cell $procmux$7925: $auto$opt_reduce.cc:137:opt_pmux$10589
    New ctrl vector for $pmux cell $procmux$7937: $auto$opt_reduce.cc:137:opt_pmux$10591
    New ctrl vector for $pmux cell $procmux$7941: $auto$opt_reduce.cc:137:opt_pmux$10593
    New ctrl vector for $pmux cell $procmux$7945: $auto$opt_reduce.cc:137:opt_pmux$10595
    New ctrl vector for $pmux cell $procmux$7957: $auto$opt_reduce.cc:137:opt_pmux$10597
    New ctrl vector for $pmux cell $procmux$7982: { $procmux$7980_CMP $auto$opt_reduce.cc:137:opt_pmux$10599 }
    New ctrl vector for $pmux cell $procmux$7991: $auto$opt_reduce.cc:137:opt_pmux$10601
    New ctrl vector for $pmux cell $procmux$8008: $auto$opt_reduce.cc:137:opt_pmux$10603
    New ctrl vector for $pmux cell $procmux$8033: $auto$opt_reduce.cc:137:opt_pmux$10605
    New ctrl vector for $pmux cell $procmux$8053: $auto$opt_reduce.cc:137:opt_pmux$10607
    New ctrl vector for $pmux cell $procmux$8207: $auto$opt_reduce.cc:137:opt_pmux$10609
    New ctrl vector for $pmux cell $procmux$8211: $auto$opt_reduce.cc:137:opt_pmux$10611
    New ctrl vector for $pmux cell $procmux$8257: { $procmux$8248_CMP $auto$opt_reduce.cc:137:opt_pmux$10613 }
    New ctrl vector for $pmux cell $procmux$8270: $auto$opt_reduce.cc:137:opt_pmux$10615
    New ctrl vector for $pmux cell $procmux$8290: $auto$opt_reduce.cc:137:opt_pmux$10617
    New ctrl vector for $pmux cell $procmux$8297: $auto$opt_reduce.cc:137:opt_pmux$10619
    New ctrl vector for $pmux cell $procmux$8375: $auto$opt_reduce.cc:137:opt_pmux$10621
    New ctrl vector for $pmux cell $procmux$8394: $auto$opt_reduce.cc:137:opt_pmux$10623
    New ctrl vector for $pmux cell $procmux$8414: $auto$opt_reduce.cc:137:opt_pmux$10625
    New ctrl vector for $pmux cell $procmux$8436: { $procmux$8361_CMP $procmux$8353_CMP $auto$opt_reduce.cc:137:opt_pmux$10627 }
    New ctrl vector for $pmux cell $procmux$8460: { $procmux$8361_CMP $auto$opt_reduce.cc:137:opt_pmux$10629 }
    New ctrl vector for $pmux cell $procmux$8491: $auto$opt_reduce.cc:137:opt_pmux$10631
    New ctrl vector for $pmux cell $procmux$8511: $auto$opt_reduce.cc:137:opt_pmux$10633
    New ctrl vector for $pmux cell $procmux$8537: $auto$opt_reduce.cc:137:opt_pmux$10635
    New ctrl vector for $pmux cell $procmux$8596: $auto$opt_reduce.cc:137:opt_pmux$10637
    New ctrl vector for $pmux cell $procmux$8615: $auto$opt_reduce.cc:137:opt_pmux$10639
    New ctrl vector for $pmux cell $procmux$8635: $auto$opt_reduce.cc:137:opt_pmux$10641
    New ctrl vector for $pmux cell $procmux$8657: { $procmux$8582_CMP $procmux$8574_CMP $auto$opt_reduce.cc:137:opt_pmux$10643 }
    New ctrl vector for $pmux cell $procmux$8681: { $procmux$8582_CMP $auto$opt_reduce.cc:137:opt_pmux$10645 }
    New ctrl vector for $pmux cell $procmux$8712: $auto$opt_reduce.cc:137:opt_pmux$10647
    New ctrl vector for $pmux cell $procmux$8732: $auto$opt_reduce.cc:137:opt_pmux$10649
    New ctrl vector for $pmux cell $procmux$8758: $auto$opt_reduce.cc:137:opt_pmux$10651
    New ctrl vector for $pmux cell $procmux$8817: $auto$opt_reduce.cc:137:opt_pmux$10653
    New ctrl vector for $pmux cell $procmux$8836: $auto$opt_reduce.cc:137:opt_pmux$10655
    New ctrl vector for $pmux cell $procmux$8856: $auto$opt_reduce.cc:137:opt_pmux$10657
    New ctrl vector for $pmux cell $procmux$8878: { $procmux$8803_CMP $procmux$8795_CMP $auto$opt_reduce.cc:137:opt_pmux$10659 }
    New ctrl vector for $pmux cell $procmux$8902: { $procmux$8803_CMP $auto$opt_reduce.cc:137:opt_pmux$10661 }
    New ctrl vector for $pmux cell $procmux$8933: $auto$opt_reduce.cc:137:opt_pmux$10663
    New ctrl vector for $pmux cell $procmux$8953: $auto$opt_reduce.cc:137:opt_pmux$10665
    New ctrl vector for $pmux cell $procmux$8979: $auto$opt_reduce.cc:137:opt_pmux$10667
    New ctrl vector for $pmux cell $procmux$9038: $auto$opt_reduce.cc:137:opt_pmux$10669
    New ctrl vector for $pmux cell $procmux$9057: $auto$opt_reduce.cc:137:opt_pmux$10671
    New ctrl vector for $pmux cell $procmux$9077: $auto$opt_reduce.cc:137:opt_pmux$10673
    New ctrl vector for $pmux cell $procmux$9099: { $procmux$9024_CMP $procmux$9016_CMP $auto$opt_reduce.cc:137:opt_pmux$10675 }
    New ctrl vector for $pmux cell $procmux$9123: { $procmux$9024_CMP $auto$opt_reduce.cc:137:opt_pmux$10677 }
    New ctrl vector for $pmux cell $procmux$9154: $auto$opt_reduce.cc:137:opt_pmux$10679
    New ctrl vector for $pmux cell $procmux$9174: $auto$opt_reduce.cc:137:opt_pmux$10681
    New ctrl vector for $pmux cell $procmux$9200: $auto$opt_reduce.cc:137:opt_pmux$10683
    New ctrl vector for $pmux cell $procmux$9404: $auto$opt_reduce.cc:137:opt_pmux$10685
    New ctrl vector for $pmux cell $procmux$9411: { $procmux$9393_CMP $auto$opt_reduce.cc:137:opt_pmux$10687 }
    New ctrl vector for $pmux cell $procmux$9420: { $procmux$9393_CMP $auto$opt_reduce.cc:137:opt_pmux$10689 }
    New ctrl vector for $pmux cell $procmux$9510: $auto$opt_reduce.cc:137:opt_pmux$10691
    New ctrl vector for $pmux cell $procmux$9556: $auto$opt_reduce.cc:137:opt_pmux$10693
    New ctrl vector for $pmux cell $procmux$9567: $auto$opt_reduce.cc:137:opt_pmux$10695
    New ctrl vector for $pmux cell $procmux$9574: $auto$opt_reduce.cc:137:opt_pmux$10697
    New ctrl vector for $pmux cell $procmux$9604: $auto$opt_reduce.cc:137:opt_pmux$10699
    New ctrl vector for $pmux cell $procmux$9612: $auto$opt_reduce.cc:137:opt_pmux$10701
    New ctrl vector for $pmux cell $procmux$9640: $auto$opt_reduce.cc:137:opt_pmux$10703
    New ctrl vector for $pmux cell $procmux$9649: { $procmux$9516_CMP $auto$opt_reduce.cc:137:opt_pmux$10705 }
    New ctrl vector for $pmux cell $procmux$9661: { $auto$opt_reduce.cc:137:opt_pmux$10707 $procmux$9511_CMP }
    New ctrl vector for $pmux cell $procmux$9668: { $auto$opt_reduce.cc:137:opt_pmux$10709 $procmux$9511_CMP }
  Optimizing cells in module \colorlight_i5.
Performed a total of 111 changes.

5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~444 debug messages>
Removed a total of 148 cells.

5.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$9989 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $procdff$10381 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$10381 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5.

5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 1026 unused wires.
<suppressed ~146 debug messages>

5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~13 debug messages>

5.12.9. Rerunning OPT passes. (Maybe there is more to do..)

5.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$7941.
    dead port 2/2 on $mux $procmux$7941.
    dead port 1/2 on $mux $procmux$7945.
    dead port 1/2 on $mux $procmux$9556.
    dead port 2/2 on $mux $procmux$9556.
    dead port 1/2 on $mux $procmux$9640.
    dead port 2/2 on $mux $procmux$9640.
    dead port 1/3 on $pmux $procmux$9649.
Removed 8 multiplexer ports.
<suppressed ~3162 debug messages>

5.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $procmux$7594: $auto$opt_reduce.cc:137:opt_pmux$10575
  Optimizing cells in module \colorlight_i5.
Performed a total of 1 changes.

5.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.12.13. Executing OPT_DFF pass (perform DFF optimizations).

5.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 10 unused wires.
<suppressed ~6 debug messages>

5.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.16. Rerunning OPT passes. (Maybe there is more to do..)

5.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3161 debug messages>

5.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.12.20. Executing OPT_DFF pass (perform DFF optimizations).

5.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.23. Finished fast OPT passes. (There is nothing left to do.)

5.13. Executing FSM pass (extract and optimize FSM).

5.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_mstatus_MPP as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespimmap_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespiphy_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_mmap_byte_count as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_spimaster_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.

5.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3161 debug messages>

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$10523 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \spi_mosi_storage).
Adding SRST signal on $procdff$10522 ($dff) from module colorlight_i5 (D = $procmux$6556_Y, Q = \spi_mosi_sel, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10712 ($sdff) from module colorlight_i5 (D = $procmux$6556_Y, Q = \spi_mosi_sel).
Adding SRST signal on $procdff$10520 ($dff) from module colorlight_i5 (D = $procmux$6561_Y, Q = \spi_mosi_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10716 ($sdff) from module colorlight_i5 (D = \spi_mosi_storage, Q = \spi_mosi_data).
Adding SRST signal on $procdff$10518 ($dff) from module colorlight_i5 (D = $procmux$6568_Y, Q = \spi_miso_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10718 ($sdff) from module colorlight_i5 (D = $procmux$6566_Y, Q = \spi_miso_data).
Adding SRST signal on $procdff$10517 ($dff) from module colorlight_i5 (D = $procmux$6572_Y, Q = \spi_miso_1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10720 ($sdff) from module colorlight_i5 (D = \spi_miso_data, Q = \spi_miso_1).
Adding SRST signal on $procdff$10516 ($dff) from module colorlight_i5 (D = $procmux$6576_Y, Q = \spi_loopback_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10722 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \spi_loopback_storage).
Adding SRST signal on $procdff$10514 ($dff) from module colorlight_i5 (D = $procmux$6580_Y, Q = \spi_cs_storage, rval = 17'00000000000000001).
Adding EN signal on $auto$ff.cc:266:slice$10724 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [16:0], Q = \spi_cs_storage).
Adding SRST signal on $procdff$10512 ($dff) from module colorlight_i5 (D = $procmux$6584_Y, Q = \spi_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10726 ($sdff) from module colorlight_i5 (D = \spi_count_spimaster_next_value, Q = \spi_count).
Adding SRST signal on $procdff$10511 ($dff) from module colorlight_i5 (D = $procmux$6588_Y, Q = \spi_control_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10728 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [15:0], Q = \spi_control_storage).
Adding SRST signal on $procdff$10510 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank6_control0_re, Q = \spi_control_re, rval = 1'0).
Adding SRST signal on $procdff$10509 ($dff) from module colorlight_i5 (D = $procmux$6417_Y, Q = \spi_clk_divider1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$10508 ($dff) from module colorlight_i5 (D = \socbushandler_master, Q = \socbushandler_slaves, rval = 5'00000).
Adding SRST signal on $procdff$10507 ($dff) from module colorlight_i5 (D = $procmux$6596_Y, Q = \socbushandler_grant, rval = 1'0).
Adding SRST signal on $procdff$10506 ($dff) from module colorlight_i5 (D = $procmux$6606_Y, Q = \socbushandler_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$10734 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5948$1247_Y, Q = \socbushandler_count).
Adding SRST signal on $procdff$10503 ($dff) from module colorlight_i5 (D = { \rddata_en [1:0] \basesoc_sdram_master_p0_rddata_en }, Q = \rddata_en, rval = 3'000).
Adding SRST signal on $procdff$10500 ($dff) from module colorlight_i5 (D = $procmux$6612_Y, Q = \lora_reset_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10741 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \lora_reset_storage).
Adding SRST signal on $procdff$10498 ($dff) from module colorlight_i5 (D = $procmux$6616_Y, Q = \leds_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10743 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \leds_storage).
Adding SRST signal on $procdff$10497 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank3_out0_re, Q = \leds_re, rval = 1'0).
Adding SRST signal on $procdff$10496 ($dff) from module colorlight_i5 (D = $procmux$6620_Y, Q = \leds_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10746 ($sdff) from module colorlight_i5 (D = 1'1, Q = \leds_mode).
Adding SRST signal on $procdff$10495 ($dff) from module colorlight_i5 (D = $procmux$6625_Y, Q = \leds_count, rval = 25'1110010011100001110000000).
Adding SRST signal on $procdff$10494 ($dff) from module colorlight_i5 (D = $procmux$6631_Y, Q = \leds_chaser, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10751 ($sdff) from module colorlight_i5 (D = $not$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6056$1286_Y, Q = \leds_chaser).
Adding SRST signal on $procdff$10493 ($dff) from module colorlight_i5 (D = \rddata_en [2], Q = \dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$10492 ($dff) from module colorlight_i5 (D = $procmux$6635_Y, Q = \data_valid_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10754 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \data_valid_storage).
Adding SRST signal on $procdff$10490 ($dff) from module colorlight_i5 (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$10489 ($dff) from module colorlight_i5 (D = $procmux$6252_Y, Q = \csr_bankarray_interface9_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10488 ($dff) from module colorlight_i5 (D = $procmux$6279_Y, Q = \csr_bankarray_interface8_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10487 ($dff) from module colorlight_i5 (D = $procmux$6300_Y, Q = \csr_bankarray_interface7_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10486 ($dff) from module colorlight_i5 (D = $procmux$6321_Y, Q = \csr_bankarray_interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10485 ($dff) from module colorlight_i5 (D = $procmux$6342_Y, Q = \csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10484 ($dff) from module colorlight_i5 (D = $procmux$6354_Y [31:1], Q = \csr_bankarray_interface4_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10484 ($dff) from module colorlight_i5 (D = \lora_reset_storage, Q = \csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10483 ($dff) from module colorlight_i5 (D = $procmux$6360_Y [31:1], Q = \csr_bankarray_interface3_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10483 ($dff) from module colorlight_i5 (D = \leds_storage, Q = \csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10482 ($dff) from module colorlight_i5 (D = $procmux$6370_Y, Q = \csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10481 ($dff) from module colorlight_i5 (D = $procmux$6387_Y, Q = \csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10480 ($dff) from module colorlight_i5 (D = $procmux$6402_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10479 ($dff) from module colorlight_i5 (D = $procmux$6642_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10773 ($sdff) from module colorlight_i5 (D = $procmux$6640_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$10478 ($dff) from module colorlight_i5 (D = $procmux$6649_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$10476 ($dff) from module colorlight_i5 (D = { $procmux$6193_Y $procmux$6537_Y $procmux$6205_Y $procmux$6214_Y }, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10780 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$ff.cc:266:slice$10780 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$ff.cc:266:slice$10780 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$10780 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$10473 ($dff) from module colorlight_i5 (D = $procmux$6683_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10793 ($sdff) from module colorlight_i5 (D = $procmux$6681_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$10472 ($dff) from module colorlight_i5 (D = $procmux$6687_Y, Q = \basesoc_wishbone_bridge_cmd_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10795 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2, Q = \basesoc_wishbone_bridge_cmd_we).
Adding SRST signal on $procdff$10471 ($dff) from module colorlight_i5 (D = $procmux$6691_Y, Q = \basesoc_wishbone_bridge_cmd_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10797 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0, Q = \basesoc_wishbone_bridge_cmd_count).
Adding SRST signal on $procdff$10470 ($dff) from module colorlight_i5 (D = $procmux$6695_Y, Q = \basesoc_wishbone_bridge_cmd_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10799 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1, Q = \basesoc_wishbone_bridge_cmd_addr).
Adding SRST signal on $procdff$10469 ($dff) from module colorlight_i5 (D = $or$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4527$914_Y, Q = \basesoc_wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$10468 ($dff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10806 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$10465 ($dff) from module colorlight_i5 (D = $procmux$6706_Y, Q = \basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10810 ($sdff) from module colorlight_i5 (D = $procmux$6706_Y, Q = \basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$10464 ($dff) from module colorlight_i5 (D = $procmux$6710_Y, Q = \basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10814 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6000$1263_Y, Q = \basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$10463 ($dff) from module colorlight_i5 (D = $procmux$6719_Y, Q = \basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10816 ($sdff) from module colorlight_i5 (D = $procmux$6719_Y, Q = \basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$10462 ($dff) from module colorlight_i5 (D = $procmux$6723_Y, Q = \basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10824 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6003$1264_Y, Q = \basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$10458 ($dff) from module colorlight_i5 (D = $procmux$6730_Y, Q = \basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10826 ($sdff) from module colorlight_i5 (D = $procmux$6730_Y, Q = \basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$10457 ($dff) from module colorlight_i5 (D = $procmux$6734_Y, Q = \basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10830 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6022$1274_Y, Q = \basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$10456 ($dff) from module colorlight_i5 (D = $procmux$6743_Y, Q = \basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10832 ($sdff) from module colorlight_i5 (D = $procmux$6743_Y, Q = \basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$10455 ($dff) from module colorlight_i5 (D = $procmux$6747_Y, Q = \basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10840 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6025$1275_Y, Q = \basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$10454 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank9_ev_pending_re, Q = \basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10453 ($dff) from module colorlight_i5 (D = $procmux$6751_Y, Q = \basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10843 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_pending_r).
Adding SRST signal on $procdff$10452 ($dff) from module colorlight_i5 (D = $procmux$6755_Y, Q = \basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10845 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_enable_storage).
Adding SRST signal on $procdff$10450 ($dff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5968$1258_Y [32], Q = \basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$10449 ($dff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5968$1258_Y [31:0], Q = \basesoc_tx_phase, rval = 8246337).
Adding EN signal on $procdff$10448 ($dff) from module colorlight_i5 (D = \basesoc_tx_data_rs232phytx_next_value2, Q = \basesoc_tx_data).
Adding EN signal on $procdff$10447 ($dff) from module colorlight_i5 (D = \basesoc_tx_count_rs232phytx_next_value0, Q = \basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$10854 ($dffe) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2540$329_Y, Q = \basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$10446 ($dff) from module colorlight_i5 (D = \basesoc_timer_zero_trigger, Q = \basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$10445 ($dff) from module colorlight_i5 (D = $procmux$6765_Y, Q = \basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10859 ($sdff) from module colorlight_i5 (D = $procmux$6765_Y, Q = \basesoc_timer_zero_pending).
Adding SRST signal on $procdff$10444 ($dff) from module colorlight_i5 (D = $procmux$6769_Y, Q = \basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10863 ($sdff) from module colorlight_i5 (D = \basesoc_timer_value, Q = \basesoc_timer_value_status).
Adding SRST signal on $procdff$10442 ($dff) from module colorlight_i5 (D = $procmux$6234_Y, Q = \basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$10441 ($dff) from module colorlight_i5 (D = $procmux$6773_Y, Q = \basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10866 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$10440 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank8_update_value0_re, Q = \basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$10438 ($dff) from module colorlight_i5 (D = $procmux$6777_Y, Q = \basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10869 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_reload_storage).
Adding SRST signal on $procdff$10436 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank8_ev_pending_re, Q = \basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10435 ($dff) from module colorlight_i5 (D = $procmux$6781_Y, Q = \basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10872 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_pending_r).
Adding SRST signal on $procdff$10434 ($dff) from module colorlight_i5 (D = $procmux$6785_Y, Q = \basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10874 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_load_storage).
Adding SRST signal on $procdff$10432 ($dff) from module colorlight_i5 (D = $procmux$6789_Y, Q = \basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10876 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_enable_storage).
Adding SRST signal on $procdff$10430 ($dff) from module colorlight_i5 (D = $procmux$6793_Y, Q = \basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10878 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_en_storage).
Adding SRST signal on $procdff$10428 ($dff) from module colorlight_i5 (D = \basesoc_spimaster_next_state, Q = \basesoc_spimaster_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10880 ($sdff) from module colorlight_i5 (D = \basesoc_spimaster_next_state, Q = \basesoc_spimaster_state).
Adding SRST signal on $procdff$10427 ($dff) from module colorlight_i5 (D = $procmux$6797_Y, Q = \basesoc_spiflash_phy_storage, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$10894 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_spiflash_phy_storage).
Adding EN signal on $procdff$10426 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0, Q = \basesoc_spiflash_phy_sr_out_cnt).
Adding SRST signal on $procdff$10425 ($dff) from module colorlight_i5 (D = $procmux$6805_Y, Q = \basesoc_spiflash_phy_sr_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10897 ($sdff) from module colorlight_i5 (D = $procmux$6805_Y, Q = \basesoc_spiflash_phy_sr_out).
Adding EN signal on $procdff$10424 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1, Q = \basesoc_spiflash_phy_sr_in_cnt).
Adding SRST signal on $procdff$10423 ($dff) from module colorlight_i5 (D = $procmux$6818_Y, Q = \basesoc_spiflash_phy_sr_in, rval = 0).
Adding SRST signal on $procdff$10421 ($dff) from module colorlight_i5 (D = { \basesoc_spiflash_phy_posedge \basesoc_spiflash_phy_posedge_reg [1] }, Q = \basesoc_spiflash_phy_posedge_reg, rval = 2'00).
Adding SRST signal on $procdff$10419 ($dff) from module colorlight_i5 (D = $procmux$6826_Y, Q = \basesoc_spiflash_phy_div, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10904 ($sdff) from module colorlight_i5 (D = \basesoc_spiflash_phy_storage, Q = \basesoc_spiflash_phy_div).
Adding SRST signal on $procdff$10418 ($dff) from module colorlight_i5 (D = $procmux$6831_Y, Q = \basesoc_spiflash_phy_count, rval = 4'1011).
Adding EN signal on $auto$ff.cc:266:slice$10906 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6157$1306_Y, Q = \basesoc_spiflash_phy_count).
Adding SRST signal on $procdff$10417 ($dff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6145$1303_Y, Q = \basesoc_spiflash_phy_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$10416 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_clk, Q = \basesoc_spiflash_phy_clk_reg, rval = 1'0).
Adding SRST signal on $procdff$10415 ($dff) from module colorlight_i5 (D = $procmux$6839_Y, Q = \basesoc_spiflash_phy_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10920 ($sdff) from module colorlight_i5 (D = $not$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3064$390_Y, Q = \basesoc_spiflash_phy_clk).
Adding EN signal on $procdff$10414 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_sdram_wrdata_storage).
Adding SRST signal on $procdff$10412 ($dff) from module colorlight_i5 (D = $procmux$6849_Y, Q = \basesoc_sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10411 ($dff) from module colorlight_i5 (D = $procmux$6856_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$10411 ($dff) from module colorlight_i5 (D = $procmux$6859_Y [2], Q = \basesoc_sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10933 ($sdff) from module colorlight_i5 (D = $procmux$6859_Y [2], Q = \basesoc_sdram_twtrcon_count [2]).
Adding EN signal on $auto$ff.cc:266:slice$10930 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6716$1425_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$10410 ($dff) from module colorlight_i5 (D = $procmux$6868_Y, Q = \basesoc_sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10409 ($dff) from module colorlight_i5 (D = $procmux$6872_Y, Q = \basesoc_sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10939 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6686$1419_Y, Q = \basesoc_sdram_trrdcon_count).
Adding SRST signal on $procdff$10408 ($dff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6178$1309_Y, Q = \basesoc_sdram_timer_count1, rval = 10'1110101001).
Adding SRST signal on $procdff$10407 ($dff) from module colorlight_i5 (D = $procmux$6882_Y, Q = \basesoc_sdram_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10946 ($sdff) from module colorlight_i5 (D = $procmux$6882_Y, Q = \basesoc_sdram_time1).
Adding SRST signal on $procdff$10406 ($dff) from module colorlight_i5 (D = $procmux$6889_Y, Q = \basesoc_sdram_time0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10950 ($sdff) from module colorlight_i5 (D = $procmux$6889_Y, Q = \basesoc_sdram_time0).
Adding SRST signal on $procdff$10405 ($dff) from module colorlight_i5 (D = $procmux$6898_Y, Q = \basesoc_sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10404 ($dff) from module colorlight_i5 (D = $procmux$6902_Y, Q = \basesoc_sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10955 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6701$1422_Y, Q = \basesoc_sdram_tccdcon_count).
Adding SRST signal on $procdff$10403 ($dff) from module colorlight_i5 (D = $procmux$6909_Y, Q = \basesoc_sdram_storage, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$10959 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [3:0], Q = \basesoc_sdram_storage).
Adding SRST signal on $procdff$10402 ($dff) from module colorlight_i5 (D = $procmux$6916_Y, Q = \basesoc_sdram_sequencer_trigger, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10961 ($sdff) from module colorlight_i5 (D = $procmux$6916_Y, Q = \basesoc_sdram_sequencer_trigger).
Adding SRST signal on $procdff$10401 ($dff) from module colorlight_i5 (D = $procmux$6465_Y, Q = \basesoc_sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$10400 ($dff) from module colorlight_i5 (D = $procmux$6925_Y, Q = \basesoc_sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10968 ($sdff) from module colorlight_i5 (D = $procmux$6923_Y, Q = \basesoc_sdram_sequencer_count).
Adding SRST signal on $procdff$10398 ($dff) from module colorlight_i5 (D = $procmux$6932_Y, Q = \basesoc_sdram_rddata_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10972 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_csr_dfi_p0_rddata, Q = \basesoc_sdram_rddata_status).
Adding SRST signal on $procdff$10396 ($dff) from module colorlight_i5 (D = $procmux$6504_Y, Q = \basesoc_sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$10395 ($dff) from module colorlight_i5 (D = $procmux$6938_Y, Q = \basesoc_sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10979 ($sdff) from module colorlight_i5 (D = $procmux$6936_Y, Q = \basesoc_sdram_postponer_count).
Adding SRST signal on $procdff$10394 ($dff) from module colorlight_i5 (D = \basesoc_sdram_twtrcon_valid, Q = \basesoc_sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$10393 ($dff) from module colorlight_i5 (D = $not$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6674$1417_Y, Q = \basesoc_sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$10392 ($dff) from module colorlight_i5 (D = $and$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5865$1230_Y, Q = \basesoc_sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$10391 ($dff) from module colorlight_i5 (D = $not$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6673$1416_Y, Q = \basesoc_sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$10389 ($dff) from module colorlight_i5 (D = $not$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6672$1415_Y, Q = \basesoc_sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$10388 ($dff) from module colorlight_i5 (D = \comb_rhs_self16, Q = \basesoc_sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$10387 ($dff) from module colorlight_i5 (D = \sync_rhs_self1, Q = \basesoc_sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$10386 ($dff) from module colorlight_i5 (D = $procmux$6942_Y, Q = \basesoc_sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11000 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_sdram_command_storage).
Adding SRST signal on $procdff$10384 ($dff) from module colorlight_i5 (D = $procmux$6469_Y, Q = \basesoc_sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$10383 ($dff) from module colorlight_i5 (D = $procmux$6479_Y, Q = \basesoc_sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$10382 ($dff) from module colorlight_i5 (D = $procmux$6486_Y, Q = \basesoc_sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$10380 ($dff) from module colorlight_i5 (D = $procmux$6496_Y [9:0], Q = \basesoc_sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$10380 ($dff) from module colorlight_i5 (D = $procmux$6498_Y [10], Q = \basesoc_sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$10379 ($dff) from module colorlight_i5 (D = $procmux$6983_Y, Q = \basesoc_sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11017 ($sdff) from module colorlight_i5 (D = $procmux$6954_Y, Q = \basesoc_sdram_choose_req_grant).
Adding SRST signal on $procdff$10377 ($dff) from module colorlight_i5 (D = $procmux$7030_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10376 ($dff) from module colorlight_i5 (D = $procmux$7040_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11034 ($sdff) from module colorlight_i5 (D = $procmux$7040_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$10375 ($dff) from module colorlight_i5 (D = $procmux$7046_Y, Q = \basesoc_sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10374 ($dff) from module colorlight_i5 (D = $procmux$7056_Y, Q = \basesoc_sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11041 ($sdff) from module colorlight_i5 (D = $procmux$7056_Y, Q = \basesoc_sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$10373 ($dff) from module colorlight_i5 (D = $procmux$7062_Y, Q = \basesoc_sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10372 ($dff) from module colorlight_i5 (D = $procmux$7069_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10372 ($dff) from module colorlight_i5 (D = $procmux$7072_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11051 ($sdff) from module colorlight_i5 (D = $procmux$7072_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11048 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6536$1407_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $procdff$10371 ($dff) from module colorlight_i5 (D = $procmux$7076_Y, Q = \basesoc_sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11056 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$10370 ($dff) from module colorlight_i5 (D = $procmux$7086_Y, Q = \basesoc_sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11060 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine3_row).
Adding SRST signal on $procdff$10369 ($dff) from module colorlight_i5 (D = $procmux$7090_Y, Q = \basesoc_sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11066 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6476$1390_Y, Q = \basesoc_sdram_bankmachine3_produce).
Adding SRST signal on $procdff$10368 ($dff) from module colorlight_i5 (D = $procmux$7094_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11068 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_source_valid, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$10367 ($dff) from module colorlight_i5 (D = $procmux$7098_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11070 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10366 ($dff) from module colorlight_i5 (D = $procmux$7102_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11072 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10363 ($dff) from module colorlight_i5 (D = $procmux$7115_Y, Q = \basesoc_sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11074 ($sdff) from module colorlight_i5 (D = $procmux$7115_Y, Q = \basesoc_sdram_bankmachine3_level).
Adding SRST signal on $procdff$10362 ($dff) from module colorlight_i5 (D = $procmux$7119_Y, Q = \basesoc_sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11082 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6479$1391_Y, Q = \basesoc_sdram_bankmachine3_consume).
Adding SRST signal on $procdff$10361 ($dff) from module colorlight_i5 (D = $procmux$7125_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10360 ($dff) from module colorlight_i5 (D = $procmux$7135_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11087 ($sdff) from module colorlight_i5 (D = $procmux$7135_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$10359 ($dff) from module colorlight_i5 (D = $procmux$7141_Y, Q = \basesoc_sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10358 ($dff) from module colorlight_i5 (D = $procmux$7151_Y, Q = \basesoc_sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11094 ($sdff) from module colorlight_i5 (D = $procmux$7151_Y, Q = \basesoc_sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$10357 ($dff) from module colorlight_i5 (D = $procmux$7157_Y, Q = \basesoc_sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10356 ($dff) from module colorlight_i5 (D = $procmux$7164_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10356 ($dff) from module colorlight_i5 (D = $procmux$7167_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11104 ($sdff) from module colorlight_i5 (D = $procmux$7167_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11101 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6460$1385_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $procdff$10355 ($dff) from module colorlight_i5 (D = $procmux$7171_Y, Q = \basesoc_sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11109 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$10354 ($dff) from module colorlight_i5 (D = $procmux$7181_Y, Q = \basesoc_sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11113 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine2_row).
Adding SRST signal on $procdff$10353 ($dff) from module colorlight_i5 (D = $procmux$7185_Y, Q = \basesoc_sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11119 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6400$1368_Y, Q = \basesoc_sdram_bankmachine2_produce).
Adding SRST signal on $procdff$10352 ($dff) from module colorlight_i5 (D = $procmux$7189_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11121 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_source_valid, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$10351 ($dff) from module colorlight_i5 (D = $procmux$7193_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11123 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10350 ($dff) from module colorlight_i5 (D = $procmux$7197_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11125 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10347 ($dff) from module colorlight_i5 (D = $procmux$7210_Y, Q = \basesoc_sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11127 ($sdff) from module colorlight_i5 (D = $procmux$7210_Y, Q = \basesoc_sdram_bankmachine2_level).
Adding SRST signal on $procdff$10346 ($dff) from module colorlight_i5 (D = $procmux$7214_Y, Q = \basesoc_sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11135 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6403$1369_Y, Q = \basesoc_sdram_bankmachine2_consume).
Adding SRST signal on $procdff$10345 ($dff) from module colorlight_i5 (D = $procmux$7220_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10344 ($dff) from module colorlight_i5 (D = $procmux$7230_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11140 ($sdff) from module colorlight_i5 (D = $procmux$7230_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$10343 ($dff) from module colorlight_i5 (D = $procmux$7236_Y, Q = \basesoc_sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10342 ($dff) from module colorlight_i5 (D = $procmux$7246_Y, Q = \basesoc_sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11147 ($sdff) from module colorlight_i5 (D = $procmux$7246_Y, Q = \basesoc_sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$10341 ($dff) from module colorlight_i5 (D = $procmux$7252_Y, Q = \basesoc_sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10340 ($dff) from module colorlight_i5 (D = $procmux$7259_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10340 ($dff) from module colorlight_i5 (D = $procmux$7262_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11157 ($sdff) from module colorlight_i5 (D = $procmux$7262_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11154 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6384$1363_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $procdff$10339 ($dff) from module colorlight_i5 (D = $procmux$7266_Y, Q = \basesoc_sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11162 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$10338 ($dff) from module colorlight_i5 (D = $procmux$7276_Y, Q = \basesoc_sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11166 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine1_row).
Adding SRST signal on $procdff$10337 ($dff) from module colorlight_i5 (D = $procmux$7280_Y, Q = \basesoc_sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11172 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6324$1346_Y, Q = \basesoc_sdram_bankmachine1_produce).
Adding SRST signal on $procdff$10336 ($dff) from module colorlight_i5 (D = $procmux$7284_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11174 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_source_valid, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$10335 ($dff) from module colorlight_i5 (D = $procmux$7288_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11176 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10334 ($dff) from module colorlight_i5 (D = $procmux$7292_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11178 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10331 ($dff) from module colorlight_i5 (D = $procmux$7305_Y, Q = \basesoc_sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11180 ($sdff) from module colorlight_i5 (D = $procmux$7305_Y, Q = \basesoc_sdram_bankmachine1_level).
Adding SRST signal on $procdff$10330 ($dff) from module colorlight_i5 (D = $procmux$7309_Y, Q = \basesoc_sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11188 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6327$1347_Y, Q = \basesoc_sdram_bankmachine1_consume).
Adding SRST signal on $procdff$10329 ($dff) from module colorlight_i5 (D = $procmux$7315_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10328 ($dff) from module colorlight_i5 (D = $procmux$7325_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11193 ($sdff) from module colorlight_i5 (D = $procmux$7325_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$10327 ($dff) from module colorlight_i5 (D = $procmux$7331_Y, Q = \basesoc_sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10326 ($dff) from module colorlight_i5 (D = $procmux$7341_Y, Q = \basesoc_sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11200 ($sdff) from module colorlight_i5 (D = $procmux$7341_Y, Q = \basesoc_sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$10325 ($dff) from module colorlight_i5 (D = $procmux$7347_Y, Q = \basesoc_sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10324 ($dff) from module colorlight_i5 (D = $procmux$7354_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10324 ($dff) from module colorlight_i5 (D = $procmux$7357_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11210 ($sdff) from module colorlight_i5 (D = $procmux$7357_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11207 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6308$1341_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $procdff$10323 ($dff) from module colorlight_i5 (D = $procmux$7361_Y, Q = \basesoc_sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11215 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$10322 ($dff) from module colorlight_i5 (D = $procmux$7371_Y, Q = \basesoc_sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11219 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine0_row).
Adding SRST signal on $procdff$10321 ($dff) from module colorlight_i5 (D = $procmux$7375_Y, Q = \basesoc_sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11225 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6248$1324_Y, Q = \basesoc_sdram_bankmachine0_produce).
Adding SRST signal on $procdff$10320 ($dff) from module colorlight_i5 (D = $procmux$7379_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11227 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_source_valid, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$10319 ($dff) from module colorlight_i5 (D = $procmux$7383_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11229 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10318 ($dff) from module colorlight_i5 (D = $procmux$7387_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11231 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10315 ($dff) from module colorlight_i5 (D = $procmux$7400_Y, Q = \basesoc_sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11233 ($sdff) from module colorlight_i5 (D = $procmux$7400_Y, Q = \basesoc_sdram_bankmachine0_level).
Adding SRST signal on $procdff$10314 ($dff) from module colorlight_i5 (D = $procmux$7404_Y, Q = \basesoc_sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11241 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6251$1325_Y, Q = \basesoc_sdram_bankmachine0_consume).
Adding EN signal on $procdff$10313 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_sdram_baddress_storage).
Adding EN signal on $procdff$10311 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [10:0], Q = \basesoc_sdram_address_storage).
Adding SRST signal on $procdff$10309 ($dff) from module colorlight_i5 (D = $procmux$7412_Y, Q = \basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$11245 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_scratch_storage).
Adding SRST signal on $procdff$10307 ($dff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5983$1259_Y [32], Q = \basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$10306 ($dff) from module colorlight_i5 (D = \regs1, Q = \basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$10305 ($dff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5983$1259_Y [31:0], Q = \basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$10304 ($dff) from module colorlight_i5 (D = \basesoc_rx_data_rs232phyrx_next_value1, Q = \basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$11254 ($dffe) from module colorlight_i5 (D = { \regs1 \basesoc_rx_data [7:1] }, Q = \basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$10303 ($dff) from module colorlight_i5 (D = \basesoc_rx_count_rs232phyrx_next_value0, Q = \basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$11258 ($dffe) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2579$332_Y, Q = \basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$10302 ($dff) from module colorlight_i5 (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$10301 ($dff) from module colorlight_i5 (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$10300 ($dff) from module colorlight_i5 (D = $procmux$7420_Y, Q = \basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11264 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_reset_storage).
Adding SRST signal on $procdff$10299 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank0_reset0_re, Q = \basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$10298 ($dff) from module colorlight_i5 (D = $procmux$6541_Y, Q = \basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10297 ($dff) from module colorlight_i5 (D = $procmux$7424_Y, Q = \basesoc_mmap_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11268 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_mmap_storage).
Adding SRST signal on $procdff$10295 ($dff) from module colorlight_i5 (D = $procmux$7429_Y, Q = \basesoc_mmap_count, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$11270 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6086$1292_Y, Q = \basesoc_mmap_count).
Adding EN signal on $procdff$10294 ($dff) from module colorlight_i5 (D = 2'00, Q = \basesoc_mmap_byte_count).
Adding SRST signal on $procdff$10293 ($dff) from module colorlight_i5 (D = $procmux$7437_Y, Q = \basesoc_mmap_burst_cs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11275 ($sdff) from module colorlight_i5 (D = \basesoc_mmap_burst_cs_litespimmap_next_value0, Q = \basesoc_mmap_burst_cs).
Adding EN signal on $procdff$10292 ($dff) from module colorlight_i5 (D = \basesoc_mmap_burst_adr_litespimmap_next_value2, Q = \basesoc_mmap_burst_adr).
Adding SRST signal on $procdff$10291 ($dff) from module colorlight_i5 (D = $procmux$7443_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11278 ($sdff) from module colorlight_i5 (D = \basesoc_master_rxtx_re, Q = \basesoc_master_tx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10290 ($dff) from module colorlight_i5 (D = $procmux$7447_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_width, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11280 ($sdff) from module colorlight_i5 (D = \basesoc_master_phyconfig_storage [11:8], Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_width).
Adding SRST signal on $procdff$10288 ($dff) from module colorlight_i5 (D = $procmux$7455_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_len, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$11282 ($sdff) from module colorlight_i5 (D = \basesoc_master_phyconfig_storage [5:0], Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_len).
Adding SRST signal on $procdff$10287 ($dff) from module colorlight_i5 (D = $procmux$7459_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11284 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10283 ($dff) from module colorlight_i5 (D = $procmux$7467_Y, Q = \basesoc_master_rx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11286 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_valid, Q = \basesoc_master_rx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10282 ($dff) from module colorlight_i5 (D = $procmux$7471_Y, Q = \basesoc_master_rx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11288 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_payload_data, Q = \basesoc_master_rx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10279 ($dff) from module colorlight_i5 (D = $procmux$7479_Y, Q = \basesoc_master_phyconfig_storage, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11290 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [23:0], Q = \basesoc_master_phyconfig_storage).
Adding SRST signal on $procdff$10277 ($dff) from module colorlight_i5 (D = $procmux$7483_Y, Q = \basesoc_master_cs_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11292 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_master_cs_storage).
Adding SRST signal on $procdff$10275 ($dff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11294 ($sdff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state).
Adding SRST signal on $procdff$10274 ($dff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11310 ($sdff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state).
Adding SRST signal on $procdff$10273 ($dff) from module colorlight_i5 (D = \basesoc_litedramnativeportconverter_next_state, Q = \basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$10272 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11335 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$10271 ($dff) from module colorlight_i5 (D = $or$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6723$1438_Y, Q = \basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$10270 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid2, Q = \basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$10269 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid1, Q = \basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$10268 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid0, Q = \basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$10267 ($dff) from module colorlight_i5 (D = $or$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6724$1450_Y, Q = \basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$10266 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11350 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$10265 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11366 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$10264 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11386 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$10263 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11406 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$10262 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11426 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$10261 ($dff) from module colorlight_i5 (D = $procmux$7487_Y, Q = \basesoc_interface1_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11446 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_we_wishbone2csr_next_value3, Q = \basesoc_interface1_we).
Adding SRST signal on $procdff$10260 ($dff) from module colorlight_i5 (D = $procmux$7491_Y, Q = \basesoc_interface1_re, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11448 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_re_wishbone2csr_next_value2, Q = \basesoc_interface1_re).
Adding EN signal on $procdff$10259 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w_wishbone2csr_next_value0, Q = \basesoc_interface1_dat_w).
Adding EN signal on $procdff$10258 ($dff) from module colorlight_i5 (D = \basesoc_interface1_adr_wishbone2csr_next_value1, Q = \basesoc_interface1_adr).
Adding SRST signal on $auto$ff.cc:266:slice$11451 ($dffe) from module colorlight_i5 (D = \basesoc_adapted_interface_adr [13:0], Q = \basesoc_interface1_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$10257 ($dff) from module colorlight_i5 (D = $procmux$7503_Y, Q = \basesoc_grant, rval = 1'0).
Adding SRST signal on $procdff$10256 ($dff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11458 ($sdff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$10255 ($dff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11468 ($sdff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state).
Adding SRST signal on $procdff$10253 ($dff) from module colorlight_i5 (D = $procmux$7514_Y, Q = \basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11478 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5955$1249_Y, Q = \basesoc_bus_errors).
Adding SRST signal on $procdff$10252 ($dff) from module colorlight_i5 (D = $procmux$6545_Y, Q = \basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10250 ($dff) from module colorlight_i5 (D = $procmux$7518_Y, Q = \az_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11483 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [15:0], Q = \az_storage).
Adding SRST signal on $procdff$10248 ($dff) from module colorlight_i5 (D = $procmux$7522_Y, Q = \ay_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11485 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [15:0], Q = \ay_storage).
Adding SRST signal on $procdff$10246 ($dff) from module colorlight_i5 (D = $procmux$7526_Y, Q = \ax_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11487 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [15:0], Q = \ax_storage).
Adding SRST signal on $procdff$10244 ($dff) from module colorlight_i5 (D = $procmux$7530_Y, Q = \_w_storage, rval = 3'101).
Adding EN signal on $auto$ff.cc:266:slice$11489 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [2:0], Q = \_w_storage).
Adding SRST signal on $procdff$10241 ($dff) from module colorlight_i5 (D = $procmux$7539_Y, Q = \spi_mosi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11491 ($sdff) from module colorlight_i5 (D = \sync_f_self, Q = \spi_mosi).
Adding SRST signal on $procdff$10240 ($dff) from module colorlight_i5 (D = $not$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6804$1466_Y, Q = \spi_cs_n, rval = 1'0).
Adding SRST signal on $procdff$10239 ($dff) from module colorlight_i5 (D = $procmux$7546_Y, Q = \spi_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11498 ($sdff) from module colorlight_i5 (D = $procmux$7546_Y, Q = \spi_clk).
Adding SRST signal on $procdff$10238 ($dff) from module colorlight_i5 (D = $procmux$7550_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11502 ($sdff) from module colorlight_i5 (D = \basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$10217 ($dff) from module colorlight_i5 (D = $memrd$\storage$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7509$1508_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$10212 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7530$1518_DATA, Q = \storage_1_dat1).
Adding EN signal on $flatten\fall_detect_mag_sq.$procdff$9946 ($adff) from module colorlight_i5 (D = $flatten\fall_detect_mag_sq.$add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:27$3382_Y, Q = \fall_detect_mag_sq.mag_sq).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9941 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5398$3389_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_tags_port0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9937 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$3402_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9936 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5415$3401_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9935 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5414$3400_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9934 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5413$3399_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9920 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_mask, Q = \VexRiscv.dataCache_1.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9919 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayHits, Q = \VexRiscv.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9918 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$ne$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$3595_Y, Q = \VexRiscv.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9917 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_dataColisions, Q = \VexRiscv.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9916 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayInvalidate, Q = \VexRiscv.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9915 ($dff) from module colorlight_i5 (D = { \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read }, Q = \VexRiscv.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9913 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1._zz_ways_0_tags_port0 [1], Q = \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9910 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9909 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9907 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowWrite).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9906 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowRead).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9905 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9904 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31], Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9903 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9901 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_size, Q = \VexRiscv.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9900 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_wr, Q = \VexRiscv.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9899 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_dataColisions, Q = \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9898 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageA_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9897 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_mask, Q = \VexRiscv.dataCache_1.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9895 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9894 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.dataCache_1.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9887 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3820_Y, Q = \VexRiscv.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11533 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_killReg).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9886 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3827_Y, Q = \VexRiscv.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11535 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9885 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_waysAllocator).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9884 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.loader_counter_valueNext, Q = \VexRiscv.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9883 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3836_Y, Q = \VexRiscv.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11539 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9882 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$logic_and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5980$3609_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9881 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3796_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [7], rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9881 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3810_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$11547 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3810_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9880 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3848_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11551 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3848_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9879 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3853_Y, Q = \VexRiscv.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11555 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.memCmdSent).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9875 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6139$3621_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9871 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6151$3630_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9870 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3708_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11563 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3675_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9869 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3713_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11565 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9868 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3722_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11569 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3722_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9867 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3727_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11573 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9866 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3738_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11575 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3738_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9865 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1 [1], Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9864 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9862 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9861 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9860 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9857 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9855 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9854 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1, Q = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9852 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3702_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11587 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3677_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9851 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding EN signal on $flatten\VexRiscv.$procdff$9999 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3353_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$9998 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3350_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$9998 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$9997 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4663_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$ff.cc:266:slice$11600 ($dffe) from module colorlight_i5 (D = 2'x, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Adding EN signal on $flatten\VexRiscv.$procdff$9996 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4671_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4669_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5 (D = 3'x, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Adding EN signal on $flatten\VexRiscv.$procdff$9995 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$9994 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$9993 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$9992 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$9991 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4895$3347_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\VexRiscv.$procdff$9990 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$9986 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$9982 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size).
Adding EN signal on $flatten\VexRiscv.$procdff$9981 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask).
Adding EN signal on $flatten\VexRiscv.$procdff$9980 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data).
Adding EN signal on $flatten\VexRiscv.$procdff$9979 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address).
Adding EN signal on $flatten\VexRiscv.$procdff$9977 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr).
Adding EN signal on $flatten\VexRiscv.$procdff$9969 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit, Q = \VexRiscv.IBusCachedPlugin_s2_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$9968 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$9967 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload).
Adding SRST signal on $flatten\VexRiscv.$procdff$10122 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4824$3343_Y, Q = \VexRiscv._zz_dBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10121 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4825_Y, Q = \VexRiscv._zz_dBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11647 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4823_Y, Q = \VexRiscv._zz_dBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$10120 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4817$3338_Y, Q = \VexRiscv._zz_iBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10119 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4832_Y, Q = \VexRiscv._zz_iBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11650 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3337_Y, Q = \VexRiscv._zz_iBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$10118 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4839_Y, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11654 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit).
Adding SRST signal on $flatten\VexRiscv.$procdff$10117 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3095_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$10115 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10114 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4846_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11664 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$10113 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4855_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11672 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$10112 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4864_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11680 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10111 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4778_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10110 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4707$3334_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10109 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4794_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10108 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4800_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10107 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10104 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4878_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11703 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$10103 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4885_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11707 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$10102 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4892_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11711 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$10101 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4911_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$10100 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4928_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10099 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4945_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10098 ($dff) from module colorlight_i5 (D = \VexRiscv.HazardSimplePlugin_writeBackWrites_valid, Q = \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10095 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4955_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11719 ($sdff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$10094 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4960_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11721 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN).
Adding SRST signal on $flatten\VexRiscv.$procdff$10089 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5001_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11725 ($sdff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$10088 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5010_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11729 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5010_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10087 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5017_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11733 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5017_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$10086 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5024_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11737 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5024_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$10085 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5031_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11741 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5031_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$10082 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5045_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11747 ($sdff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12] \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 2'00 }, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg).
Adding SRST signal on $flatten\VexRiscv.$procdff$10081 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5052_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11749 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5052_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$10080 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5059_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11753 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5059_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$10079 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5066_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11757 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5066_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$10077 ($dff) from module colorlight_i5 (D = $or$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2451$302_Y, Q = \VexRiscv.iBusWishbone_DAT_MISO_regNext, rval = 32'11111111111111111111111111111111).
Adding EN signal on $flatten\VexRiscv.$procdff$10076 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5143$3372_Y, Q = \VexRiscv.execute_CsrPlugin_csr_4032).
Adding EN signal on $flatten\VexRiscv.$procdff$10075 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140$3371_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3008).
Adding EN signal on $flatten\VexRiscv.$procdff$10074 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$3370_Y, Q = \VexRiscv.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\VexRiscv.$procdff$10073 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$3369_Y, Q = \VexRiscv.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\VexRiscv.$procdff$10072 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$3368_Y, Q = \VexRiscv.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\VexRiscv.$procdff$10071 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3367_Y, Q = \VexRiscv.execute_CsrPlugin_csr_773).
Adding EN signal on $flatten\VexRiscv.$procdff$10070 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$3366_Y, Q = \VexRiscv.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\VexRiscv.$procdff$10069 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$3365_Y, Q = \VexRiscv.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\VexRiscv.$procdff$10068 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$3364_Y, Q = \VexRiscv.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\VexRiscv.$procdff$10067 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5116$3363_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3264).
Adding EN signal on $flatten\VexRiscv.$procdff$10066 ($dff) from module colorlight_i5 (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$10065 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$10064 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$10063 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$10062 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$10061 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$10060 ($dff) from module colorlight_i5 (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Adding EN signal on $flatten\VexRiscv.$procdff$10059 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$10058 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$10057 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2_1, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$10056 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$10055 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \VexRiscv.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$10054 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF, Q = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$10052 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$10051 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$10050 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$10049 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$10048 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$10047 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$10046 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$10045 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$10044 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_IS_DIV, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$10043 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$10042 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$10041 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$10040 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10039 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10038 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 }, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10037 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$10036 ($dff) from module colorlight_i5 (D = { \VexRiscv.decode_BRANCH_CTRL [1] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10035 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10034 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10033 ($dff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [12] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10032 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$10031 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$10030 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$10029 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$10028 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [5], Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$10027 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$10026 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$10025 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$10024 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$10023 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$10022 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$ff.cc:266:slice$11815 ($dffe) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_68, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$10021 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [9] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10020 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10019 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$10018 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$10017 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$10016 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$10015 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [2] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10010 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$10009 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$10008 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$10007 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$10006 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$10005 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$10003 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_memory_DivPlugin_div_result_1 [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$10002 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4641_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11835 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$10001 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4926$3362_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$10000 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4485_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$10000 ($dff) from module colorlight_i5 (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Adding EN signal on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5 (D = \VexRiscv.memory_DivPlugin_div_stage_0_outRemainder, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$11840 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11778 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11748 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11748 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11644 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11614 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$11614 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11614 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11605 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$11605 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11584 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11583 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11582 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11581 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11574 ($sdffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11537 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11536 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11534 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11529 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11523 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11522 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11521 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11520 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11519 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11274 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11274 ($dffe) from module colorlight_i5.

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 631 unused cells and 628 unused wires.
<suppressed ~648 debug messages>

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~88 debug messages>

5.14.9. Rerunning OPT passes. (Maybe there is more to do..)

5.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$2901.
    dead port 2/2 on $mux $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$2901.
Removed 2 multiplexer ports.
<suppressed ~2146 debug messages>

5.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11456: { $auto$rtlil.cc:3128:Not$11454 $procmux$7915_CMP $procmux$7914_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11272: { $procmux$9518_CMP $procmux$9517_CMP $procmux$9516_CMP $procmux$9515_CMP $procmux$9514_CMP $procmux$9513_CMP $procmux$9512_CMP $procmux$9511_CMP \sys_rst }
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$11625: { \VexRiscv.CsrPlugin_hadException \VexRiscv.when_CsrPlugin_l1390 }
  Optimizing cells in module \colorlight_i5.
Performed a total of 3 changes.

5.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~123 debug messages>
Removed a total of 41 cells.

5.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11626 ($dffe) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:0], Q = \VexRiscv.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11516 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11585 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11585 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11643 ($dffe) from module colorlight_i5.

5.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 73 unused wires.
<suppressed ~1 debug messages>

5.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

5.14.16. Rerunning OPT passes. (Maybe there is more to do..)

5.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2148 debug messages>

5.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11590 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11590 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11829 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11829 ($dffe) from module colorlight_i5.

5.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.23. Rerunning OPT passes. (Maybe there is more to do..)

5.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2148 debug messages>

5.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11828 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11828 ($dffe) from module colorlight_i5.

5.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.30. Rerunning OPT passes. (Maybe there is more to do..)

5.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2148 debug messages>

5.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11827 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11827 ($dffe) from module colorlight_i5.

5.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.37. Rerunning OPT passes. (Maybe there is more to do..)

5.14.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2148 debug messages>

5.14.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.41. Executing OPT_DFF pass (perform DFF optimizations).

5.14.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.14.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.44. Finished fast OPT passes. (There is nothing left to do.)

5.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7485$1738 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7451$1737 (rom).
Removed top 1 address bits (of 15) from memory read port colorlight_i5.$memrd$\rom$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7455$1470 (rom).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10936 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10953 ($ne).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3376$430 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11037 ($ne).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3539$460 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3702$490 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3865$520 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11054 ($ne).
Removed top 9 bits (of 28) from port Y of cell colorlight_i5.$sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4364$891 ($sub).
Removed top 9 bits (of 28) from port A of cell colorlight_i5.$sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4364$891 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4364$891 ($sub).
Removed top 11 bits (of 16) from port B of cell colorlight_i5.$eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4565$929 ($eq).
Removed top 10 bits (of 16) from port B of cell colorlight_i5.$eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4566$931 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11160 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11196 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11550 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11090 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11107 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11143 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11595 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6204_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6253_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$6252 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6254_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6255_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6256_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6257_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6258_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$6259_CMP0 ($eq).
Removed top 15 bits (of 32) from mux cell colorlight_i5.$procmux$6321 ($pmux).
Removed cell colorlight_i5.$procmux$6354 ($mux).
Removed cell colorlight_i5.$procmux$6360 ($mux).
Removed top 29 bits (of 32) from mux cell colorlight_i5.$procmux$6370 ($pmux).
Removed top 7 bits (of 8) from mux cell colorlight_i5.$procmux$6566 ($mux).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$6815_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$6816_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$6817_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6973_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7559_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7560_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$7561_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7566_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$7862 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7915_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7980_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8035_CMP0 ($eq).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$8070 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8072_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$8139 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8144_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8217_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8245_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8248_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8255_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8353_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8356_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8361_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8574_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8577_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8582_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8795_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8798_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8803_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9016_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9019_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9024_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9224_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9393_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9512_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9513_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9514_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9515_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9516_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9517_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$9518_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$9520 ($mux).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$procmux$9541 ($mux).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$9574 ($mux).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11505 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11504 ($dffe).
Removed top 29 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10770 ($sdff).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$10766 ($sdff).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$10762 ($sdff).
Removed top 15 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10760 ($sdff).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10757 ($sdff).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11395 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11415 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11435 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11375 ($ne).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11313 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11213 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3581 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$3589 ($eq).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3597 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3675 ($add).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3677 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5929_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5783_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5473_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5460_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5456_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5451_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5447_CMP0 ($eq).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11824 ($dffe).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5325_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5152_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5924_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$3370 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$3369 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$3368 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3367 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$3366 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$3365 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$3364 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3353 ($add).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3350 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3350 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3350 ($add).
Removed top 1 bits (of 33) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3349 ($mux).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3348 ($not).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3348 ($not).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3340 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3337 ($add).
Removed top 27 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3315 ($mux).
Removed top 20 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3270 ($or).
Removed top 20 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3270 ($or).
Removed top 20 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3270 ($or).
Removed top 6 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3269 ($or).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3269 ($or).
Removed top 6 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3269 ($or).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4296$3116 ($and).
Removed top 1 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3104 ($sub).
Removed top 5 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3095 ($add).
Removed top 14 bits (of 66) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3088 ($add).
Removed top 2 bits (of 66) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3088 ($add).
Removed top 2 bits (of 66) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3088 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$3049 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$3047 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4080$3045 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3626$2950 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2834 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3034$2824 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2779 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$2736 ($eq).
Removed top 7 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2563$2726 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2382$2710 ($eq).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2705 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2705 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2705 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2704 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2704 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2704 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2703 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2703 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2703 ($mul).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2702 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1544$2686 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1531$2678 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1529$2676 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1524$2670 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1523$2668 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1514$2660 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1507$2654 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1506$2652 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$2643 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1485$2638 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1484$2637 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$2636 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1480$2633 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1479$2631 ($eq).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11773 ($dffe).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1449$2606 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1447$2603 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$2591 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1438$2589 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1430$2581 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$2578 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$2566 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1413$2561 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1412$2559 ($eq).
Removed top 2 bits (of 31) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1411$2557 ($eq).
Removed top 5 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2554 ($eq).
Removed top 6 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2552 ($eq).
Removed top 8 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2550 ($eq).
Removed top 10 bits (of 16) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2548 ($eq).
Removed top 7 bits (of 13) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1406$2547 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$2545 ($eq).
Removed top 2 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2542 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2540 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2538 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2536 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1400$2535 ($eq).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2529 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2529 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2529 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2524 ($sub).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2523 ($and).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2523 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2523 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2522 ($not).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2522 ($not).
Removed top 31 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1360$2521 ($mux).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2517 ($add).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$2516 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$2515 ($mux).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2513 ($sub).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sshr$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1334$2510 ($sshr).
Converting cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2506 ($add) from unsigned to signed.
Removed top 19 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2506 ($add).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2506 ($add).
Removed top 1 bits (of 52) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2506 ($add).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5282$1106 ($or).
Removed top 15 bits (of 32) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5282$1110 ($or).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5282$1113 ($or).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11825 ($dffe).
Removed top 1 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2702 ($add).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11774 ($dffe).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2524 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2524 ($sub).
Removed top 2 bits (of 34) from port Y of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2703 ($mul).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$227_EN[31:0]$1474.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$228_EN[31:0]$1477.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7473$229_EN[31:0]$1480.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3350_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2522_Y.
Removed top 7 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2527_Y.
Removed top 6 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3269_Y.
Removed top 20 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3270_Y.
Removed top 24 bits (of 32) from wire colorlight_i5.$procmux$6252_Y.
Removed top 15 bits (of 32) from wire colorlight_i5.$procmux$6321_Y.
Removed top 29 bits (of 32) from wire colorlight_i5.$procmux$6370_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$8139_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$9520_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$procmux$9541_Y.
Removed top 30 bits (of 32) from wire colorlight_i5.basesoc_interrupt.
Removed top 3 bits (of 4) from wire colorlight_i5.basesoc_mmap_source_payload_width.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine3_wrport_dat_w.
Removed top 2 bits (of 21) from wire colorlight_i5.basesoc_tag_di_tag.
Removed top 4 bits (of 144) from wire colorlight_i5.basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data.
Removed top 24 bits (of 32) from wire colorlight_i5.csr_bankarray_sram_bus_dat_r.

5.16. Executing PEEPOPT pass (run peephole optimizers).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 43 unused wires.
<suppressed ~14 debug messages>

5.18. Executing SHARE pass (SAT-based resource sharing).
Found 20 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6124$1300 ($sshl):
    Found 1 activation_patterns using ctrl signal \basesoc_spiflash_phy_sr_out_shift.
    Found 1 candidates: $sshl$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6120$1299
    Analyzing resource sharing with $sshl$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6120$1299 ($sshl):
      Found 1 activation_patterns using ctrl signal { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load }.
      Activation pattern for cell $sshl$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6124$1300: \basesoc_spiflash_phy_sr_out_shift = 1'1
      Activation pattern for cell $sshl$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6120$1299: { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load } = 2'01
      According to the SAT solver this pair of cells can be shared. (Pattern only case)
      Simplified activation pattern for cell $sshl$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6124$1300: \basesoc_spiflash_phy_sr_out_shift = 1'1
      Simplified activation pattern for cell $sshl$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6120$1299: \basesoc_spiflash_phy_sr_out_shift = 1'0
      Activation signal for $sshl$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6124$1300: $auto$share.cc:1068:make_cell_activation_logic$11883
      New cell: $auto$share.cc:669:make_supercell$11890 ($sshl)
  Analyzing resource sharing options for $auto$share.cc:669:make_supercell$11890 ($sshl):
    Found 2 activation_patterns using ctrl signal { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7628$1566 ($memrd):
    Found 6 activation_patterns using ctrl signal { $procmux$8144_CMP $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4313$889_Y \socbushandler_done \basesoc_write_from_slave \basesoc_wishbone_bridge_cmd_valid \basesoc_tag_port_we \basesoc_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7491$1498 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$7914_CMP \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7839$1647 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8216_CMP $procmux$8071_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7825$1639 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8216_CMP $procmux$8071_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7811$1631 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8217_CMP $procmux$8072_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7797$1623 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8217_CMP $procmux$8072_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7783$1615 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8217_CMP $procmux$8072_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7769$1607 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8217_CMP $procmux$8072_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7755$1599 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8218_CMP $procmux$8073_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7741$1591 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8218_CMP $procmux$8073_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7923$1695 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8218_CMP $procmux$8217_CMP $procmux$8216_CMP $procmux$8073_CMP $procmux$8072_CMP $procmux$8071_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7909$1687 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8218_CMP $procmux$8217_CMP $procmux$8216_CMP $procmux$8073_CMP $procmux$8072_CMP $procmux$8071_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7895$1679 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8218_CMP $procmux$8217_CMP $procmux$8216_CMP $procmux$8073_CMP $procmux$8072_CMP $procmux$8071_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7881$1671 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8218_CMP $procmux$8217_CMP $procmux$8216_CMP $procmux$8073_CMP $procmux$8072_CMP $procmux$8071_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7867$1663 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8216_CMP $procmux$8071_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7853$1655 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8216_CMP $procmux$8071_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7727$1583 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8218_CMP $procmux$8073_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:7713$1575 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8218_CMP $procmux$8073_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
Removing 2 cells in module colorlight_i5:
  Removing cell $sshl$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6120$1299 ($sshl).
  Removing cell $sshl$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6124$1300 ($sshl).

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.19.2. Continuing TECHMAP pass.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~62 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

5.22. Executing TECHMAP pass (map to technology primitives).

5.22.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.22.2. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

5.22.3. Continuing TECHMAP pass.
Using template $paramod$98b5abf51e25760e7ff42b5f29b6a0813dd63380\_80_mul for cells of type $mul.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~396 debug messages>

5.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2579$332 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2969$377 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4397$898 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4399$899 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4591$933 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5955$1249 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5968$1258 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5983$1259 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6000$1263 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6003$1264 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6007$1269 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6022$1274 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6025$1275 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6029$1280 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6145$1303 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6231$1320 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6248$1324 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6251$1325 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6255$1330 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6324$1346 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6327$1347 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6331$1352 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6400$1368 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6403$1369 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6407$1374 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6476$1390 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6479$1391 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6483$1396 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6744$1452 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6755$1455 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6795$1462 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2506 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2517 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$2518 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2529 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2702 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2779 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2835 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2999 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3088 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3095 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3337 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3340 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3350 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3353 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2513 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2524 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3104 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3675 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3677 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3581 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3597 ($add).
  creating $macc model for $flatten\fall_detect_mag_sq.$add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:27$3380 ($add).
  creating $macc model for $flatten\fall_detect_mag_sq.$add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:27$3382 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2540$329 ($add).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2379$262 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3096$402 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3100$403 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3133$409 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4593$934 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5948$1247 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6011$1270 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6033$1281 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6040$1283 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6063$1288 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6086$1292 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6120$1298 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6157$1306 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6178$1309 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6184$1310 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6195$1313 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6259$1331 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6278$1335 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6293$1338 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6308$1341 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6335$1353 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6354$1357 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6369$1360 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6384$1363 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6411$1375 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6430$1379 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6445$1382 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6460$1385 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6487$1397 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6506$1401 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6521$1404 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6536$1407 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6547$1411 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6554$1414 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6686$1419 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6701$1422 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6716$1425 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6813$1467 ($sub).
  merging $macc model for $flatten\fall_detect_mag_sq.$add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:27$3380 into $flatten\fall_detect_mag_sq.$add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:27$3382.
  merging $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2506 into $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2702.
  merging $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$2518 into $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2517.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6686$1419.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6554$1414.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6547$1411.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6536$1407.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6521$1404.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6506$1401.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6487$1397.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6460$1385.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6445$1382.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6430$1379.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6411$1375.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6384$1363.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6369$1360.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6354$1357.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6335$1353.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6308$1341.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6293$1338.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6278$1335.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6259$1331.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6195$1313.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6184$1310.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6178$1309.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6157$1306.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6120$1298.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6086$1292.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6063$1288.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6040$1283.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6033$1281.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6011$1270.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5948$1247.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4593$934.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3133$409.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3100$403.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3096$402.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2379$262.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2540$329.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6701$1422.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3597.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3581.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3677.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3675.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3104.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2524.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2513.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3353.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3350.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3340.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3337.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3095.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3088.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2999.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2835.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2779.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2529.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6813$1467.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6716$1425.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6795$1462.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6755$1455.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6744$1452.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6483$1396.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6479$1391.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6476$1390.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6407$1374.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6403$1369.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6400$1368.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6331$1352.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6327$1347.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6324$1346.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6255$1330.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6251$1325.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6248$1324.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6231$1320.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6145$1303.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6029$1280.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6025$1275.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6022$1274.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6007$1269.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6003$1264.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6000$1263.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5983$1259.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5968$1258.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5955$1249.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4591$933.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4399$899.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4397$898.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2969$377.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2579$332.
  creating $macc cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2517: $auto$alumacc.cc:365:replace_macc$11910
  creating $macc cell for $flatten\fall_detect_mag_sq.$add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:27$3382: $auto$alumacc.cc:365:replace_macc$11911
  creating $macc cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2702: $auto$alumacc.cc:365:replace_macc$11912
  creating $alu model for $lt$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6144$1302 ($lt): new $alu
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3064$392 ($eq): merged with $lt$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6144$1302.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3116$407 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3096$402.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6279$1336 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6278$1335.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6294$1339 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6293$1338.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6309$1342 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6308$1341.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6355$1358 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6354$1357.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6370$1361 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6369$1360.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6385$1364 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6384$1363.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6431$1380 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6430$1379.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6446$1383 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6445$1382.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6461$1386 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6460$1385.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6507$1402 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6506$1401.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6522$1405 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6521$1404.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6537$1408 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6536$1407.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6717$1426 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6716$1425.
  creating $alu model for $procmux$7561_CMP0 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6813$1467.
  creating $alu cell for $lt$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6144$1302, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3064$392: $auto$alumacc.cc:495:replace_alu$11914
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2579$332: $auto$alumacc.cc:495:replace_alu$11921
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2969$377: $auto$alumacc.cc:495:replace_alu$11924
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4397$898: $auto$alumacc.cc:495:replace_alu$11927
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4399$899: $auto$alumacc.cc:495:replace_alu$11930
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4591$933: $auto$alumacc.cc:495:replace_alu$11933
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5955$1249: $auto$alumacc.cc:495:replace_alu$11936
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5968$1258: $auto$alumacc.cc:495:replace_alu$11939
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5983$1259: $auto$alumacc.cc:495:replace_alu$11942
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6000$1263: $auto$alumacc.cc:495:replace_alu$11945
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6003$1264: $auto$alumacc.cc:495:replace_alu$11948
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6007$1269: $auto$alumacc.cc:495:replace_alu$11951
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6022$1274: $auto$alumacc.cc:495:replace_alu$11954
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6025$1275: $auto$alumacc.cc:495:replace_alu$11957
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6029$1280: $auto$alumacc.cc:495:replace_alu$11960
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6145$1303: $auto$alumacc.cc:495:replace_alu$11963
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6231$1320: $auto$alumacc.cc:495:replace_alu$11966
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6248$1324: $auto$alumacc.cc:495:replace_alu$11969
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6251$1325: $auto$alumacc.cc:495:replace_alu$11972
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6255$1330: $auto$alumacc.cc:495:replace_alu$11975
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6324$1346: $auto$alumacc.cc:495:replace_alu$11978
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6327$1347: $auto$alumacc.cc:495:replace_alu$11981
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6331$1352: $auto$alumacc.cc:495:replace_alu$11984
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6400$1368: $auto$alumacc.cc:495:replace_alu$11987
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6403$1369: $auto$alumacc.cc:495:replace_alu$11990
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6407$1374: $auto$alumacc.cc:495:replace_alu$11993
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6476$1390: $auto$alumacc.cc:495:replace_alu$11996
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6479$1391: $auto$alumacc.cc:495:replace_alu$11999
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6483$1396: $auto$alumacc.cc:495:replace_alu$12002
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6744$1452: $auto$alumacc.cc:495:replace_alu$12005
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6755$1455: $auto$alumacc.cc:495:replace_alu$12008
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6795$1462: $auto$alumacc.cc:495:replace_alu$12011
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6716$1425, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6717$1426: $auto$alumacc.cc:495:replace_alu$12014
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6813$1467, $procmux$7561_CMP0: $auto$alumacc.cc:495:replace_alu$12019
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2529: $auto$alumacc.cc:495:replace_alu$12024
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2779: $auto$alumacc.cc:495:replace_alu$12027
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2835: $auto$alumacc.cc:495:replace_alu$12030
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2999: $auto$alumacc.cc:495:replace_alu$12033
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3088: $auto$alumacc.cc:495:replace_alu$12036
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3095: $auto$alumacc.cc:495:replace_alu$12039
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3337: $auto$alumacc.cc:495:replace_alu$12042
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3340: $auto$alumacc.cc:495:replace_alu$12045
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3350: $auto$alumacc.cc:495:replace_alu$12048
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3353: $auto$alumacc.cc:495:replace_alu$12051
  creating $alu cell for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2513: $auto$alumacc.cc:495:replace_alu$12054
  creating $alu cell for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2524: $auto$alumacc.cc:495:replace_alu$12057
  creating $alu cell for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3104: $auto$alumacc.cc:495:replace_alu$12060
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3675: $auto$alumacc.cc:495:replace_alu$12063
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3677: $auto$alumacc.cc:495:replace_alu$12066
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3581: $auto$alumacc.cc:495:replace_alu$12069
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3597: $auto$alumacc.cc:495:replace_alu$12072
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6701$1422: $auto$alumacc.cc:495:replace_alu$12075
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2540$329: $auto$alumacc.cc:495:replace_alu$12078
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:2379$262: $auto$alumacc.cc:495:replace_alu$12081
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3096$402, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3116$407: $auto$alumacc.cc:495:replace_alu$12084
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3100$403: $auto$alumacc.cc:495:replace_alu$12089
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:3133$409: $auto$alumacc.cc:495:replace_alu$12092
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:4593$934: $auto$alumacc.cc:495:replace_alu$12095
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:5948$1247: $auto$alumacc.cc:495:replace_alu$12098
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6011$1270: $auto$alumacc.cc:495:replace_alu$12101
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6033$1281: $auto$alumacc.cc:495:replace_alu$12104
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6040$1283: $auto$alumacc.cc:495:replace_alu$12107
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6063$1288: $auto$alumacc.cc:495:replace_alu$12110
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6086$1292: $auto$alumacc.cc:495:replace_alu$12113
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6120$1298: $auto$alumacc.cc:495:replace_alu$12116
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6157$1306: $auto$alumacc.cc:495:replace_alu$12119
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6178$1309: $auto$alumacc.cc:495:replace_alu$12122
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6184$1310: $auto$alumacc.cc:495:replace_alu$12125
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6195$1313: $auto$alumacc.cc:495:replace_alu$12128
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6259$1331: $auto$alumacc.cc:495:replace_alu$12131
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6278$1335, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6279$1336: $auto$alumacc.cc:495:replace_alu$12134
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6293$1338, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6294$1339: $auto$alumacc.cc:495:replace_alu$12139
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6308$1341, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6309$1342: $auto$alumacc.cc:495:replace_alu$12144
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6335$1353: $auto$alumacc.cc:495:replace_alu$12149
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6354$1357, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6355$1358: $auto$alumacc.cc:495:replace_alu$12152
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6369$1360, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6370$1361: $auto$alumacc.cc:495:replace_alu$12157
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6384$1363, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6385$1364: $auto$alumacc.cc:495:replace_alu$12162
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6411$1375: $auto$alumacc.cc:495:replace_alu$12167
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6430$1379, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6431$1380: $auto$alumacc.cc:495:replace_alu$12170
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6445$1382, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6446$1383: $auto$alumacc.cc:495:replace_alu$12175
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6460$1385, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6461$1386: $auto$alumacc.cc:495:replace_alu$12180
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6487$1397: $auto$alumacc.cc:495:replace_alu$12185
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6506$1401, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6507$1402: $auto$alumacc.cc:495:replace_alu$12188
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6521$1404, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6522$1405: $auto$alumacc.cc:495:replace_alu$12193
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6536$1407, $eq$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6537$1408: $auto$alumacc.cc:495:replace_alu$12198
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6547$1411: $auto$alumacc.cc:495:replace_alu$12203
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6554$1414: $auto$alumacc.cc:495:replace_alu$12206
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/build/colorlight_i5/gateware/colorlight_i5.v:6686$1419: $auto$alumacc.cc:495:replace_alu$12209
  created 88 $alu and 3 $macc cells.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

5.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2147 debug messages>

5.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.24.6. Executing OPT_DFF pass (perform DFF optimizations).

5.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 86 unused wires.
<suppressed ~6 debug messages>

5.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.24.9. Rerunning OPT passes. (Maybe there is more to do..)

5.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2151 debug messages>

5.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.24.13. Executing OPT_DFF pass (perform DFF optimizations).

5.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.24.16. Finished fast OPT passes. (There is nothing left to do.)

5.25. Executing MEMORY pass.

5.25.1. Executing OPT_MEM pass (optimize memories).
colorlight_i5.mem: removing const-0 lane 7
Performed a total of 97 transformations.

5.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

5.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 write port 0.
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags write port 0.
  Analyzing colorlight_i5.VexRiscv.RegFilePlugin_regFile write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_tags write port 0.
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage write port 0.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.

5.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\VexRiscv.IBusCachedPlugin_cache.banks_0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[1] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol3'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_2'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.

5.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 15 unused cells and 249 unused wires.
<suppressed ~35 debug messages>

5.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.VexRiscv.RegFilePlugin_regFile by address:
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address \basesoc_adapted_interface_adr [10:0]).
  Merging ports 0, 2 (address \basesoc_adapted_interface_adr [10:0]).
  Merging ports 0, 3 (address \basesoc_adapted_interface_adr [10:0]).

5.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

5.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.RegFilePlugin_regFile, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.RegFilePlugin_regFile via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags via $__ECP5_PDPW16KD_
mapping memory colorlight_i5.data_mem_grain0 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain1 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain10 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain11 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain12 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain13 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain14 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain15 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain2 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain3 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain4 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain5 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain6 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain7 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain8 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain9 via $__ECP5_DP16KD_
using FF mapping for memory colorlight_i5.mem
mapping memory colorlight_i5.rom via $__ECP5_DP16KD_
mapping memory colorlight_i5.sram via $__ECP5_DP16KD_
mapping memory colorlight_i5.storage via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage: $\storage$rdreg[0]
mapping memory colorlight_i5.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
mapping memory colorlight_i5.storage_2 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_3 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_4 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_5 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.tag_mem via $__ECP5_PDPW16KD_
<suppressed ~15435 debug messages>

5.28. Executing TECHMAP pass (map to technology primitives).

5.28.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

5.28.2. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

5.28.3. Continuing TECHMAP pass.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$6062cda995eb1de0f0d5f3a1ca2a89538fa06db0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ba03469d1e3c50cba8591b14493cd1aa77e361df\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6b2b9db35a3c945d0103608b36be2743ce76a9f7\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$e43f264924b1fb7bd89fc83d43f21709229f3f0d\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$9e3cbf98add36cba6a938622ab09e1088ffdc658\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6d0207f5c18f84152947e9c4d91eb2911e8c5838\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$89fff4892c2440a74d340b03c9dde40824c9463b\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$684fba08bb9656957d2db65118a3371dc5d266d3\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$e768e8b4cb26baa3506bb9e4d35490f6e6db73df\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$7c1b9e438cbe134234740b5d4806c0fcff17691a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$d69bdc006ff7c111078abda100a6641e0d6750a1\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$2e3e4883436c2f8860e011e3b071511aa27c8d83\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$65617af8777e3babf42ee439362bc5b603e720da\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$efd21ef85d03b88a5fb43d36f88159c04a755663\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$bae8f4a7dce18c23f433b6f2c28c54df9a55d4aa\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6e7c290e60cbac01d825d5d3088a899e9a3968f5\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$1709fab262bc0d1f9b92eca3a0df75d950137bc1\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$146abca82c5cdcf98d2c02766c5bfe5fd346f3a5\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$47d4717e975edfcb055cd98c93359f2a4419bc67\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$bfdb5e46af1d8df3e475cb19d7336bcf5bdd06fc\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$64494babccde1dffd1b99ed7560a885df39abd52\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3df178cd78fdc59550f474a2e6d4b63593e67fae\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$eed5c07ccc20b30fea5f07adc53d361b0ef0f8bc\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
No more expansions possible.
<suppressed ~789 debug messages>

5.29. Executing OPT pass (performing simple optimizations).

5.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~631 debug messages>

5.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$12683 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$12583 ($dffe) from module colorlight_i5.

5.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 25 unused cells and 1762 unused wires.
<suppressed ~59 debug messages>

5.29.5. Rerunning OPT passes. (Removed registers in this run.)

5.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~26 debug messages>

5.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 19 on $auto$mem.cc:1169:emulate_transparency$12683 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$mem.cc:1169:emulate_transparency$12683 ($dff) from module colorlight_i5.

5.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

5.29.10. Rerunning OPT passes. (Removed registers in this run.)

5.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.29.13. Executing OPT_DFF pass (perform DFF optimizations).

5.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.29.15. Finished fast OPT passes.

5.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 47 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

5.31. Executing OPT pass (performing simple optimizations).

5.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~32 debug messages>

5.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\VexRiscv.$procmux$5558: \VexRiscv.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1472 debug messages>

5.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11217: { $procmux$9024_CMP $procmux$9019_CMP $procmux$9011_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11164: { $procmux$8803_CMP $procmux$8798_CMP $procmux$8790_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11111: { $procmux$8582_CMP $procmux$8577_CMP $procmux$8569_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11058: { $procmux$8361_CMP $procmux$8356_CMP $procmux$8348_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$14682:
      Old ports: A=7'0110101, B=7'0101101, Y=$memory\mem$rdmux[0][4][7]$b$14612
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][7]$b$14612 [4:3]
      New connections: { $memory\mem$rdmux[0][4][7]$b$14612 [6:5] $memory\mem$rdmux[0][4][7]$b$14612 [2:0] } = 5'01101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$14679:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][7]$a$14611
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$14611 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$14611 [6:2] $memory\mem$rdmux[0][4][7]$a$14611 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$14676:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$b$14609
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$14609 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$14609 [6:2] $memory\mem$rdmux[0][4][6]$b$14609 [0] } = { 2'01 $memory\mem$rdmux[0][4][6]$b$14609 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$14673:
      Old ports: A=7'1001001, B=7'0111001, Y=$memory\mem$rdmux[0][4][6]$a$14608
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][6]$a$14608 [6] $memory\mem$rdmux[0][4][6]$a$14608 [4] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$14608 [5] $memory\mem$rdmux[0][4][6]$a$14608 [3:0] } = { $memory\mem$rdmux[0][4][6]$a$14608 [4] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$14670:
      Old ports: A=7'1110100, B=7'0100000, Y=$memory\mem$rdmux[0][4][5]$b$14606
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$b$14606 [2]
      New connections: { $memory\mem$rdmux[0][4][5]$b$14606 [6:3] $memory\mem$rdmux[0][4][5]$b$14606 [1:0] } = { $memory\mem$rdmux[0][4][5]$b$14606 [2] 1'1 $memory\mem$rdmux[0][4][5]$b$14606 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$14667:
      Old ports: A=7'1100111, B=7'1101000, Y=$memory\mem$rdmux[0][4][5]$a$14605
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][5]$a$14605 [3] $memory\mem$rdmux[0][4][5]$a$14605 [0] }
      New connections: { $memory\mem$rdmux[0][4][5]$a$14605 [6:4] $memory\mem$rdmux[0][4][5]$a$14605 [2:1] } = { 3'110 $memory\mem$rdmux[0][4][5]$a$14605 [0] $memory\mem$rdmux[0][4][5]$a$14605 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$14664:
      Old ports: A=7'1101100, B=7'1101001, Y=$memory\mem$rdmux[0][4][4]$b$14603
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][4]$b$14603 [2] $memory\mem$rdmux[0][4][4]$b$14603 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$b$14603 [6:3] $memory\mem$rdmux[0][4][4]$b$14603 [1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$14661:
      Old ports: A=7'1101111, B=7'1110010, Y=$memory\mem$rdmux[0][4][4]$a$14602
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][4]$a$14602 [4] $memory\mem$rdmux[0][4][4]$a$14602 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$a$14602 [6:5] $memory\mem$rdmux[0][4][4]$a$14602 [3:1] } = { 2'11 $memory\mem$rdmux[0][4][4]$a$14602 [0] $memory\mem$rdmux[0][4][4]$a$14602 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$14658:
      Old ports: A=7'1101111, B=7'1101100, Y=$memory\mem$rdmux[0][4][3]$b$14600
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][3]$b$14600 [0]
      New connections: $memory\mem$rdmux[0][4][3]$b$14600 [6:1] = { 5'11011 $memory\mem$rdmux[0][4][3]$b$14600 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$14655:
      Old ports: A=7'0100000, B=7'1000011, Y=$memory\mem$rdmux[0][4][3]$a$14599
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$14599 [5] $memory\mem$rdmux[0][4][3]$a$14599 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$14599 [6] $memory\mem$rdmux[0][4][3]$a$14599 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$14599 [0] 3'000 $memory\mem$rdmux[0][4][3]$a$14599 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$14652:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$14597
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$14597 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$14597 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$14649:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$14596
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$14596 [5] $memory\mem$rdmux[0][4][2]$a$14596 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$14596 [6] $memory\mem$rdmux[0][4][2]$a$14596 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$14596 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$14596 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$14646:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$14594
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$14594 [4] $memory\mem$rdmux[0][4][1]$b$14594 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$14594 [6:5] $memory\mem$rdmux[0][4][1]$b$14594 [3] $memory\mem$rdmux[0][4][1]$b$14594 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$14594 [2] $memory\mem$rdmux[0][4][1]$b$14594 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$14643:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$14593
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$14593 [5] $memory\mem$rdmux[0][4][1]$a$14593 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$14593 [6] $memory\mem$rdmux[0][4][1]$a$14593 [4] $memory\mem$rdmux[0][4][1]$a$14593 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$14593 [3] $memory\mem$rdmux[0][4][1]$a$14593 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$14640:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$14591
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$14591 [4] $memory\mem$rdmux[0][4][0]$b$14591 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$14591 [6:5] $memory\mem$rdmux[0][4][0]$b$14591 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$14637:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$14590
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$14590 [2] $memory\mem$rdmux[0][4][0]$a$14590 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$14590 [6:3] $memory\mem$rdmux[0][4][0]$a$14590 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$14590 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$14700:
      Old ports: A=7'0110111, B=7'0111010, Y=$memory\mem$rdmux[0][4][10]$b$14621
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][10]$b$14621 [3] $memory\mem$rdmux[0][4][10]$b$14621 [0] }
      New connections: { $memory\mem$rdmux[0][4][10]$b$14621 [6:4] $memory\mem$rdmux[0][4][10]$b$14621 [2:1] } = { 3'011 $memory\mem$rdmux[0][4][10]$b$14621 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$14691:
      Old ports: A=7'0110111, B=7'0100000, Y=$memory\mem$rdmux[0][4][9]$a$14617
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$14617 [0]
      New connections: $memory\mem$rdmux[0][4][9]$a$14617 [6:1] = { 2'01 $memory\mem$rdmux[0][4][9]$a$14617 [0] 1'0 $memory\mem$rdmux[0][4][9]$a$14617 [0] $memory\mem$rdmux[0][4][9]$a$14617 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][22]$14703:
      Old ports: A=7'0110100, B=7'0110101, Y=$memory\mem$rdmux[0][4][11]$a$14623
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][11]$a$14623 [0]
      New connections: $memory\mem$rdmux[0][4][11]$a$14623 [6:1] = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$14697:
      Old ports: A=7'0111010, B=7'0110100, Y=$memory\mem$rdmux[0][4][10]$a$14620
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][10]$a$14620 [2:1]
      New connections: { $memory\mem$rdmux[0][4][10]$a$14620 [6:3] $memory\mem$rdmux[0][4][10]$a$14620 [0] } = { 3'011 $memory\mem$rdmux[0][4][10]$a$14620 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$14688:
      Old ports: A=7'0101101, B=7'0110001, Y=$memory\mem$rdmux[0][4][8]$b$14615
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][8]$b$14615 [4] $memory\mem$rdmux[0][4][8]$b$14615 [2] }
      New connections: { $memory\mem$rdmux[0][4][8]$b$14615 [6:5] $memory\mem$rdmux[0][4][8]$b$14615 [3] $memory\mem$rdmux[0][4][8]$b$14615 [1:0] } = { 2'01 $memory\mem$rdmux[0][4][8]$b$14615 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$14694:
      Old ports: A=7'0110001, B=7'0110000, Y=$memory\mem$rdmux[0][4][9]$b$14618
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$b$14618 [0]
      New connections: $memory\mem$rdmux[0][4][9]$b$14618 [6:1] = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$14685:
      Old ports: A=7'0110001, B=7'0110010, Y=$memory\mem$rdmux[0][4][8]$a$14614
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$a$14614 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$a$14614 [6:2] = 5'01100
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5081:
      Old ports: A=0, B={ 30'000000000000000000000000000000 \VexRiscv._zz_externalInterrupt [1:0] }, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9
      New ports: A=2'00, B=\VexRiscv._zz_externalInterrupt [1:0], Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [1:0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [31:2] = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5126:
      Old ports: A=6'000000, B=6'100000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25:20]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [24:20] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5129:
      Old ports: A=13'0000000000000, B=13'1000000000000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5301:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996_Y [19:0] }, B=4, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$5472:
      Old ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5477:
      Old ports: A={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$5539:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5600:
      Old ports: A={ $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2779_Y [31:2] 2'00 }, B={ \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2] 2'00 }, Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0]
      New ports: A=$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2779_Y [31:2], B=\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2], Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [31:2]
      New connections: $flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$2515:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$2516:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2834:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2834_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2834_Y [19:11] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2834_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2834_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996_Y [19:11] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996_Y [10:5] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3315:
      Old ports: A={ \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2] 2'00 }, B={ \VexRiscv._zz_dBusWishbone_ADR 2'00 }, Y={ \basesoc_dbus_adr [2:0] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3315_Y [1:0] }
      New ports: A=\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2], B=\VexRiscv._zz_dBusWishbone_ADR, Y=\basesoc_dbus_adr [2:0]
      New connections: $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3315_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4862$3345:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\VexRiscv.$procmux$4683_Y
      New ports: A=2'10, B=2'01, Y=$flatten\VexRiscv.$procmux$4683_Y [1:0]
      New connections: $flatten\VexRiscv.$procmux$4683_Y [3:2] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1.$procmux$4296:
      Old ports: A=4'0001, B=8'00111111, Y=\VexRiscv.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\VexRiscv.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \VexRiscv.dataCache_1._zz_stage0_mask [3] \VexRiscv.dataCache_1._zz_stage0_mask [0] } = { \VexRiscv.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4322:
      Old ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:2], B={ \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5] \VexRiscv.dataCache_1.loader_counter_value }, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address
      New ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4:2], B=\VexRiscv.dataCache_1.loader_counter_value, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2:0]
      New connections: \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:3] = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5]
    Consolidated identical input bits for $mux cell $procmux$6496:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$6496_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6496_Y [10]
      New connections: $procmux$6496_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$6959:
      Old ports: A=2'01, B=2'00, Y=$procmux$6959_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6959_Y [0]
      New connections: $procmux$6959_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$6968:
      Old ports: A=2'00, B=2'11, Y=$procmux$6968_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6968_Y [0]
      New connections: $procmux$6968_Y [1] = $procmux$6968_Y [0]
    Consolidated identical input bits for $mux cell $procmux$6977:
      Old ports: A=2'11, B=2'10, Y=$procmux$6977_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6977_Y [0]
      New connections: $procmux$6977_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7862:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    New ctrl vector for $pmux cell $procmux$8043: $auto$opt_reduce.cc:137:opt_pmux$14734
    New ctrl vector for $pmux cell $procmux$8133: { $procmux$8144_CMP \basesoc_interface_we }
    Consolidated identical input bits for $mux cell $procmux$8237:
      Old ports: A=3'100, B=3'010, Y=$procmux$8237_Y
      New ports: A=2'10, B=2'01, Y=$procmux$8237_Y [2:1]
      New connections: $procmux$8237_Y [0] = 1'0
    New ctrl vector for $pmux cell $procmux$8240: { \basesoc_sdram_choose_req_want_writes $auto$opt_reduce.cc:137:opt_pmux$14736 $procmux$8242_CMP $procmux$8241_CMP }
    Consolidated identical input bits for $mux cell $procmux$8253:
      Old ports: A=3'011, B=3'010, Y=$procmux$8253_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8253_Y [0]
      New connections: $procmux$8253_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $procmux$8335:
      Old ports: A=3'001, B=3'010, Y=$procmux$8335_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8335_Y [1:0]
      New connections: $procmux$8335_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8347: { $auto$opt_reduce.cc:137:opt_pmux$14740 $auto$opt_reduce.cc:137:opt_pmux$14738 }
    Consolidated identical input bits for $mux cell $procmux$8556:
      Old ports: A=3'001, B=3'010, Y=$procmux$8556_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8556_Y [1:0]
      New connections: $procmux$8556_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8568: { $auto$opt_reduce.cc:137:opt_pmux$14744 $auto$opt_reduce.cc:137:opt_pmux$14742 }
    Consolidated identical input bits for $mux cell $procmux$8777:
      Old ports: A=3'001, B=3'010, Y=$procmux$8777_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8777_Y [1:0]
      New connections: $procmux$8777_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8789: { $auto$opt_reduce.cc:137:opt_pmux$14748 $auto$opt_reduce.cc:137:opt_pmux$14746 }
    Consolidated identical input bits for $mux cell $procmux$8998:
      Old ports: A=3'001, B=3'010, Y=$procmux$8998_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8998_Y [1:0]
      New connections: $procmux$8998_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$9010: { $auto$opt_reduce.cc:137:opt_pmux$14752 $auto$opt_reduce.cc:137:opt_pmux$14750 }
    Consolidated identical input bits for $mux cell $procmux$9520:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:514:run$11868 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$11868 [1]
      New connections: { $auto$wreduce.cc:514:run$11868 [2] $auto$wreduce.cc:514:run$11868 [0] } = { $auto$wreduce.cc:514:run$11868 [1] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$9541:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$11869 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$11869 [1]
      New connections: $auto$wreduce.cc:514:run$11869 [0] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][23]$14706:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][11]$b$14624
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$b$14624 [0]
      New connections: $memory\mem$rdmux[0][4][11]$b$14624 [6:1] = { $memory\mem$rdmux[0][4][11]$b$14624 [0] $memory\mem$rdmux[0][4][11]$b$14624 [0] $memory\mem$rdmux[0][4][11]$b$14624 [0] $memory\mem$rdmux[0][4][11]$b$14624 [0] $memory\mem$rdmux[0][4][11]$b$14624 [0] $memory\mem$rdmux[0][4][11]$b$14624 [0] }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$14622:
      Old ports: A=$memory\mem$rdmux[0][4][11]$a$14623, B=$memory\mem$rdmux[0][4][11]$b$14624, Y=$memory\mem$rdmux[0][3][5]$b$14582
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][11]$a$14623 [0] }, B={ $memory\mem$rdmux[0][4][11]$b$14624 [0] $memory\mem$rdmux[0][4][11]$b$14624 [0] $memory\mem$rdmux[0][4][11]$b$14624 [0] }, Y=$memory\mem$rdmux[0][3][5]$b$14582 [2:0]
      New connections: $memory\mem$rdmux[0][3][5]$b$14582 [6:3] = { $memory\mem$rdmux[0][3][5]$b$14582 [1] $memory\mem$rdmux[0][3][5]$b$14582 [2] $memory\mem$rdmux[0][3][5]$b$14582 [2:1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$14619:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$14620, B=$memory\mem$rdmux[0][4][10]$b$14621, Y=$memory\mem$rdmux[0][3][5]$a$14581
      New ports: A={ $memory\mem$rdmux[0][4][10]$a$14620 [1] $memory\mem$rdmux[0][4][10]$a$14620 [2:1] 1'0 }, B={ $memory\mem$rdmux[0][4][10]$b$14621 [3] $memory\mem$rdmux[0][4][10]$b$14621 [0] 1'1 $memory\mem$rdmux[0][4][10]$b$14621 [0] }, Y=$memory\mem$rdmux[0][3][5]$a$14581 [3:0]
      New connections: $memory\mem$rdmux[0][3][5]$a$14581 [6:4] = 3'011
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$14616:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$14617, B=$memory\mem$rdmux[0][4][9]$b$14618, Y=$memory\mem$rdmux[0][3][4]$b$14579
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$14617 [0] $memory\mem$rdmux[0][4][9]$a$14617 [0] $memory\mem$rdmux[0][4][9]$a$14617 [0] }, B={ 2'10 $memory\mem$rdmux[0][4][9]$b$14618 [0] }, Y={ $memory\mem$rdmux[0][3][4]$b$14579 [4] $memory\mem$rdmux[0][3][4]$b$14579 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$14579 [6:5] $memory\mem$rdmux[0][3][4]$b$14579 [3:2] } = { 3'010 $memory\mem$rdmux[0][3][4]$b$14579 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$14613:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$14614, B=$memory\mem$rdmux[0][4][8]$b$14615, Y=$memory\mem$rdmux[0][3][4]$a$14578
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][8]$a$14614 [1:0] }, B={ $memory\mem$rdmux[0][4][8]$b$14615 [4] $memory\mem$rdmux[0][4][8]$b$14615 [2] 2'01 }, Y={ $memory\mem$rdmux[0][3][4]$a$14578 [4] $memory\mem$rdmux[0][3][4]$a$14578 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$14578 [6:5] $memory\mem$rdmux[0][3][4]$a$14578 [3] } = { 2'01 $memory\mem$rdmux[0][3][4]$a$14578 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$14610:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$14611, B=$memory\mem$rdmux[0][4][7]$b$14612, Y=$memory\mem$rdmux[0][3][3]$b$14576
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][7]$a$14611 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][7]$b$14612 [4:3] 2'01 }, Y={ $memory\mem$rdmux[0][3][3]$b$14576 [4:3] $memory\mem$rdmux[0][3][3]$b$14576 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$14576 [6:5] $memory\mem$rdmux[0][3][3]$b$14576 [2] } = { 2'01 $memory\mem$rdmux[0][3][3]$b$14576 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$14607:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$14608, B=$memory\mem$rdmux[0][4][6]$b$14609, Y=$memory\mem$rdmux[0][3][3]$a$14575
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$14608 [6] $memory\mem$rdmux[0][4][6]$a$14608 [4] $memory\mem$rdmux[0][4][6]$a$14608 [4] 2'01 }, B={ 2'01 $memory\mem$rdmux[0][4][6]$b$14609 [1] $memory\mem$rdmux[0][4][6]$b$14609 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][3]$a$14575 [6:4] $memory\mem$rdmux[0][3][3]$a$14575 [1:0] }
      New connections: $memory\mem$rdmux[0][3][3]$a$14575 [3:2] = { $memory\mem$rdmux[0][3][3]$a$14575 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$14604:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$14605, B=$memory\mem$rdmux[0][4][5]$b$14606, Y=$memory\mem$rdmux[0][3][2]$b$14573
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][5]$a$14605 [3] $memory\mem$rdmux[0][4][5]$a$14605 [0] $memory\mem$rdmux[0][4][5]$a$14605 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$14606 [2] $memory\mem$rdmux[0][4][5]$b$14606 [2] 1'0 $memory\mem$rdmux[0][4][5]$b$14606 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][2]$b$14573 [6] $memory\mem$rdmux[0][3][2]$b$14573 [4:2] $memory\mem$rdmux[0][3][2]$b$14573 [0] }
      New connections: { $memory\mem$rdmux[0][3][2]$b$14573 [5] $memory\mem$rdmux[0][3][2]$b$14573 [1] } = { 1'1 $memory\mem$rdmux[0][3][2]$b$14573 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$14601:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$14602, B=$memory\mem$rdmux[0][4][4]$b$14603, Y=$memory\mem$rdmux[0][3][2]$a$14572
      New ports: A={ $memory\mem$rdmux[0][4][4]$a$14602 [4] $memory\mem$rdmux[0][4][4]$a$14602 [0] $memory\mem$rdmux[0][4][4]$a$14602 [0] 1'1 $memory\mem$rdmux[0][4][4]$a$14602 [0] }, B={ 2'01 $memory\mem$rdmux[0][4][4]$b$14603 [2] 1'0 $memory\mem$rdmux[0][4][4]$b$14603 [0] }, Y=$memory\mem$rdmux[0][3][2]$a$14572 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$a$14572 [6:5] = 2'11
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$14598:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$14599, B=$memory\mem$rdmux[0][4][3]$b$14600, Y=$memory\mem$rdmux[0][3][1]$b$14570
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$14599 [0] $memory\mem$rdmux[0][4][3]$a$14599 [5] 1'0 $memory\mem$rdmux[0][4][3]$a$14599 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][3]$b$14600 [0] }, Y={ $memory\mem$rdmux[0][3][1]$b$14570 [6:5] $memory\mem$rdmux[0][3][1]$b$14570 [2] $memory\mem$rdmux[0][3][1]$b$14570 [0] }
      New connections: { $memory\mem$rdmux[0][3][1]$b$14570 [4:3] $memory\mem$rdmux[0][3][1]$b$14570 [1] } = { 1'0 $memory\mem$rdmux[0][3][1]$b$14570 [2] $memory\mem$rdmux[0][3][1]$b$14570 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$14595:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$14596, B=$memory\mem$rdmux[0][4][2]$b$14597, Y=$memory\mem$rdmux[0][3][1]$a$14569
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$14596 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$14596 [0] $memory\mem$rdmux[0][4][2]$a$14596 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$14597 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$14569 [5] $memory\mem$rdmux[0][3][1]$a$14569 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$14569 [6] $memory\mem$rdmux[0][3][1]$a$14569 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$14569 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$14569 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$14592:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$14593, B=$memory\mem$rdmux[0][4][1]$b$14594, Y=$memory\mem$rdmux[0][3][0]$b$14567
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$14593 [3] $memory\mem$rdmux[0][4][1]$a$14593 [5] $memory\mem$rdmux[0][4][1]$a$14593 [3] $memory\mem$rdmux[0][4][1]$a$14593 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$14594 [2] $memory\mem$rdmux[0][4][1]$b$14594 [4] $memory\mem$rdmux[0][4][1]$b$14594 [2] $memory\mem$rdmux[0][4][1]$b$14594 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$14567 [6:2] $memory\mem$rdmux[0][3][0]$b$14567 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$14567 [1] = $memory\mem$rdmux[0][3][0]$b$14567 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$14589:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$14590, B=$memory\mem$rdmux[0][4][0]$b$14591, Y=$memory\mem$rdmux[0][3][0]$a$14566
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$14590 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$14590 [2] $memory\mem$rdmux[0][4][0]$a$14590 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$14591 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$14591 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$14566 [5:2] $memory\mem$rdmux[0][3][0]$a$14566 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$14566 [6] $memory\mem$rdmux[0][3][0]$a$14566 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4685:
      Old ports: A=$flatten\VexRiscv.$procmux$4683_Y, B=4'1011, Y=$flatten\VexRiscv.$procmux$4685_Y
      New ports: A={ 1'0 $flatten\VexRiscv.$procmux$4683_Y [1:0] }, B=3'111, Y={ $flatten\VexRiscv.$procmux$4685_Y [3] $flatten\VexRiscv.$procmux$4685_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$4685_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5301:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2996_Y [4:1] }, B=20'00000000000000000010, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5307:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $procmux$6498:
      Old ports: A=$procmux$6496_Y, B=11'10000000000, Y=$procmux$6498_Y
      New ports: A=$procmux$6496_Y [10], B=1'1, Y=$procmux$6498_Y [10]
      New connections: $procmux$6498_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8337:
      Old ports: A=3'011, B=$procmux$8335_Y, Y=$procmux$8337_Y
      New ports: A=2'11, B=$procmux$8335_Y [1:0], Y=$procmux$8337_Y [1:0]
      New connections: $procmux$8337_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8558:
      Old ports: A=3'011, B=$procmux$8556_Y, Y=$procmux$8558_Y
      New ports: A=2'11, B=$procmux$8556_Y [1:0], Y=$procmux$8558_Y [1:0]
      New connections: $procmux$8558_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8779:
      Old ports: A=3'011, B=$procmux$8777_Y, Y=$procmux$8779_Y
      New ports: A=2'11, B=$procmux$8777_Y [1:0], Y=$procmux$8779_Y [1:0]
      New connections: $procmux$8779_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9000:
      Old ports: A=3'011, B=$procmux$8998_Y, Y=$procmux$9000_Y
      New ports: A=2'11, B=$procmux$8998_Y [1:0], Y=$procmux$9000_Y [1:0]
      New connections: $procmux$9000_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$14580:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$14581, B=$memory\mem$rdmux[0][3][5]$b$14582, Y=$memory\mem$rdmux[0][2][2]$b$14561
      New ports: A={ 2'01 $memory\mem$rdmux[0][3][5]$a$14581 [3:0] }, B={ $memory\mem$rdmux[0][3][5]$b$14582 [1] $memory\mem$rdmux[0][3][5]$b$14582 [2:1] $memory\mem$rdmux[0][3][5]$b$14582 [2:0] }, Y={ $memory\mem$rdmux[0][2][2]$b$14561 [6] $memory\mem$rdmux[0][2][2]$b$14561 [4:0] }
      New connections: $memory\mem$rdmux[0][2][2]$b$14561 [5] = $memory\mem$rdmux[0][2][2]$b$14561 [4]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$14577:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$14578, B=$memory\mem$rdmux[0][3][4]$b$14579, Y=$memory\mem$rdmux[0][2][2]$a$14560
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$14578 [4] $memory\mem$rdmux[0][3][4]$a$14578 [2] $memory\mem$rdmux[0][3][4]$a$14578 [2:0] }, B={ $memory\mem$rdmux[0][3][4]$b$14579 [4] 1'0 $memory\mem$rdmux[0][3][4]$b$14579 [1] $memory\mem$rdmux[0][3][4]$b$14579 [1:0] }, Y=$memory\mem$rdmux[0][2][2]$a$14560 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$14560 [6:5] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$14571:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$14572, B=$memory\mem$rdmux[0][3][2]$b$14573, Y=$memory\mem$rdmux[0][2][1]$a$14557
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][2]$a$14572 [4:0] }, B={ $memory\mem$rdmux[0][3][2]$b$14573 [6] $memory\mem$rdmux[0][3][2]$b$14573 [4:2] $memory\mem$rdmux[0][3][2]$b$14573 [0] $memory\mem$rdmux[0][3][2]$b$14573 [0] }, Y={ $memory\mem$rdmux[0][2][1]$a$14557 [6] $memory\mem$rdmux[0][2][1]$a$14557 [4:0] }
      New connections: $memory\mem$rdmux[0][2][1]$a$14557 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$14568:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$14569, B=$memory\mem$rdmux[0][3][1]$b$14570, Y=$memory\mem$rdmux[0][2][0]$b$14555
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$14569 [1] $memory\mem$rdmux[0][3][1]$a$14569 [5] $memory\mem$rdmux[0][3][1]$a$14569 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$14570 [6:5] $memory\mem$rdmux[0][3][1]$b$14570 [2] $memory\mem$rdmux[0][3][1]$b$14570 [0] $memory\mem$rdmux[0][3][1]$b$14570 [0] }, Y={ $memory\mem$rdmux[0][2][0]$b$14555 [6:5] $memory\mem$rdmux[0][2][0]$b$14555 [2:0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$14555 [4:3] = { 1'0 $memory\mem$rdmux[0][2][0]$b$14555 [2] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4687:
      Old ports: A=$flatten\VexRiscv.$procmux$4685_Y, B=4'0000, Y=$flatten\VexRiscv.$procmux$4687_Y
      New ports: A={ $flatten\VexRiscv.$procmux$4685_Y [3] $flatten\VexRiscv.$procmux$4685_Y [1:0] }, B=3'000, Y={ $flatten\VexRiscv.$procmux$4687_Y [3] $flatten\VexRiscv.$procmux$4687_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$4687_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
Performed a total of 89 changes.

5.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

5.31.6. Executing OPT_DFF pass (perform DFF optimizations).

5.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

5.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~20 debug messages>

5.31.9. Rerunning OPT passes. (Maybe there is more to do..)

5.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1477 debug messages>

5.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5477:
      Old ports: A={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$14589:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$14590 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$14590 [2] $memory\mem$rdmux[0][4][0]$a$14590 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$14590 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$14590 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$14566 [5:2] $memory\mem$rdmux[0][3][0]$a$14566 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$14590 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$14590 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$14590 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$14566 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$14566 [0] = $memory\mem$rdmux[0][4][0]$a$14590 [5]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$14616:
      Old ports: A={ $memory\mem$rdmux[0][4][2]$b$14597 [0] $memory\mem$rdmux[0][4][2]$b$14597 [0] $memory\mem$rdmux[0][4][2]$b$14597 [0] }, B={ 2'10 $memory\mem$rdmux[0][4][2]$b$14597 [0] }, Y={ $memory\mem$rdmux[0][3][4]$b$14579 [4] $memory\mem$rdmux[0][3][4]$b$14579 [2] $memory\mem$rdmux[0][3][4]$b$14579 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][2]$b$14597 [0] $memory\mem$rdmux[0][4][2]$b$14597 [0] }, B=2'10, Y={ $memory\mem$rdmux[0][3][4]$b$14579 [4] $memory\mem$rdmux[0][3][4]$b$14579 [2] }
      New connections: $memory\mem$rdmux[0][3][4]$b$14579 [0] = $memory\mem$rdmux[0][4][2]$b$14597 [0]
  Optimizing cells in module \colorlight_i5.
Performed a total of 3 changes.

5.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11620 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4685_Y [3], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11011 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11011 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11011 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11011 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11011 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11011 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11011 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11011 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11011 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11011 ($sdff) from module colorlight_i5.

5.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

5.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.31.16. Rerunning OPT passes. (Maybe there is more to do..)

5.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1475 debug messages>

5.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.20. Executing OPT_DFF pass (perform DFF optimizations).

5.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.31.23. Finished fast OPT passes. (There is nothing left to do.)

5.32. Executing TECHMAP pass (map to technology primitives).

5.32.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.32.2. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

5.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$de1d9972c51b15d146c71a65843743c3d44ff991\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper maccmap for cells of type $macc_v2.
  add \VexRiscv._zz_execute_SRC1 (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$02c0ba6693d64b4460f26b4c091cdc44914c034d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6b2e55a5f89bfecc6aebd640439f7b15a0e51965\_80_ecp5_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$62e541e0af21f235cf958f4db9fdceffcd3095c5\_90_pmux for cells of type $pmux.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $sdffce.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
  add $techmap11898$flatten\fall_detect_mag_sq.$mul$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:27$3378.Y (32 bits, signed)
  add $techmap11896$flatten\fall_detect_mag_sq.$mul$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:27$3381.Y (32 bits, signed)
  add $techmap11897$flatten\fall_detect_mag_sq.$mul$/home/igor/igor/prog/embarcatech/fpga/hardware-based-fpga-fall-detection/sv/fall_detect.sv:27$3379.Y (32 bits, signed)
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
No more expansions possible.
<suppressed ~8661 debug messages>

5.33. Executing OPT pass (performing simple optimizations).

5.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7868 debug messages>

5.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3795 debug messages>
Removed a total of 1265 cells.

5.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$23335 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $auto$share.cc:665:make_supercell$11889 [31], Q = \basesoc_spiflash_phy_sr_out [31]).

5.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1756 unused cells and 9508 unused wires.
<suppressed ~1766 debug messages>

5.33.5. Rerunning OPT passes. (Removed registers in this run.)

5.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~13 debug messages>

5.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$23821 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.B_AND_S [55], Q = \csr_bankarray_interface9_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23820 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.B_AND_S [54], Q = \csr_bankarray_interface9_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23819 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.B_AND_S [53], Q = \csr_bankarray_interface9_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23818 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.B_AND_S [52], Q = \csr_bankarray_interface9_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23817 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.B_AND_S [51], Q = \csr_bankarray_interface9_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23816 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.B_AND_S [50], Q = \csr_bankarray_interface9_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23815 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [1], Q = \csr_bankarray_interface9_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23814 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [0], Q = \csr_bankarray_interface9_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23813 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [31], Q = \csr_bankarray_interface8_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23812 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [30], Q = \csr_bankarray_interface8_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23811 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [29], Q = \csr_bankarray_interface8_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23810 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [28], Q = \csr_bankarray_interface8_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23809 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [27], Q = \csr_bankarray_interface8_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23808 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [26], Q = \csr_bankarray_interface8_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23807 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [25], Q = \csr_bankarray_interface8_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23806 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [24], Q = \csr_bankarray_interface8_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23805 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [23], Q = \csr_bankarray_interface8_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23804 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [22], Q = \csr_bankarray_interface8_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23803 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [21], Q = \csr_bankarray_interface8_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23802 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [20], Q = \csr_bankarray_interface8_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23801 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [19], Q = \csr_bankarray_interface8_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23800 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [18], Q = \csr_bankarray_interface8_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23799 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [17], Q = \csr_bankarray_interface8_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23798 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [16], Q = \csr_bankarray_interface8_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23797 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [15], Q = \csr_bankarray_interface8_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23796 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [14], Q = \csr_bankarray_interface8_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23795 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [13], Q = \csr_bankarray_interface8_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23794 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [12], Q = \csr_bankarray_interface8_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23793 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [11], Q = \csr_bankarray_interface8_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23792 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [10], Q = \csr_bankarray_interface8_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23791 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [9], Q = \csr_bankarray_interface8_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23790 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [8], Q = \csr_bankarray_interface8_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23789 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [7], Q = \csr_bankarray_interface8_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23788 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [6], Q = \csr_bankarray_interface8_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23787 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [5], Q = \csr_bankarray_interface8_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23786 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [4], Q = \csr_bankarray_interface8_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23785 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [3], Q = \csr_bankarray_interface8_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23784 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [2], Q = \csr_bankarray_interface8_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23783 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [1], Q = \csr_bankarray_interface8_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23782 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6279.Y_B [0], Q = \csr_bankarray_interface8_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23781 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.B_AND_S [63], Q = \csr_bankarray_interface7_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23780 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.B_AND_S [62], Q = \csr_bankarray_interface7_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23779 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.B_AND_S [61], Q = \csr_bankarray_interface7_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23778 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.B_AND_S [60], Q = \csr_bankarray_interface7_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23777 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.B_AND_S [59], Q = \csr_bankarray_interface7_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23776 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.B_AND_S [58], Q = \csr_bankarray_interface7_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23775 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.B_AND_S [57], Q = \csr_bankarray_interface7_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23774 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.B_AND_S [56], Q = \csr_bankarray_interface7_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23773 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [23], Q = \csr_bankarray_interface7_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23772 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [22], Q = \csr_bankarray_interface7_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23771 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [21], Q = \csr_bankarray_interface7_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23770 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [20], Q = \csr_bankarray_interface7_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23769 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [19], Q = \csr_bankarray_interface7_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23768 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [18], Q = \csr_bankarray_interface7_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23767 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [17], Q = \csr_bankarray_interface7_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23766 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [16], Q = \csr_bankarray_interface7_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23765 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [15], Q = \csr_bankarray_interface7_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23764 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [14], Q = \csr_bankarray_interface7_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23763 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [13], Q = \csr_bankarray_interface7_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23762 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [12], Q = \csr_bankarray_interface7_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23761 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [11], Q = \csr_bankarray_interface7_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23760 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [10], Q = \csr_bankarray_interface7_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23759 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [9], Q = \csr_bankarray_interface7_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23758 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [8], Q = \csr_bankarray_interface7_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23757 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [7], Q = \csr_bankarray_interface7_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23756 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [6], Q = \csr_bankarray_interface7_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23755 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [5], Q = \csr_bankarray_interface7_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23754 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [4], Q = \csr_bankarray_interface7_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23753 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [3], Q = \csr_bankarray_interface7_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23752 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [2], Q = \csr_bankarray_interface7_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23751 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [1], Q = \csr_bankarray_interface7_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23750 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6300.Y_B [0], Q = \csr_bankarray_interface7_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23749 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.B_AND_S [33], Q = \csr_bankarray_interface6_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23748 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [15], Q = \csr_bankarray_interface6_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23747 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [14], Q = \csr_bankarray_interface6_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23746 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [13], Q = \csr_bankarray_interface6_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23745 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [12], Q = \csr_bankarray_interface6_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23744 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [11], Q = \csr_bankarray_interface6_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23743 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [10], Q = \csr_bankarray_interface6_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23742 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [9], Q = \csr_bankarray_interface6_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23741 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [8], Q = \csr_bankarray_interface6_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23740 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [7], Q = \csr_bankarray_interface6_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23739 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [6], Q = \csr_bankarray_interface6_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23738 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [5], Q = \csr_bankarray_interface6_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23737 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [4], Q = \csr_bankarray_interface6_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23736 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [3], Q = \csr_bankarray_interface6_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23735 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [2], Q = \csr_bankarray_interface6_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23734 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [1], Q = \csr_bankarray_interface6_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23733 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6321.Y_B [0], Q = \csr_bankarray_interface6_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23732 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [31], Q = \csr_bankarray_interface5_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23731 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [30], Q = \csr_bankarray_interface5_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23730 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [29], Q = \csr_bankarray_interface5_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23729 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [28], Q = \csr_bankarray_interface5_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23728 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [27], Q = \csr_bankarray_interface5_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23727 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [26], Q = \csr_bankarray_interface5_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23726 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [25], Q = \csr_bankarray_interface5_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23725 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [24], Q = \csr_bankarray_interface5_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23724 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [23], Q = \csr_bankarray_interface5_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23723 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [22], Q = \csr_bankarray_interface5_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23722 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [21], Q = \csr_bankarray_interface5_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23721 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [20], Q = \csr_bankarray_interface5_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23720 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [19], Q = \csr_bankarray_interface5_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23719 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [18], Q = \csr_bankarray_interface5_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23718 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [17], Q = \csr_bankarray_interface5_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23717 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [16], Q = \csr_bankarray_interface5_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23716 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [15], Q = \csr_bankarray_interface5_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23715 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [14], Q = \csr_bankarray_interface5_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23714 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [13], Q = \csr_bankarray_interface5_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23713 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [12], Q = \csr_bankarray_interface5_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23712 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [11], Q = \csr_bankarray_interface5_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23711 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [10], Q = \csr_bankarray_interface5_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23710 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [9], Q = \csr_bankarray_interface5_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23709 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [8], Q = \csr_bankarray_interface5_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23708 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [7], Q = \csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23707 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [6], Q = \csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23706 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [5], Q = \csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23705 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [4], Q = \csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23704 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [3], Q = \csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23703 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [2], Q = \csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23702 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [1], Q = \csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23701 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6342.Y_B [0], Q = \csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23700 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6370.B_AND_S [5], Q = \csr_bankarray_interface2_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23699 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6370.B_AND_S [4], Q = \csr_bankarray_interface2_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23698 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6370.Y_B [0], Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23697 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [63], Q = \csr_bankarray_interface1_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23696 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [62], Q = \csr_bankarray_interface1_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23695 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [61], Q = \csr_bankarray_interface1_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23694 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [60], Q = \csr_bankarray_interface1_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23693 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [59], Q = \csr_bankarray_interface1_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23692 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [58], Q = \csr_bankarray_interface1_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23691 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [57], Q = \csr_bankarray_interface1_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23690 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [56], Q = \csr_bankarray_interface1_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23689 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [55], Q = \csr_bankarray_interface1_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23688 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [54], Q = \csr_bankarray_interface1_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23687 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [53], Q = \csr_bankarray_interface1_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23686 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [52], Q = \csr_bankarray_interface1_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23685 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [51], Q = \csr_bankarray_interface1_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23684 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [50], Q = \csr_bankarray_interface1_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23683 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [49], Q = \csr_bankarray_interface1_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23682 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.B_AND_S [48], Q = \csr_bankarray_interface1_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23681 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [15], Q = \csr_bankarray_interface1_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23680 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [14], Q = \csr_bankarray_interface1_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23679 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [13], Q = \csr_bankarray_interface1_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23678 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [12], Q = \csr_bankarray_interface1_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23677 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [11], Q = \csr_bankarray_interface1_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23676 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [10], Q = \csr_bankarray_interface1_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23675 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [9], Q = \csr_bankarray_interface1_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23674 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [8], Q = \csr_bankarray_interface1_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23673 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [7], Q = \csr_bankarray_interface1_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23672 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [6], Q = \csr_bankarray_interface1_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23671 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [5], Q = \csr_bankarray_interface1_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23670 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [4], Q = \csr_bankarray_interface1_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23669 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [3], Q = \csr_bankarray_interface1_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23668 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [2], Q = \csr_bankarray_interface1_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23667 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [1], Q = \csr_bankarray_interface1_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23666 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6387.Y_B [0], Q = \csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23665 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23664 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23663 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23662 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23661 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23660 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23659 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23658 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23657 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23656 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23655 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23654 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23653 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23652 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23651 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23650 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23649 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23648 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23647 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23646 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23645 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23644 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23643 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23642 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23641 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23640 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23639 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23638 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23637 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23636 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23635 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23634 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6402.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23139 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7589.B_AND_S [9], Q = \basesoc_sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23138 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7589.B_AND_S [8], Q = \basesoc_sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23137 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7589.B_AND_S [7], Q = \basesoc_sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23136 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7589.B_AND_S [6], Q = \basesoc_sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23135 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7589.B_AND_S [5], Q = \basesoc_sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23134 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7589.B_AND_S [4], Q = \basesoc_sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23133 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7589.B_AND_S [3], Q = \basesoc_sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23132 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7589.B_AND_S [2], Q = \basesoc_sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23131 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7589.B_AND_S [1], Q = \basesoc_sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23130 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7589.B_AND_S [0], Q = \basesoc_sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22798 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [29], Q = \basesoc_mmap_burst_adr [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22797 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [28], Q = \basesoc_mmap_burst_adr [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22796 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [27], Q = \basesoc_mmap_burst_adr [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22795 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [26], Q = \basesoc_mmap_burst_adr [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22794 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [25], Q = \basesoc_mmap_burst_adr [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22793 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [24], Q = \basesoc_mmap_burst_adr [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22792 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [23], Q = \basesoc_mmap_burst_adr [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22791 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [22], Q = \basesoc_mmap_burst_adr [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22790 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [21], Q = \basesoc_mmap_burst_adr [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22789 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [20], Q = \basesoc_mmap_burst_adr [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22788 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [19], Q = \basesoc_mmap_burst_adr [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22787 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [18], Q = \basesoc_mmap_burst_adr [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22786 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [17], Q = \basesoc_mmap_burst_adr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22785 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [16], Q = \basesoc_mmap_burst_adr [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22784 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [15], Q = \basesoc_mmap_burst_adr [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22783 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [14], Q = \basesoc_mmap_burst_adr [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22782 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [13], Q = \basesoc_mmap_burst_adr [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22781 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [12], Q = \basesoc_mmap_burst_adr [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22780 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [11], Q = \basesoc_mmap_burst_adr [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22779 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [10], Q = \basesoc_mmap_burst_adr [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22778 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [9], Q = \basesoc_mmap_burst_adr [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22777 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [8], Q = \basesoc_mmap_burst_adr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22776 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [7], Q = \basesoc_mmap_burst_adr [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22775 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [6], Q = \basesoc_mmap_burst_adr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22774 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [5], Q = \basesoc_mmap_burst_adr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22773 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [4], Q = \basesoc_mmap_burst_adr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22772 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [3], Q = \basesoc_mmap_burst_adr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22771 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [2], Q = \basesoc_mmap_burst_adr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22770 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [1], Q = \basesoc_mmap_burst_adr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22769 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9668.Y_B [0], Q = \basesoc_mmap_burst_adr [0], rval = 1'0).

5.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 228 unused cells and 208 unused wires.
<suppressed ~230 debug messages>

5.33.10. Rerunning OPT passes. (Removed registers in this run.)

5.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~1140 debug messages>
Removed a total of 380 cells.

5.33.13. Executing OPT_DFF pass (perform DFF optimizations).

5.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 380 unused wires.
<suppressed ~1 debug messages>

5.33.15. Finished fast OPT passes.

5.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.36. Executing TECHMAP pass (map to technology primitives).

5.36.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.36.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
No more expansions possible.
<suppressed ~3366 debug messages>

5.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~163 debug messages>

5.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

5.40. Executing ATTRMVCP pass (move or copy attributes).

5.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 17157 unused wires.
<suppressed ~1 debug messages>

5.42. Executing TECHMAP pass (map to technology primitives).

5.42.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

5.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.43. Executing ABC9 pass.

5.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.3. Executing PROC pass (convert processes to netlists).

5.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51813 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51814'.
  Set init value: \Q = 1'0

5.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51813'.

5.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51814'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51813'.
     1/1: $0\Q[0:0]

5.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51813'.
  created $adff cell `$procdff$51819' with positive edge clock and positive level reset.

5.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51814'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51813'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51813'.
Cleaned up 1 empty switch.

5.43.4. Executing PROC pass (convert processes to netlists).

5.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51827 in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51828'.
  Set init value: \Q = 1'0

5.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51827'.

5.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51828'.
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51827'.
     1/1: $0\Q[0:0]

5.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.\Q' using process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51827'.
  created $adff cell `$procdff$51833' with positive edge clock and positive level reset.

5.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51828'.
Found and cleaned up 1 empty switch in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51827'.
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51827'.
Cleaned up 1 empty switch.

5.43.5. Executing PROC pass (convert processes to netlists).

5.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51869 in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51870'.
  Set init value: \Q = 1'1

5.43.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51869'.

5.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51870'.
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51869'.
     1/1: $0\Q[0:0]

5.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.\Q' using process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51869'.
  created $adff cell `$procdff$51875' with positive edge clock and positive level reset.

5.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51870'.
Found and cleaned up 1 empty switch in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51869'.
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51869'.
Cleaned up 1 empty switch.

5.43.6. Executing PROC pass (convert processes to netlists).

5.43.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51883 in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.6.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51884'.
  Set init value: \Q = 1'1

5.43.6.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51883'.

5.43.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51884'.
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51883'.
     1/1: $0\Q[0:0]

5.43.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.\Q' using process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51883'.
  created $adff cell `$procdff$51889' with positive edge clock and positive level reset.

5.43.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$51884'.
Found and cleaned up 1 empty switch in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51883'.
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$51883'.
Cleaned up 1 empty switch.

5.43.7. Executing PROC pass (convert processes to netlists).

5.43.7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$51907'.
Cleaned up 1 empty switch.

5.43.7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$51908 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

5.43.7.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

5.43.7.4. Executing PROC_INIT pass (extract init attributes).

5.43.7.5. Executing PROC_ARST pass (detect async resets in processes).

5.43.7.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.7.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$51908'.
     1/3: $1$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$51906_EN[3:0]$51913
     2/3: $1$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$51906_DATA[3:0]$51912
     3/3: $1$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$51906_ADDR[3:0]$51914
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$51907'.

5.43.7.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51896_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51893_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51904_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51899_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51894_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51892_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51901_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51900_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51905_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51898_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51902_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51897_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51903_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51891_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51890_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$51895_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$51907'.

5.43.7.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$51906_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$51908'.
  created $dff cell `$procdff$51958' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$51906_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$51908'.
  created $dff cell `$procdff$51959' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$51906_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$51908'.
  created $dff cell `$procdff$51960' with positive edge clock.

5.43.7.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.7.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$51932'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$51908'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$51908'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$51907'.
Cleaned up 1 empty switch.

5.43.8. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:266:slice$23269 $auto$ff.cc:266:slice$23268 $auto$ff.cc:266:slice$23267 $auto$ff.cc:266:slice$23266 $auto$ff.cc:266:slice$23265 $auto$ff.cc:266:slice$23264 $auto$ff.cc:266:slice$23263 $auto$alumacc.cc:495:replace_alu$11914.slice[6].ccu2c_i $auto$alumacc.cc:495:replace_alu$11914.slice[4].ccu2c_i $auto$alumacc.cc:495:replace_alu$11914.slice[2].ccu2c_i $auto$alumacc.cc:495:replace_alu$11914.slice[0].ccu2c_i $auto$ff.cc:266:slice$23262 $auto$simplemap.cc:157:simplemap_reduce$15519 $auto$simplemap.cc:157:simplemap_reduce$15517
Found an SCC: $auto$ff.cc:266:slice$31500 $auto$opt_expr.cc:617:replace_const_cells$46018 $auto$ff.cc:266:slice$31497 $auto$simplemap.cc:157:simplemap_reduce$28550 $auto$ff.cc:266:slice$31498 $auto$simplemap.cc:46:simplemap_not$42218 $auto$ff.cc:266:slice$31502 $auto$simplemap.cc:157:simplemap_reduce$28552 $auto$ff.cc:266:slice$31501 $auto$simplemap.cc:256:simplemap_logbin$28538 $auto$simplemap.cc:227:simplemap_lognot$28558 $auto$simplemap.cc:157:simplemap_reduce$28556 $auto$simplemap.cc:157:simplemap_reduce$28554 $auto$simplemap.cc:157:simplemap_reduce$28551 $auto$ff.cc:266:slice$31499 $auto$simplemap.cc:157:simplemap_reduce$19319
Found an SCC: $auto$simplemap.cc:298:simplemap_mux$27064 $auto$opt_expr.cc:617:replace_const_cells$45972 $auto$ff.cc:266:slice$26490 $auto$dfflegalize.cc:941:flip_pol$48310 $auto$simplemap.cc:256:simplemap_logbin$28322
Found an SCC: $auto$simplemap.cc:227:simplemap_lognot$28803 $auto$simplemap.cc:256:simplemap_logbin$28804 $auto$ff.cc:266:slice$31424 $auto$simplemap.cc:157:simplemap_reduce$19716 $auto$simplemap.cc:256:simplemap_logbin$28435 $auto$simplemap.cc:157:simplemap_reduce$28441 $auto$simplemap.cc:298:simplemap_mux$26359 $auto$simplemap.cc:298:simplemap_mux$26358 $auto$ff.cc:266:slice$31349 $auto$simplemap.cc:157:simplemap_reduce$19595 $auto$simplemap.cc:256:simplemap_logbin$28802 $auto$simplemap.cc:298:simplemap_mux$26349 $auto$simplemap.cc:157:simplemap_reduce$32683 $auto$simplemap.cc:298:simplemap_mux$26494 $auto$ff.cc:266:slice$31216 $auto$simplemap.cc:157:simplemap_reduce$19754 $auto$simplemap.cc:298:simplemap_mux$26489 $auto$simplemap.cc:157:simplemap_reduce$30018 $auto$simplemap.cc:157:simplemap_reduce$30016 $auto$simplemap.cc:298:simplemap_mux$26362 $auto$simplemap.cc:256:simplemap_logbin$28795 $auto$simplemap.cc:256:simplemap_logbin$28797 $auto$simplemap.cc:298:simplemap_mux$26974 $auto$simplemap.cc:298:simplemap_mux$26973
Found an SCC: $auto$ff.cc:266:slice$23857 $auto$simplemap.cc:198:logic_reduce$16056 $auto$ff.cc:266:slice$23858 $auto$ff.cc:266:slice$23859 $auto$simplemap.cc:198:logic_reduce$16067 $auto$simplemap.cc:198:logic_reduce$16057 $auto$ff.cc:266:slice$23860 $auto$ff.cc:266:slice$23861 $auto$simplemap.cc:198:logic_reduce$16058 $auto$ff.cc:266:slice$23862 $auto$ff.cc:266:slice$23863 $auto$simplemap.cc:198:logic_reduce$16073 $auto$simplemap.cc:198:logic_reduce$16068 $auto$simplemap.cc:198:logic_reduce$16059 $auto$ff.cc:266:slice$23864 $auto$ff.cc:266:slice$23865 $auto$simplemap.cc:198:logic_reduce$16060 $auto$ff.cc:266:slice$23866 $auto$ff.cc:266:slice$23867 $auto$simplemap.cc:198:logic_reduce$16069 $auto$simplemap.cc:198:logic_reduce$16061 $auto$ff.cc:266:slice$23868 $auto$ff.cc:266:slice$23869 $auto$simplemap.cc:198:logic_reduce$16062 $auto$ff.cc:266:slice$23870 $auto$ff.cc:266:slice$23871 $auto$simplemap.cc:198:logic_reduce$16076 $auto$simplemap.cc:198:logic_reduce$16074 $auto$simplemap.cc:198:logic_reduce$16070 $auto$simplemap.cc:198:logic_reduce$16063 $auto$ff.cc:266:slice$23872 $auto$ff.cc:266:slice$23873 $auto$simplemap.cc:198:logic_reduce$16064 $auto$ff.cc:266:slice$23874 $auto$ff.cc:266:slice$23875 $auto$simplemap.cc:198:logic_reduce$16078 $auto$simplemap.cc:198:logic_reduce$16071 $auto$simplemap.cc:198:logic_reduce$16065 $auto$ff.cc:266:slice$23876 $auto$simplemap.cc:157:simplemap_reduce$14889 $auto$simplemap.cc:46:simplemap_not$24587 $auto$simplemap.cc:106:simplemap_bitop$15762 $auto$simplemap.cc:46:simplemap_not$15761 $auto$simplemap.cc:298:simplemap_mux$22462
Found an SCC: $auto$ff.cc:266:slice$23007 $auto$simplemap.cc:157:simplemap_reduce$18022 $auto$simplemap.cc:106:simplemap_bitop$16588 $auto$simplemap.cc:46:simplemap_not$16981 $auto$simplemap.cc:106:simplemap_bitop$42136 $auto$simplemap.cc:298:simplemap_mux$42143 $auto$simplemap.cc:106:simplemap_bitop$33004 $auto$simplemap.cc:106:simplemap_bitop$16642 $auto$ff.cc:266:slice$22959 $auto$simplemap.cc:298:simplemap_mux$32994 $auto$simplemap.cc:157:simplemap_reduce$33015 $auto$simplemap.cc:157:simplemap_reduce$33013 $auto$simplemap.cc:298:simplemap_mux$33072 $auto$simplemap.cc:106:simplemap_bitop$16985 $auto$simplemap.cc:106:simplemap_bitop$16984 $auto$simplemap.cc:46:simplemap_not$16983 $auto$simplemap.cc:106:simplemap_bitop$16982 $auto$simplemap.cc:106:simplemap_bitop$16980 $auto$simplemap.cc:106:simplemap_bitop$42096 $auto$simplemap.cc:298:simplemap_mux$42103 $auto$simplemap.cc:157:simplemap_reduce$33079 $auto$simplemap.cc:106:simplemap_bitop$33002 $auto$simplemap.cc:298:simplemap_mux$21716 $auto$ff.cc:266:slice$22962 $auto$simplemap.cc:157:simplemap_reduce$18109 $auto$simplemap.cc:106:simplemap_bitop$16591 $auto$simplemap.cc:106:simplemap_bitop$16587 $auto$simplemap.cc:106:simplemap_bitop$17078 $auto$ff.cc:266:slice$23058 $auto$simplemap.cc:157:simplemap_reduce$19284 $auto$simplemap.cc:106:simplemap_bitop$16685 $auto$simplemap.cc:157:simplemap_reduce$33656 $auto$simplemap.cc:106:simplemap_bitop$33651 $auto$simplemap.cc:298:simplemap_mux$21609 $auto$ff.cc:266:slice$23013 $auto$simplemap.cc:46:simplemap_not$17005 $auto$simplemap.cc:106:simplemap_bitop$42135 $auto$simplemap.cc:298:simplemap_mux$42150 $auto$simplemap.cc:298:simplemap_mux$33647 $auto$simplemap.cc:157:simplemap_reduce$33658 $auto$simplemap.cc:298:simplemap_mux$33666 $auto$simplemap.cc:106:simplemap_bitop$42015 $auto$simplemap.cc:106:simplemap_bitop$17026 $auto$simplemap.cc:106:simplemap_bitop$17025 $auto$simplemap.cc:106:simplemap_bitop$17009 $auto$simplemap.cc:106:simplemap_bitop$17008 $auto$simplemap.cc:46:simplemap_not$17007 $auto$simplemap.cc:106:simplemap_bitop$17006 $auto$simplemap.cc:106:simplemap_bitop$17004 $auto$simplemap.cc:106:simplemap_bitop$42095 $auto$simplemap.cc:298:simplemap_mux$42110 $auto$simplemap.cc:157:simplemap_reduce$33673 $auto$simplemap.cc:106:simplemap_bitop$33653 $auto$simplemap.cc:106:simplemap_bitop$16746 $auto$ff.cc:266:slice$23010 $auto$simplemap.cc:157:simplemap_reduce$19306 $auto$simplemap.cc:106:simplemap_bitop$16686 $auto$simplemap.cc:106:simplemap_bitop$16684 $auto$simplemap.cc:106:simplemap_bitop$17094 $auto$ff.cc:266:slice$23109 $auto$simplemap.cc:157:simplemap_reduce$18257 $auto$simplemap.cc:106:simplemap_bitop$16782 $auto$simplemap.cc:157:simplemap_reduce$34632 $auto$simplemap.cc:106:simplemap_bitop$34627 $auto$simplemap.cc:298:simplemap_mux$21504 $auto$ff.cc:266:slice$23064 $auto$simplemap.cc:46:simplemap_not$17029 $auto$simplemap.cc:157:simplemap_reduce$42140 $auto$simplemap.cc:157:simplemap_reduce$42138 $auto$simplemap.cc:106:simplemap_bitop$42134 $auto$simplemap.cc:298:simplemap_mux$42157 $auto$simplemap.cc:298:simplemap_mux$34624 $auto$simplemap.cc:157:simplemap_reduce$34634 $auto$simplemap.cc:298:simplemap_mux$34650 $auto$simplemap.cc:157:simplemap_reduce$42018 $auto$simplemap.cc:106:simplemap_bitop$42014 $auto$simplemap.cc:106:simplemap_bitop$17050 $auto$simplemap.cc:106:simplemap_bitop$17049 $auto$simplemap.cc:106:simplemap_bitop$17033 $auto$simplemap.cc:106:simplemap_bitop$17032 $auto$simplemap.cc:46:simplemap_not$17031 $auto$simplemap.cc:106:simplemap_bitop$17030 $auto$simplemap.cc:106:simplemap_bitop$17028 $auto$simplemap.cc:157:simplemap_reduce$42100 $auto$simplemap.cc:157:simplemap_reduce$42098 $auto$simplemap.cc:106:simplemap_bitop$42094 $auto$simplemap.cc:298:simplemap_mux$42117 $auto$simplemap.cc:157:simplemap_reduce$34659 $auto$simplemap.cc:106:simplemap_bitop$34629 $auto$simplemap.cc:106:simplemap_bitop$16841 $auto$ff.cc:266:slice$23061 $auto$simplemap.cc:157:simplemap_reduce$18281 $auto$simplemap.cc:106:simplemap_bitop$16790 $auto$simplemap.cc:106:simplemap_bitop$16781 $auto$simplemap.cc:106:simplemap_bitop$17106 $auto$ff.cc:266:slice$23118 $auto$simplemap.cc:157:simplemap_reduce$16590 $auto$simplemap.cc:106:simplemap_bitop$16877 $auto$simplemap.cc:46:simplemap_not$17053 $auto$simplemap.cc:46:simplemap_not$16935 $auto$simplemap.cc:298:simplemap_mux$21324 $auto$simplemap.cc:298:simplemap_mux$42133 $auto$simplemap.cc:298:simplemap_mux$42164 $auto$simplemap.cc:106:simplemap_bitop$34956 $auto$simplemap.cc:106:simplemap_bitop$16929 $auto$ff.cc:266:slice$23112 $auto$simplemap.cc:298:simplemap_mux$34929 $auto$simplemap.cc:157:simplemap_reduce$34968 $auto$simplemap.cc:157:simplemap_reduce$34966 $auto$simplemap.cc:298:simplemap_mux$35125 $auto$simplemap.cc:106:simplemap_bitop$17074 $auto$simplemap.cc:106:simplemap_bitop$17073 $auto$simplemap.cc:106:simplemap_bitop$17057 $auto$simplemap.cc:106:simplemap_bitop$17056 $auto$simplemap.cc:46:simplemap_not$17055 $auto$simplemap.cc:106:simplemap_bitop$17054 $auto$simplemap.cc:106:simplemap_bitop$17052 $auto$simplemap.cc:298:simplemap_mux$21325 $auto$simplemap.cc:298:simplemap_mux$42093 $auto$simplemap.cc:298:simplemap_mux$42124 $auto$simplemap.cc:157:simplemap_reduce$35164 $auto$simplemap.cc:106:simplemap_bitop$34947 $auto$simplemap.cc:298:simplemap_mux$21386 $auto$ff.cc:266:slice$23115 $auto$simplemap.cc:157:simplemap_reduce$16688 $auto$simplemap.cc:106:simplemap_bitop$16878 $auto$simplemap.cc:106:simplemap_bitop$16876 $auto$simplemap.cc:106:simplemap_bitop$17117 $auto$simplemap.cc:106:simplemap_bitop$16932 $auto$simplemap.cc:298:simplemap_mux$21310 $auto$simplemap.cc:106:simplemap_bitop$17132 $auto$simplemap.cc:106:simplemap_bitop$17131 $auto$simplemap.cc:46:simplemap_not$17130 $auto$simplemap.cc:106:simplemap_bitop$16936 $auto$simplemap.cc:106:simplemap_bitop$16934 $auto$simplemap.cc:46:simplemap_not$16933 $auto$simplemap.cc:298:simplemap_mux$21326 $auto$simplemap.cc:298:simplemap_mux$42013 $auto$simplemap.cc:157:simplemap_reduce$42020 $auto$simplemap.cc:106:simplemap_bitop$42016 $auto$simplemap.cc:106:simplemap_bitop$17002 $auto$simplemap.cc:106:simplemap_bitop$17001
Found an SCC: $auto$simplemap.cc:256:simplemap_logbin$24972 $auto$ff.cc:266:slice$25310 $auto$simplemap.cc:157:simplemap_reduce$17381 $auto$simplemap.cc:256:simplemap_logbin$24971
Found an SCC: $auto$ff.cc:266:slice$23212 $auto$simplemap.cc:198:logic_reduce$16542 $auto$ff.cc:266:slice$23211 $auto$ff.cc:266:slice$23210 $auto$simplemap.cc:198:logic_reduce$16541 $auto$ff.cc:266:slice$23209 $auto$ff.cc:266:slice$23208 $auto$simplemap.cc:198:logic_reduce$16545 $auto$simplemap.cc:198:logic_reduce$16540 $auto$ff.cc:266:slice$23207 $auto$ff.cc:266:slice$23206 $auto$simplemap.cc:198:logic_reduce$16539 $auto$ff.cc:266:slice$23205 $auto$ff.cc:266:slice$23204 $auto$simplemap.cc:227:simplemap_lognot$16550 $auto$simplemap.cc:198:logic_reduce$16549 $auto$simplemap.cc:198:logic_reduce$16547 $auto$simplemap.cc:198:logic_reduce$16544 $auto$simplemap.cc:198:logic_reduce$16538 $auto$ff.cc:266:slice$23203 $auto$simplemap.cc:157:simplemap_reduce$15536
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$45624 $auto$ff.cc:266:slice$23185 $auto$ff.cc:266:slice$23184 $auto$simplemap.cc:227:simplemap_lognot$19277 $auto$simplemap.cc:157:simplemap_reduce$19275 $auto$simplemap.cc:157:simplemap_reduce$19273 $auto$opt_expr.cc:617:replace_const_cells$45478 $auto$ff.cc:266:slice$23183 $auto$simplemap.cc:157:simplemap_reduce$15556
Found an SCC: $auto$ff.cc:266:slice$23829 $auto$ff.cc:266:slice$23831 $auto$ff.cc:266:slice$23833 $auto$ff.cc:266:slice$23835 $auto$ff.cc:266:slice$23838 $auto$ff.cc:266:slice$23839 $auto$ff.cc:266:slice$23827 $auto$simplemap.cc:198:logic_reduce$16334 $auto$ff.cc:266:slice$23828 $auto$simplemap.cc:198:logic_reduce$16347 $auto$simplemap.cc:198:logic_reduce$16335 $auto$ff.cc:266:slice$23830 $auto$simplemap.cc:198:logic_reduce$16336 $auto$ff.cc:266:slice$23832 $auto$simplemap.cc:198:logic_reduce$16354 $auto$simplemap.cc:198:logic_reduce$16348 $auto$simplemap.cc:198:logic_reduce$16337 $auto$ff.cc:266:slice$23834 $auto$simplemap.cc:198:logic_reduce$16338 $auto$ff.cc:266:slice$23836 $auto$simplemap.cc:198:logic_reduce$16349 $auto$simplemap.cc:198:logic_reduce$16339 $auto$ff.cc:266:slice$23837 $auto$simplemap.cc:198:logic_reduce$16340 $auto$ff.cc:266:slice$23840 $auto$ff.cc:266:slice$23841 $auto$simplemap.cc:198:logic_reduce$16358 $auto$simplemap.cc:198:logic_reduce$16355 $auto$simplemap.cc:198:logic_reduce$16350 $auto$simplemap.cc:198:logic_reduce$16341 $auto$ff.cc:266:slice$23842 $auto$ff.cc:266:slice$23843 $auto$simplemap.cc:198:logic_reduce$16342 $auto$ff.cc:266:slice$23844 $auto$ff.cc:266:slice$23845 $auto$simplemap.cc:198:logic_reduce$16351 $auto$simplemap.cc:198:logic_reduce$16343 $auto$ff.cc:266:slice$23846 $auto$ff.cc:266:slice$23847 $auto$simplemap.cc:198:logic_reduce$16344 $auto$ff.cc:266:slice$23848 $auto$ff.cc:266:slice$23849 $auto$simplemap.cc:198:logic_reduce$16356 $auto$simplemap.cc:198:logic_reduce$16352 $auto$simplemap.cc:198:logic_reduce$16345 $auto$ff.cc:266:slice$23850 $auto$simplemap.cc:227:simplemap_lognot$16362 $auto$simplemap.cc:198:logic_reduce$16361 $auto$simplemap.cc:198:logic_reduce$16359 $auto$ff.cc:266:slice$23851 $auto$simplemap.cc:157:simplemap_reduce$14930
Found an SCC: $auto$ff.cc:266:slice$22817 $auto$simplemap.cc:46:simplemap_not$19401 $auto$simplemap.cc:106:simplemap_bitop$15566 $auto$simplemap.cc:46:simplemap_not$15565 $auto$simplemap.cc:106:simplemap_bitop$15564 $auto$simplemap.cc:298:simplemap_mux$20457 $auto$ff.cc:266:slice$22819 FD1S3BX_1
Found 11 SCCs in module colorlight_i5.
Found 11 SCCs.

5.43.9. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.10. Executing TECHMAP pass (map to technology primitives).

5.43.10.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.43.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~174 debug messages>

5.43.11. Executing OPT pass (performing simple optimizations).

5.43.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

5.43.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

5.43.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
  Optimizing cells in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
  Optimizing cells in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
  Optimizing cells in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

5.43.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

5.43.11.6. Executing OPT_DFF pass (perform DFF optimizations).

5.43.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
Finding unused cells or wires in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
Finding unused cells or wires in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
Finding unused cells or wires in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

5.43.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.

5.43.11.9. Finished fast OPT passes. (There is nothing left to do.)

5.43.12. Executing TECHMAP pass (map to technology primitives).

5.43.12.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

5.43.12.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
No more expansions possible.
<suppressed ~180 debug messages>

5.43.13. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

5.43.14. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

5.43.15. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.16. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

5.43.17. Executing TECHMAP pass (map to technology primitives).

5.43.17.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.43.17.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~213 debug messages>

5.43.18. Executing OPT pass (performing simple optimizations).

5.43.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~18 debug messages>

5.43.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.43.18.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.18.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.43.18.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.43.18.6. Executing OPT_DFF pass (perform DFF optimizations).

5.43.18.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

5.43.18.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.43.18.9. Rerunning OPT passes. (Maybe there is more to do..)

5.43.18.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.18.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.43.18.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.43.18.13. Executing OPT_DFF pass (perform DFF optimizations).

5.43.18.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.43.18.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.43.18.16. Finished fast OPT passes. (There is nothing left to do.)

5.43.19. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

5.43.20. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 8386 cells with 49770 new cells, skipped 7164 cells.
  replaced 4 cell types:
    4917 $_MUX_
      49 $_ORNOT_
    2912 $_OR_
     508 $_XOR_
  not replaced 22 cell types:
    2237 $_AND_
    1039 $_NOT_
       1 $__ABC9_SCC_BREAKER
       4 $scopeinfo
    3079 TRELLIS_FF
      34 TRELLIS_IO
      51 DP16KD
       7 MULT18X18D
       1 EHXPLLL
       1 USRMCLK
       1 ODDRX1F
       1 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
      32 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp
       2 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF
      32 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
       1 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp
     362 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
       1 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF

5.43.20.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.20.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.20.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 21473 AND gates and 60884 wires from module `colorlight_i5' to a netlist network with 4345 inputs and 3781 outputs.

5.43.20.4. Executing ABC9_EXE pass (technology mapping using ABC9).

5.43.20.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4345/   3781  and =   17970  lev =   35 (2.89)  mem = 0.41 MB  box = 535  bb = 173
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4345/   3781  and =   23588  lev =   29 (2.19)  mem = 0.47 MB  ch = 2896  box = 535  bb = 173
ABC: cst =       0  cls =   2710  lit =    2896  unused =   23658  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   23588.  Ch =  2710.  Total mem =    5.75 MB. Peak cut mem =    0.44 MB.
ABC: P:  Del = 4044.00.  Ar =   19448.0.  Edge =    24505.  Cut =   265828.  T =     0.05 sec
ABC: P:  Del = 4044.00.  Ar =   19212.0.  Edge =    24298.  Cut =   263411.  T =     0.06 sec
ABC: P:  Del = 4044.00.  Ar =    8049.0.  Edge =    20238.  Cut =   543029.  T =     0.10 sec
ABC: F:  Del = 4044.00.  Ar =    6019.0.  Edge =    18230.  Cut =   438611.  T =     0.09 sec
ABC: A:  Del = 4044.00.  Ar =    5791.0.  Edge =    17004.  Cut =   418752.  T =     0.12 sec
ABC: A:  Del = 4044.00.  Ar =    5766.0.  Edge =    16945.  Cut =   427622.  T =     0.12 sec
ABC: Total time =     0.54 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   4345/   3781  and =   16820  lev =   23 (2.21)  mem = 0.39 MB  box = 533  bb = 173
ABC: Mapping (K=7)  :  lut =   4633  edge =   16636  lev =    8 (1.04)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   23  mem = 0.21 MB
ABC: LUT = 4633 : 2=736 15.9 %  3=1318 28.4 %  4=1769 38.2 %  5=748 16.1 %  6=40 0.9 %  7=22 0.5 %  Ave = 3.59
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 2.89 seconds, total: 2.89 seconds

5.43.20.6. Executing AIGER frontend.
<suppressed ~16266 debug messages>
Removed 25864 unused cells and 39577 unused wires.

5.43.20.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     4685
ABC RESULTS:   $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp cells:       32
ABC RESULTS:   $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      360
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:       24
ABC RESULTS:   $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp cells:      115
ABC RESULTS:           input signals:      581
ABC RESULTS:          output signals:      997
Removing temp directory.

5.43.21. Executing TECHMAP pass (map to technology primitives).

5.43.21.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

5.43.21.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001100 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
No more expansions possible.
<suppressed ~735 debug messages>
Removed 953 unused cells and 68634 unused wires.

5.44. Executing TECHMAP pass (map to technology primitives).

5.44.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.44.2. Continuing TECHMAP pass.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$d382a8d1b0e8ec5f511be64162cffdb63d316607\$lut for cells of type $lut.
Using template $paramod$49b4d47dab45283a5bca35b8996da0a3c24bef1f\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110110 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$b089060a61c5d29ddce66d73edb5ee493ec9de27\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$95d74cf8d79c2406e87b11007e4ac0e4621cb9aa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$d664de165a29dbbc5f230eb2186a495220d94eea\$lut for cells of type $lut.
Using template $paramod$53e3462453d571d93686de391da8175710cf9197\$lut for cells of type $lut.
Using template $paramod$023d81f8bbdb3ccd8d2c8b51d310b3cdfd528ad9\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$378674974b3807d742e27f000a928a69cc15ff78\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$475d219d11bc49fef2b2d3ed35006326b20395ab\$lut for cells of type $lut.
Using template $paramod$82e00ea4fd07c11e61d4538000029cb150d3cd05\$lut for cells of type $lut.
Using template $paramod$c72ba9387193b38ce21287fbcf9c1b02dc4f6cdf\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$ac8cc7a57937c534ca8f2a10083f65205e6cb978\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000010 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$dda31d774c93260011d7a697bf54c43dc0105aa2\$lut for cells of type $lut.
Using template $paramod$5bbc8d49c3fc31cf6661312d1516e2aaafe308a4\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$1769b870d47911d7a8ec3b7224a7974dbc5fe069\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$1ca7f9f15a6a92a9c575f17735ee491f4acf3670\$lut for cells of type $lut.
Using template $paramod$465719fc10d1b29aed79a28f325f2a82359b4ac3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$af1ef731f566b3541481a4cd51a8a39a9c0807e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$7d813eb49700f971f2635a434700eafdfa816bc3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$6f9324703e8fcc3b6df2bc2bec54ec19a446ae96\$lut for cells of type $lut.
Using template $paramod$9ad966f8b80ae6790a84cd450a539712e2f585bc\$lut for cells of type $lut.
Using template $paramod$766f851776a2d25e13728c9147ddfe7ff70917a3\$lut for cells of type $lut.
Using template $paramod$fcaeb3e2e61b1a711f4003cea0f42131397aea3a\$lut for cells of type $lut.
Using template $paramod$38400b76de2b00d7d5f8f09de118b82fd1b8be0a\$lut for cells of type $lut.
Using template $paramod$3805d2c960ff8143ced45f91b64245ae89250aa0\$lut for cells of type $lut.
Using template $paramod$3548f6e93628807ae6cc989ec88fe8ae640cb47a\$lut for cells of type $lut.
Using template $paramod$9e4c57b8c82cc29a4bec0e15a07b68bbe6b2a69d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod$0a4d85497e20c50068555dd5ad9ad3a7952cab73\$lut for cells of type $lut.
Using template $paramod$8418ecc5db47effee7dc92693bdbc9f7b73d02bd\$lut for cells of type $lut.
Using template $paramod$bc2266216d8df8c620afc8c6a7ce19819c928d51\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$f3b603d1450c2c61ce732232fcb5fe1f2884aa83\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$93d76e007098c6f6075be768abeacda4627e26ab\$lut for cells of type $lut.
Using template $paramod$bcae70a9660d397f29c760d17d9a062af145206e\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$c328927aeeb38d9f70efc10a4d50825d27e90396\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$b10362b71f0fae22c5be855d27fcefe2e81551bf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$ff74d3b36221c7c7b417c242545ab45c7d96a8ff\$lut for cells of type $lut.
Using template $paramod$109987d365962408493bd7b1942d41daf77ce03a\$lut for cells of type $lut.
Using template $paramod$5edf2b0616e36a9521df9cf314d4a66a6bb1f609\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$ba7b4568c306470a7f204c239212739869e234a1\$lut for cells of type $lut.
Using template $paramod$7cf1a73e0ae63a41670f715b833963fbd8dcaa17\$lut for cells of type $lut.
Using template $paramod$31ea2d6383111ae9716c91ed706836a45d1a3ea3\$lut for cells of type $lut.
Using template $paramod$03bfbf02d4bf4f3587e840ab481e22566f5f00cf\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$8f05ccf5c6dea013219df3c40de29317b3797113\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$dd091041be455612934bb13bfe851569d81ed6b5\$lut for cells of type $lut.
Using template $paramod$ba07846b1e706d3eb2010a528b0f0417e3645924\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$94cac50d1bd1ce1a3a6aebd1662e23b5be8abe07\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$a59854b679c443f21a6748ea460109b8241cb007\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$6b43d33d94062f2473722c6a2baa13f429356dbf\$lut for cells of type $lut.
Using template $paramod$e253ac66462c8a22f75a6323ed00b0d275ebc3e1\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$cbf0a50c953b6a4c7e5a4cf3ec7fcd294af3c37d\$lut for cells of type $lut.
Using template $paramod$ff58554493773336c4e06dc62f25c37448f98c7b\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$f7c513d7fb312b4781d125043c91e24f75281b19\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$65ded9066c2ba0c381446d7e483a87d0bcfafbb2\$lut for cells of type $lut.
Using template $paramod$fdedd19dd1883b25683e1d1c7b5fa3ce3cfed468\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$3d195e6340fb4ccd83ff22df2e0bf19795a9b4e7\$lut for cells of type $lut.
Using template $paramod$e197e162644f13ba3d6def1b385f7543969ee569\$lut for cells of type $lut.
Using template $paramod$a511f425a16be7369933baa8c17a62ec61a7d7bf\$lut for cells of type $lut.
Using template $paramod$461cadc1bd5a9a618782c453f75bb6c15ef2c050\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$2f8906d92ae1098c2572f7229f96d57e5f523e47\$lut for cells of type $lut.
Using template $paramod$018ced85a9218308f67e1f8f3840fe7a9ad4bdbe\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$6023c671e114c4eb0467aa8a0b08e183f33ec2fd\$lut for cells of type $lut.
Using template $paramod$cb2c426079712a22d90e9c5459fc1762b030e749\$lut for cells of type $lut.
Using template $paramod$8d41622da0aa87c171e3ad24745637a8e540bedc\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$a6a38093c58b5b8af5a84e4076bc169d7436fffc\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$05df99ddcd32880ee0794060333cd301aa218460\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$ee506c85a8998184de0da1fa5abc2a6e0af397f7\$lut for cells of type $lut.
Using template $paramod$608bfa4cadde49bc6aabb8258287149eef9120b5\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$4a8554d0a765102353ca9705f6a3cc329f4379e7\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$34d8179c3f4e5c9b014184678126740a73fec819\$lut for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod$94d2f1f461ef911482e15efdba185521de732c99\$lut for cells of type $lut.
Using template $paramod$7d7d10d01ad0b0f84c295373b1fe3864889e6539\$lut for cells of type $lut.
Using template $paramod$7425d6b117f514d343b9172026ed9ca0b449e677\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$2bbec90035bea8ace991b30dd6d61930d1c61b49\$lut for cells of type $lut.
Using template $paramod$3cbeb0c9c05219076d15c80ba61981b72b36edc5\$lut for cells of type $lut.
Using template $paramod$3a85cae28c5fd35e528eb8d8926ebcec25d340cb\$lut for cells of type $lut.
Using template $paramod$3fa2c0c7c5b627eb96459909f2ad868d65e6ac08\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod$84abafac600770dbecbd08e858f90b0a8d019d50\$lut for cells of type $lut.
Using template $paramod$97208951e215f90b4f6395abe0e3212702ec5317\$lut for cells of type $lut.
Using template $paramod$df929792afd0bebf101a124ee890c12e0fed6a8d\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$b1680225cc6a5792caa95f54b8b3218fae21705d\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$1bb2fc47b457abe7e28b98cfa3441b6432237f90\$lut for cells of type $lut.
Using template $paramod$cfca0d60a5530b0ba2f6892ecc3e0931abb488df\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$5a60a2ac5fa0ff621c08e76879e9692734937783\$lut for cells of type $lut.
Using template $paramod$62e34d236b5cf9e50e7481784c0097067a15fba4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$6eaa285474ca0c16a33be004e48a6a32f35674a1\$lut for cells of type $lut.
Using template $paramod$8b09f347504cfc0d3d65fbb4601497936543b1b3\$lut for cells of type $lut.
Using template $paramod$bc051162dfb23caab98d73c4ec086fe9a67895f2\$lut for cells of type $lut.
Using template $paramod$9264cd5418c36d754331aa206e64072e8dbf89db\$lut for cells of type $lut.
Using template $paramod$b24cfa72d4f32fecd61e03ddd5fa536bbbafac3a\$lut for cells of type $lut.
Using template $paramod$a699ad34be768465e9f62cdbd92e381326cc035a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$311a9a198b4e579f7508439808c04e1d70f26440\$lut for cells of type $lut.
Using template $paramod$4cc49515fcb1e24de9fe6415118adaee807628ae\$lut for cells of type $lut.
Using template $paramod$b00ecd8a5fcd5850c8af0623eb848a08e3776026\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$5d9a9a666ea2b25fa8fd26913509ae70c1efaa52\$lut for cells of type $lut.
Using template $paramod$9df4a4fa550f7c33dbf8d916700bf3fa2c854ac2\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$a6f04dab9c72008face1bf5f4e39156266fce6ba\$lut for cells of type $lut.
Using template $paramod$67989c08f2921f3e4778e541f233a053964dcb70\$lut for cells of type $lut.
Using template $paramod$81f2afd749187d1e4c8cb37aabfab5b67929c9c2\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$62068df6e5d05af597cb5d6516b3ccdf992fe51a\$lut for cells of type $lut.
Using template $paramod$84ac8e72cf0e1768a99cab83f98cb63ab8627258\$lut for cells of type $lut.
Using template $paramod$9c65fdfac74256c2eb67dd209b598e25d1f0a099\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$11c0f229972eeac73c890ab87850cfcb8e4576f8\$lut for cells of type $lut.
Using template $paramod$070ed01698cec565776ff53a284e33e2838ef87b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$297eda4a20bb0e8a5187fb0c2fd5b492ee7701f2\$lut for cells of type $lut.
Using template $paramod$9cfc61dba8e55830acbcbe230d0f91ce67370681\$lut for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod$26297f9c44ce8e54800de6397ecaafb30209765a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$2f7ca116e12010597219c9774ae209e7d11998bf\$lut for cells of type $lut.
Using template $paramod$a94920e137a1d383e450283994a8db9026d43bad\$lut for cells of type $lut.
Using template $paramod$3cb3dc9da68aea393685c8577cc334b15108e7a1\$lut for cells of type $lut.
Using template $paramod$048d747237dc7c0c9b3ac38b28fd102440b9c369\$lut for cells of type $lut.
Using template $paramod$0f96367495bfcf9c3e06f1a01699c5c8c0f8b1b0\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$8494168726d27c2200605afcf1fb7470bf987857\$lut for cells of type $lut.
Using template $paramod$e4b34956f7c1277b2424764cb8c3c51585d90eaf\$lut for cells of type $lut.
Using template $paramod$4170b61df2c872a54de3c1d4c334814e6eafe14f\$lut for cells of type $lut.
Using template $paramod$55899bbc3890f7f279cb176a0b0f1c9447266c71\$lut for cells of type $lut.
Using template $paramod$15d3dd50cc31557057274aea687fe2a8296cd155\$lut for cells of type $lut.
Using template $paramod$a1abb623763d69b5e4fd1fbc419c486d5ef4e260\$lut for cells of type $lut.
Using template $paramod$2653cbb0247e873c6cd170f5d7fb7a22e88aeb4f\$lut for cells of type $lut.
Using template $paramod$73d07df06bdcebf8bcc513075902f140fba061ec\$lut for cells of type $lut.
Using template $paramod$59848369e5f408d15e0c8c710ff689c98ce02999\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod$03bfaab2e766db031b011ae3c0c4b57f383b6d20\$lut for cells of type $lut.
Using template $paramod$2ef40d966d2bcfbfb80349005120d3c7ebf3979a\$lut for cells of type $lut.
Using template $paramod$fa539483e1b97f76f4f0670c0d2805b20cf9006e\$lut for cells of type $lut.
Using template $paramod$10f2dd038622e0c8898d43909acfd6e0d7dfa284\$lut for cells of type $lut.
Using template $paramod$641cbc20a3cb16917a37338d25ce8eb8b37bd7ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$fe4be41ca99978dcdb8f8c64fa471e60bfede3a5\$lut for cells of type $lut.
Using template $paramod$b8b726a457049fbd78c657279e23e9d8deb2e106\$lut for cells of type $lut.
Using template $paramod$250fbcc6263177ad1751ac3b022a0a4cec921836\$lut for cells of type $lut.
Using template $paramod$e27b924121af9f5acd4b0ccee1bfe645e37f74ca\$lut for cells of type $lut.
Using template $paramod$694c95659b447cef99dd4cdbd49b87dfd5f6c806\$lut for cells of type $lut.
Using template $paramod$da5c840727e4ec50ba73bf16fa51023a397ca531\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$a08fe2462bdcdc30db8a81758ff51b6fe69add33\$lut for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod$3f330f3f236f8a0c8630b339a705c122dda8a3af\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod$ecda9c0007b37384fe52c3126869ca159afdeca7\$lut for cells of type $lut.
Using template $paramod$fa45f28daf300aaa781ee4b9baa5ce968b1d8c66\$lut for cells of type $lut.
Using template $paramod$b04f0510561c4bbb703d2e39c6eca682b920366b\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$b86d8edbc8b1d101a79459c2636585f5fe6312aa\$lut for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$556f1f8248d46fa51b5b76abd5030284b37d6d0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$0f19b1c588a47c675d00132b243b5e3308ffab5d\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$59f575dcdbb38b3a42c4ba9e0030a6a08a3cb992\$lut for cells of type $lut.
Using template $paramod$da1f71a7153c20f4b2d8cb7e9c277eb9c0cc1f5b\$lut for cells of type $lut.
Using template $paramod$2fce3bb4b35407e40c1ffe5c5c5c3b3b855cbdfa\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$f2b6ce56cd50fbdcc473b48380d874a84ca64526\$lut for cells of type $lut.
Using template $paramod$e6f6c0e4217c8e5f63922112eeac136d98b65d10\$lut for cells of type $lut.
Using template $paramod$ff315d5084ed3c80e34901fe05add0db5feb0b93\$lut for cells of type $lut.
Using template $paramod$5c01368067de89c7c907b1887bdb165e8933f162\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$e35ae36554ad61a1ad94da3bae227a28cdbf1aa4\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$a4550ffad09d079c5cfc8911b53f312523a5783a\$lut for cells of type $lut.
Using template $paramod$323dbb47a6d14615772fecb6fe7c4bec277e6c6b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$63dfb5d507c3c0842cdb02014ffa50dbe5770b84\$lut for cells of type $lut.
Using template $paramod$f59b1af0bc9f30c20f80e901f1a504115c863612\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$f096cbf7810c657d1faa5ebcdd247974deedeea6\$lut for cells of type $lut.
Using template $paramod$ecd5e9a286c73058fcb6397a1248be9047aea1bc\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$3c17557fcd213346f7b38856ecb30fe49bafcccd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$422fc15c9131ae1592657a0545634b58efdf7bd8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$070f19d5e4b10006ae4103b9b39e254f04cdef21\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$3306ed2157b09480706bbacb475ae01ac9d07148\$lut for cells of type $lut.
Using template $paramod$5fd4d72058bf901f725cc1c7a646851bff8d4fd9\$lut for cells of type $lut.
Using template $paramod$35059585e93e18989247e13034fd6a1ce4de9957\$lut for cells of type $lut.
Using template $paramod$43ec79bb22f4aa0d5a0040928d1d72c5d610cc7a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$fa07a82d9e103236f70315e711a6784ca480a5ba\$lut for cells of type $lut.
Using template $paramod$f28aede8a07a53ff316cc6f8627c7d8a2337a88a\$lut for cells of type $lut.
Using template $paramod$563795de7f4e220da1a38cb0de926db30b060438\$lut for cells of type $lut.
Using template $paramod$5f99aa1a31b4f0c356281a67e16706e1e689d29f\$lut for cells of type $lut.
Using template $paramod$a4ece24b900605be2d7fb6ce3e5f64d8a315c56a\$lut for cells of type $lut.
Using template $paramod$3695d535bd5e07ddddab7096eefa3ec858c59e82\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$fe8d59712eb53859780a91a6bffc4d028a74a96c\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$33b31cd4edd141b1e29467a4dc2382f345a9c963\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$9506ecf18c91672f3dae4008b6ad1f2863e8019f\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$d2e6b54c89dd4589dbda0c8ae00aff45c46acc75\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$30bcd090eabb7a564676ce64e641713f587466fd\$lut for cells of type $lut.
Using template $paramod$662c0984ed1e07c295cebf177c297b0aba69ab6f\$lut for cells of type $lut.
Using template $paramod$549a24c0b77071744eefd28bf11342e15d6bc181\$lut for cells of type $lut.
Using template $paramod$11d98a734fddb972e4bcf061987d6c0007a7bbfa\$lut for cells of type $lut.
Using template $paramod$66cfa457f3bf0a90e11a4f3cf9336b993db8c18a\$lut for cells of type $lut.
Using template $paramod$dd98309ddbae8e2d887f948dfc7267c8987370fe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$5183b4454493323aca6310872659274580528fcf\$lut for cells of type $lut.
Using template $paramod$648ce166957c5dcd8d75538f2838aff3c0361793\$lut for cells of type $lut.
Using template $paramod$a745274df8f514565625fa7fee7a9fb864a85f2f\$lut for cells of type $lut.
Using template $paramod$a3349a0ffe542658268154f8b00cacb409810e60\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$d980e96aaa8fd1a44dd0a77b7b61a6fcf6e1f9d5\$lut for cells of type $lut.
Using template $paramod$4da2968a38813be585b46e20e9ee8670b201e6eb\$lut for cells of type $lut.
Using template $paramod$dd48a842c60a161aab1ef73996d27f5fc6d9a963\$lut for cells of type $lut.
Using template $paramod$234997bee759301806c8ada31f0c044884c8f8c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$b9ae2725032d016e61ed1b354a201a6f6dd7b642\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$89968a75cd461967ed73db8ea07d0b7442f889e1\$lut for cells of type $lut.
Using template $paramod$cef3d344f236016ad78f511d970c0ed55dc829c5\$lut for cells of type $lut.
Using template $paramod$0a927579eee66bd18a9837223b6e0a7cfa5ab0b6\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$65608fa8414ca06f61126549fed316db1f6a4001\$lut for cells of type $lut.
Using template $paramod$038e0c6bb407d70fb3d4b03becb2402bb36ab4a0\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$de66710b4dfaed0c5cf83567ae8fcc82bbfa7728\$lut for cells of type $lut.
Using template $paramod$5132bd7bda59a227f1c4c1d8c0411aefb54c51f4\$lut for cells of type $lut.
Using template $paramod$e6d61e5e52018f8d3fe280aad543cad1e662fe83\$lut for cells of type $lut.
Using template $paramod$87cad75e5228984b6c2387055450005570b7eea8\$lut for cells of type $lut.
Using template $paramod$3ab97fa81632ae2df161fd4f4e163fc359885e5f\$lut for cells of type $lut.
Using template $paramod$e48900e6416c0940d0bb569f6e8b7c4fb547bfeb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$e3e4230bb990723642112b292aa705ee0cbad0d4\$lut for cells of type $lut.
Using template $paramod$800ad51c173ef1531dc8c2197ac409be85e8cb0a\$lut for cells of type $lut.
Using template $paramod$d0f8e9e00b83cb69742e69fe894a4d457c015e6a\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$3afaacb47bae8874b9643c6a6ae9ee8474b6dd27\$lut for cells of type $lut.
Using template $paramod$1b48bc962a0c1e178183f21032378372adc5e26c\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod$53912dcbc5826d845d0587d283963fad0b753d47\$lut for cells of type $lut.
Using template $paramod$b56552b15644de250f928c7e882226531acd70c9\$lut for cells of type $lut.
Using template $paramod$c6c26b8047ec0055d6d594b2e68a8e9ce96dc14e\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$4f750cb34540bad7e8d277dd5bc5ea63e403d272\$lut for cells of type $lut.
Using template $paramod$6b2d68f7a41e880df45686f55b7b5d1e9ad53f5c\$lut for cells of type $lut.
Using template $paramod$c0e395c2d0dfbafa147a6aae7cfc1897ce26affb\$lut for cells of type $lut.
Using template $paramod$908f47c264ca19cc0c21d07b63a487a6b042de45\$lut for cells of type $lut.
Using template $paramod$fb4ed309581bcd972f41afa8566ae8b9812c7f6c\$lut for cells of type $lut.
Using template $paramod$2014354416722209de7d48370ab008bc2278a034\$lut for cells of type $lut.
Using template $paramod$b75445e6f12ca134b548f1a334e47ff103467810\$lut for cells of type $lut.
Using template $paramod$a39e9b040c600be8b32ed3010c751970388c7358\$lut for cells of type $lut.
Using template $paramod$80acb0d8e79f3a1d969f65cd1beece3d97afb3a8\$lut for cells of type $lut.
Using template $paramod$e211c3929b7c4a5a9666180a7619ec6dc9c22584\$lut for cells of type $lut.
Using template $paramod$8a36c081272474affa18f5450d51d09af3f63404\$lut for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$969d49221e1863826562fdcf203c9284c52d7846\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$221832ea6a41a3208cd6f3411a952b5811695f4c\$lut for cells of type $lut.
Using template $paramod$c4fe0d52e4fa3d649d75cb9587992cb08e44f263\$lut for cells of type $lut.
Using template $paramod$fc529edbc71a004b65c9955f02c9b8bcfef67f84\$lut for cells of type $lut.
Using template $paramod$5995d6d099b139e85f99f4dc922eeb853038f669\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$56e6d8a28a52006bb4e50e077743f0a2163235af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$9198ba8adc7fe03eaedb338cf6624c40039bd33d\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$bd9ca93cd39b5fe47626ea753886fe0f81c62e68\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$febb8df435fb387aafae61fdf84a8c9aab9a8469\$lut for cells of type $lut.
Using template $paramod$a0e540ca32874b087a28efa558ce7da5f775408f\$lut for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$dc41a956c02896bb314b3585a99557a5e53688a4\$lut for cells of type $lut.
Using template $paramod$e614926886953265ce0e1aeada4e8a357801935e\$lut for cells of type $lut.
Using template $paramod$9f61a62ea9b4c4ab99e3d781964f1f08f4c3febd\$lut for cells of type $lut.
Using template $paramod$3492e4b8e9d41e0228e476424e38f6f4bfd6eb0e\$lut for cells of type $lut.
Using template $paramod$ee1273a447e63e4e9d26796e983b505bb2da74dd\$lut for cells of type $lut.
Using template $paramod$38f99122beccecdd149b7046512ebfc78260e3db\$lut for cells of type $lut.
Using template $paramod$239081b1531d84a8a5bcf44e8905df542d8d240e\$lut for cells of type $lut.
Using template $paramod$ccc02f39bf7040705fe2c7b9548a264bcc21c865\$lut for cells of type $lut.
Using template $paramod$4f885685dad0f4b3e324e9c13364f17ead36f4ec\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$8ab01424ffdf31f9b601ea030e9eb5ea9a3f89e5\$lut for cells of type $lut.
Using template $paramod$c6a0421f5b5114b68e9782f0585d571421cf8f01\$lut for cells of type $lut.
Using template $paramod$413d040dcd860cd74ca61a70644516a95d328ae7\$lut for cells of type $lut.
Using template $paramod$0425f46a1444788a7d60572c26dbde5e7cb29de0\$lut for cells of type $lut.
Using template $paramod$70a934594406e8042bf2854c778fef542ef3ea5f\$lut for cells of type $lut.
Using template $paramod$52fa1b2073b9054923f466bbb768e0ea7c69c9e3\$lut for cells of type $lut.
Using template $paramod$92d3b086976ce77e65158c062812eb1264c2f288\$lut for cells of type $lut.
Using template $paramod$c053849b33ab625326bd5aa2b39f535d45959c43\$lut for cells of type $lut.
Using template $paramod$7f1c52278eddb3d70b5a9ca9e97f0a9d36d85ce5\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$be6ac5828ef34873154e44fd05a2dbaadc4bbfbd\$lut for cells of type $lut.
Using template $paramod$83879031029609583ce2f917bd3ebd944ca3fa0c\$lut for cells of type $lut.
Using template $paramod$5b86013103f2e3b8c377793851b53e09a4f50731\$lut for cells of type $lut.
Using template $paramod$72999a7ffa547571d7240ef55378d6675343dc1c\$lut for cells of type $lut.
Using template $paramod$3416dacc8eaab1f89b3d6b7398df3da766d29ef2\$lut for cells of type $lut.
Using template $paramod$6d9fa2f9c4976378e641d4955ef91ea9cf2c4077\$lut for cells of type $lut.
Using template $paramod$6a451ac32b9796becbac5913700a22fc0662ee5d\$lut for cells of type $lut.
Using template $paramod$5b5755730b9a53f6c50cca29ba2f99d7e0bc0fe6\$lut for cells of type $lut.
Using template $paramod$f2eb79c39ebb491523afc78d2af354df9964ff6f\$lut for cells of type $lut.
Using template $paramod$ca3c2fcdd606c90478863d455593ca4c987660f6\$lut for cells of type $lut.
Using template $paramod$65dcd6a046f3c75e3ca8da408af4f6004821014f\$lut for cells of type $lut.
Using template $paramod$1386676ffd991b1cc3b13987271a2878ed8315a5\$lut for cells of type $lut.
Using template $paramod$4c65d29b78c6c7a78f119385c3cd5a83b8fffc99\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$1850f1a81242d47ba0eb5fb3eac1922b18bd2e8c\$lut for cells of type $lut.
Using template $paramod$7b4876c6f2d7d56f5ad9b2c843dc302365b66ab2\$lut for cells of type $lut.
Using template $paramod$c90081297ef9b4cd4e0c881349fd936d79594da6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$44a6586fa21c1d277ba2728177750c6c473bb6e3\$lut for cells of type $lut.
Using template $paramod$8eaff6f1eb06f966d120a1399fc98666c0f15f87\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$3afa20c78a6a46e57b7af44251475130ee9fc35a\$lut for cells of type $lut.
Using template $paramod$7a1f47aa815bc5ceb42ce1721f611f8cef74bb20\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$5397ddc9b389fe98a40034656c3fe46c7371bd32\$lut for cells of type $lut.
Using template $paramod$07358fc33acf36ffde00e50dd2a5447962f1e95d\$lut for cells of type $lut.
Using template $paramod$00be959c8f2f6b8eefaa3d33cbd6e1a67b2fd5d5\$lut for cells of type $lut.
Using template $paramod$a466678992feb44cf6749703c13a9fa3f3b5c308\$lut for cells of type $lut.
Using template $paramod$c74abe2efb3eca3053845500f88227ae275639ee\$lut for cells of type $lut.
Using template $paramod$d73130f97446f66dd25e9f688c008b983d7f2f71\$lut for cells of type $lut.
Using template $paramod$3be30a5a9f993377f0c44a54aadf0fabaaafa2c9\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$3fd3cd243a8b2f71b0ffe04bdaebf6ad83bcc78e\$lut for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$3b3518232ab43bce2b5905ad42c85b24b1dbc08b\$lut for cells of type $lut.
Using template $paramod$de04cb9fed08da92a34d101e5e82912c17d40d8e\$lut for cells of type $lut.
Using template $paramod$c7754eeb17b54dfe53ea4a973db3714d78ced2f9\$lut for cells of type $lut.
Using template $paramod$cc680ff53b1f353d6fb4a452cf455777cc96519b\$lut for cells of type $lut.
Using template $paramod$15deee21bfb7f6f9f3963bae01e1abc87728ceb1\$lut for cells of type $lut.
Using template $paramod$f32248206de9c09f5430ebe0ae6286ed596e8580\$lut for cells of type $lut.
Using template $paramod$bdc65f11200e9eefee8fbb35b2c23d18ffdf014a\$lut for cells of type $lut.
Using template $paramod$de0386135aad2bb3aa2f2a1263bef544cebc33ea\$lut for cells of type $lut.
Using template $paramod$8ec57cd4ccaca5df1cb95693779c7e83c0f945e2\$lut for cells of type $lut.
Using template $paramod$b4f354e8bac51d8d3ae09d5aa9dc8b14b76c2532\$lut for cells of type $lut.
Using template $paramod$7f7628783c4bce0004ad33a8b19eb7a98c9598af\$lut for cells of type $lut.
Using template $paramod$b156d7d727608c05895aa1bad12c9b2bf324dee2\$lut for cells of type $lut.
Using template $paramod$3d64951f682c583edae49f817f50b36df3b3db11\$lut for cells of type $lut.
Using template $paramod$5673ee9018b3d060f33628bdfae289d039bf4e91\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$90bf02bfbc9ec8907e9d716c05e921b93d4705fd\$lut for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$7c95eb9ffb3745d144aa54b7ec4727e30f2a505a\$lut for cells of type $lut.
Using template $paramod$2aa716f9a4c5591c2aa6059f9b8a14d113f28078\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$7b733f5b3466ec911060896fccc5c2626cbe3d64\$lut for cells of type $lut.
Using template $paramod$0b6870f32545ff49ea994cd8eb04418a23eae342\$lut for cells of type $lut.
Using template $paramod$12d55b60f0f4993cdeef74f2f65f385722841c5f\$lut for cells of type $lut.
Using template $paramod$12016fdc356802c45d4326234805e05398eb7bc1\$lut for cells of type $lut.
Using template $paramod$ebbe7d66c7921c102c206c2f910d4ffad2235a29\$lut for cells of type $lut.
Using template $paramod$8e7ac30f376a12d4253ecf1aa86ed3f679fd63eb\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$7d0aa94055a209a2a2b000cbee77033a57beaf0d\$lut for cells of type $lut.
Using template $paramod$8ed38d86abb26fe419ad6c23a0acd6b20c788e94\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$2b193d73c6cd7c8e526e0f2dcb509a67b70f713c\$lut for cells of type $lut.
Using template $paramod$b7685cb0c8a6753256bc84bc31d36a443c15fab7\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$03da3dcc7c75ea9c9148a6fc634f76a9d0cbefef\$lut for cells of type $lut.
Using template $paramod$b7e4e798e7768c9029fc414d8a939d65dfabd1ea\$lut for cells of type $lut.
Using template $paramod$f00c05041270394f87113db0be50ec9e2eaaa463\$lut for cells of type $lut.
Using template $paramod$71d09d8354f5555fb54ab0bd4f3934a22c793990\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod$9749a72623ffeb0da03674bad641afecefb354e8\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$faba0cf60f1c89602d59ba2d491152c8f0d36384\$lut for cells of type $lut.
Using template $paramod$ce15874c299a587dd16825ec2d2d2759b547554e\$lut for cells of type $lut.
Using template $paramod$93104e96a30943ed38d5d1c04f464317780453b8\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$6af1cc63f5f1a29e0831841d508d8c51df9851c5\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$cde361a621e929168e2e29211efd6e41391c35c1\$lut for cells of type $lut.
Using template $paramod$1bf2057bd0198df093f02a0db6737166edb9eb39\$lut for cells of type $lut.
Using template $paramod$93785b9c731eec5233cca020cc98b38141190c08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod$59d0e3f46dbcc2f9af7f7a26a972f6ad68854e4c\$lut for cells of type $lut.
Using template $paramod$b878d636a8aef297866bacfdf74f76f2f8306191\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$0956ae6d8285fc68fb62797af2a54aeecdc80ded\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$d2b5e7b5429639878c0a614cf001753581eebd9c\$lut for cells of type $lut.
Using template $paramod$7ea2352f8f054781a715aeddf3e67f1db65f005a\$lut for cells of type $lut.
Using template $paramod$9851cb11f88bbbf4a516c0595f3b0113b1f100c4\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$19e5b38cca183d8b6b3a15d20dc995c09cd71893\$lut for cells of type $lut.
Using template $paramod$b058f043223f367483fccc310d27705643ee6eb4\$lut for cells of type $lut.
Using template $paramod$15b1be980a14edac79713e171a9494e1b4bd5060\$lut for cells of type $lut.
Using template $paramod$e77dfcebfafd1b28481271247adc84662b57a60b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$c47b4a6a89dc2f20e82f3a0fa8adca73da029604\$lut for cells of type $lut.
Using template $paramod$38ddb5cd59e13482af3017fd3f8559df8cf1d4b7\$lut for cells of type $lut.
Using template $paramod$2c56adda0f23d3add745fd9eb8ad3ffc02c981b6\$lut for cells of type $lut.
Using template $paramod$38d8b27c161e02dc3f9b77b3b2801c31ff148e99\$lut for cells of type $lut.
Using template $paramod$4c1dafd61a49bac7b9ed3ad088eb60b4aceb6b22\$lut for cells of type $lut.
Using template $paramod$76a168532f63fc9bd211e6b9df12d0c2b402c7ab\$lut for cells of type $lut.
Using template $paramod$4dfa26e736f9800d377c839a343d7cf750e306a6\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$b587e1dcd8f8a9800d395e4aeecac52c55d6f585\$lut for cells of type $lut.
Using template $paramod$aea822f95ccd4b6aac4e08d291d9001f4393fb57\$lut for cells of type $lut.
Using template $paramod$2de2aa856058a2a80862b4a42e7ab868a5a38892\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$3c64762f56d2dfc9226156923515f492b69b41a9\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$07b26daddb349fa7d4dc98e6cbed1202aec08ca0\$lut for cells of type $lut.
Using template $paramod$281d7d2f622df4f002cd717126ffd4e322f859a2\$lut for cells of type $lut.
Using template $paramod$097944e34c2220e1cbe7deb5f47c7b73f572e5ce\$lut for cells of type $lut.
Using template $paramod$3eb8805ccd6f91bad96dcbf190c2fb4f72f4634f\$lut for cells of type $lut.
Using template $paramod$d2c060fa518dba7677a144e5810509ee4fa57359\$lut for cells of type $lut.
Using template $paramod$0d6e1737678878b148a4891c1ef7e78c965a0f60\$lut for cells of type $lut.
Using template $paramod$fa874836ac64420bb7d9c67e99a0912e16a50ef2\$lut for cells of type $lut.
Using template $paramod$238ce1c123ccd5620a61157a2c5350ee6fc4d4ff\$lut for cells of type $lut.
Using template $paramod$360e0a7660009284231ad04d7e026cbdfa7b9c03\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod$1c1208033be3248b429eac87e081dceb4829c767\$lut for cells of type $lut.
Using template $paramod$fbed19fb84ee7c8a884778d28a96daea96245184\$lut for cells of type $lut.
Using template $paramod$39a3022e55aa03d0b5478da3a6d9fcb662c62e56\$lut for cells of type $lut.
Using template $paramod$ebd2b6cc033eef093962735d53d63caaef92a499\$lut for cells of type $lut.
Using template $paramod$64b84593fae19d6c4d7d26333a195e5cc6b30160\$lut for cells of type $lut.
Using template $paramod$9a20e5eb914da7530de8ea5af782be66b9acb237\$lut for cells of type $lut.
Using template $paramod$89ddbc2adee46e16a995ee97de1cb5a2b3106788\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$aad870f7c4ba1dc3abe5883b37046fc54735bb1e\$lut for cells of type $lut.
Using template $paramod$717bf6666116ee4d3a36e1209754d5d20abff615\$lut for cells of type $lut.
Using template $paramod$968bbcc64da0b510b4577f17a4a470793a3617e9\$lut for cells of type $lut.
Using template $paramod$3fbb57ee7d5356c5797fa5fd85d88a8063f6469c\$lut for cells of type $lut.
Using template $paramod$f743991b2eaf3db075cfe083b237b03264b77a29\$lut for cells of type $lut.
Using template $paramod$feaef93c20fc7d7930cc0b5f0be1377672bddc80\$lut for cells of type $lut.
Using template $paramod$70030fad4752898f91dbdc976f7643d169393c6b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$9d1705341bfa5fd4f71e6517b526937ec7acc6d1\$lut for cells of type $lut.
Using template $paramod$e6b62369302e1a57b32042fd2a7836dbed452325\$lut for cells of type $lut.
Using template $paramod$c8db1256cb0d4cf971effd31b9ddd091d45a777a\$lut for cells of type $lut.
Using template $paramod$e3df860dd5fd28bee45a6250384fe5acf4782962\$lut for cells of type $lut.
Using template $paramod$42c7f7e0577b90a637faf761b61988640dc1e9f6\$lut for cells of type $lut.
Using template $paramod$819950977cea75abcdb6647b62839bb5d18f05bc\$lut for cells of type $lut.
Using template $paramod$d9e869de4ea8677851dc452d380224cee441f821\$lut for cells of type $lut.
Using template $paramod$9d1915f40715c7f715525567f7dfd63744c26c4a\$lut for cells of type $lut.
Using template $paramod$210685dac41d3617f42d52beb5570804db320aab\$lut for cells of type $lut.
Using template $paramod$d3ef775d74051461a926cf3dbea88367c8b79c76\$lut for cells of type $lut.
Using template $paramod$bff60da521de773f8caf46fbc0845c3d7d3e2310\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110101 for cells of type $lut.
Using template $paramod$331e057f8697667a95908869ebf181ccc1059f27\$lut for cells of type $lut.
Using template $paramod$091020fc4c81b92d40cf9301ee038f3ac6e03908\$lut for cells of type $lut.
Using template $paramod$4b83df1f0080aa3ab346656b011cba0b72d4ca9a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$04c0d0ec3cfefc07c72f9354ed04757001f0f844\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod$bcd0ec8486cd042d1327ec39d9c0f6f57473bc07\$lut for cells of type $lut.
Using template $paramod$01a094e3a22c5b0eaa66f01f6adf434b3ba350ff\$lut for cells of type $lut.
Using template $paramod$41393299d6ea8f53e2ca60554ae3c08ecb2ea292\$lut for cells of type $lut.
Using template $paramod$a1d56211abfa1aaa7a2cc9b3a3197892923d914b\$lut for cells of type $lut.
Using template $paramod$bc1e57dcdbbc8438ca385e8afb73916c4986ab87\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$7008075f2fb90dad787eb6a4374e7f887e4f4dfa\$lut for cells of type $lut.
Using template $paramod$247b9f770cbc5fb75c0d8b7d5cd0d69ef97e8a15\$lut for cells of type $lut.
Using template $paramod$87d995c9509899eb095b19b358f1d0ee4e974b2d\$lut for cells of type $lut.
Using template $paramod$59325520b3f64032858d4707227e9e2da57e394e\$lut for cells of type $lut.
Using template $paramod$19457468c03b53ec09024ada785c6816b7d0407d\$lut for cells of type $lut.
Using template $paramod$61594d0f3b142edd1b56a1b06b880d35bf44947b\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$7b1e13604c3b5de301e3241f3e2f00e7e1ec1c49\$lut for cells of type $lut.
Using template $paramod$bb2c6f94f278739dbc4cbdcc1656474af7a8f667\$lut for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f\$lut for cells of type $lut.
Using template $paramod$6694bc78ea3db600f82f7fe436b34592aa92c4ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$5b4061d5ffadcb791c1e030ff6ae7d405ad13188\$lut for cells of type $lut.
Using template $paramod$17fd2250d4e11b22a5746c70a3b0da9151e81d25\$lut for cells of type $lut.
Using template $paramod$176a6ceafa512d807921d7dfc76320dfbbfb5fe4\$lut for cells of type $lut.
Using template $paramod$bdef8a4236b2618ef82ff6d08787d9d3dfc92d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$9c2e263e85d110d333ff628793d61a0d163b4871\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$f2f54485c9f974b9947f821bcd3a0be8f5389ebb\$lut for cells of type $lut.
Using template $paramod$f73b1ab8f1de4ec40ccc69dacd9275818ebb3669\$lut for cells of type $lut.
Using template $paramod$03b33e8897154a3b6d1be647e0d321fa4c9d519b\$lut for cells of type $lut.
Using template $paramod$a8f554bb04e997796534a7dd766c8bb82563c4d4\$lut for cells of type $lut.
Using template $paramod$66e741791413519a466d4f44240bc83d3a191818\$lut for cells of type $lut.
Using template $paramod$0df8124af9086d2a1c34fc9608da03638b70c733\$lut for cells of type $lut.
Using template $paramod$46654478f15cf9dcb3f92426e419e9c9f11a784e\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$f6e64c9f5a9f4658245e06e1cf3f1509f4787a69\$lut for cells of type $lut.
Using template $paramod$5a05aceb4b3a5e65f91bcffb0fccca72a8307af8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$b66813d22eb1eddfce67db001b68f8ce23980556\$lut for cells of type $lut.
Using template $paramod$59eef270b28c66ba07a8e57f2a063623e8d43b8d\$lut for cells of type $lut.
Using template $paramod$51151b5a92ea59450764c29977dca260d9d15596\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$bab0ea0d717fb03593996e2a9f716c39db2520fb\$lut for cells of type $lut.
Using template $paramod$d347749c4845db0c00bf65461d7b1877f279a8ba\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~13326 debug messages>

5.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153111.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152862.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152708.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152691.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$9622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv.decode_RS2[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv.decode_RS2[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$9262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$9262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$9262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$9262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$9262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$152152$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$6425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv.decode_RS1[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv.decode_RS1[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$6060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$6041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$20481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$share.cc:669:make_supercell$11890.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$share.cc:669:make_supercell$11890.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$16249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$16249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$16249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8109.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$8034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8054.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7976.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$procmux$7589.B_AND_S[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2_2[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$\mem$rdreg[0]$d[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11444.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11444.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11444.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11444.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11444.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11384.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11384.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11384.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11384.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11384.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$10350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$9381.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$20035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$19835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$19825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$19825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$19238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$18922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$18329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$18329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$18196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$18196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$11831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$17260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$17260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$17844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$17032.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$17032.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$17549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$16901.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$13123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$15185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$15176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$11824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$7483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut\basesoc_adapted_interface_adr[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2_2[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$6507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$5993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$5993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$5993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$5993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$5993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$5993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$7391.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$5759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$5759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$5759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$152152$lut$\mem$rdreg[0]$d[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$10007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$10103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$10107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$10138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$10158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$10225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$10234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$10303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$10310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11384.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$10380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$10409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$10416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$10583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$10648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$10720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2_2[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$10880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$10893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$10893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$12019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$11151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$11180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$11265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$11312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$11356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$11369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$11369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$11815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$11824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$11831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$11819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$12019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$12100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$12173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$12192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$12205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$12205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$12262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$12419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$12594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152279.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$12681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$12813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$12826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$12826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$12866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$12885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$12898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$12898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$12958.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$12973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$12993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$13020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$13061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$13132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$13127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$13341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$13354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$13369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$13389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$13494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$13507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$13507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$13564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$13664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$13730.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$13761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$13828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$13844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$13844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$13884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$13919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2_2[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$13987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$7483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$14126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$14278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2_2[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$14551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2_2[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$14690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$14741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$14798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$14848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$15059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$15069.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$15249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2_2[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut\basesoc_adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$15339.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15361.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$15537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$15566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$15776.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$15940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2_2[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$16360.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$16399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$16423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$16514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$16776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$16901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$16912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$16965.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$16991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$17032.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$17180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$17032.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$17260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$17323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$17349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$17356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$17356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$17386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$17401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$17419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$8167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$17539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$17549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$17553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$17560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$17571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$17692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$17756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$17771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$17834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$17844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$17848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$17855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$17260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$17981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$18044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$7797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152520.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$18131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$18131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$18144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$18196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$18196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$18235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$18256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$7938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$18329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$18329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$18415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$18425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$18432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$18432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$18462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$18595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$8176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$18683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$18735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$18735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$7839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$18821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$18912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$18922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$18926.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$18933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$18947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$19061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$7873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152463.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$19228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$19238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$19242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$19249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$19263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$19363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$19507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$19507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$19523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$19593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$7911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$19682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$19737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$19737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$19825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$19825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$19835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$19870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$7756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$19946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$19975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$20025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$20035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$20039.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$20046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$20089.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$20126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$7806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$20218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$20218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$20260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$20404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$20465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$20465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$20481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$20529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$20593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$20604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$20972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$20981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$21360.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$5720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$5759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5966.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$5981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$6041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$6060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$6066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$6152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$6185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$6241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152330.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_68.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$6407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$9283.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$6606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$6893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$6920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$6936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7897.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$7235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7363.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$procmux$7589.B_AND_S[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$7549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7698.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7830.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$7993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$8034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$8090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$8109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$6185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$14101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$8797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$9160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$9246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$9262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$9453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$9473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$9487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$9499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$9622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$9628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$9628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$9989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$6936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11384.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$46600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$9262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$auto$share.cc:669:make_supercell$11890.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3367_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$flatten\VexRiscv.$procmux$5017_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$flatten\VexRiscv.$procmux$5052_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$flatten\VexRiscv.\dataCache_1.$logic_and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5980$3609_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$procmux$6234_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$opt_dff.cc:272:make_patterns_logic$11444.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$auto$share.cc:669:make_supercell$11890.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv.dataCache_1.io_mem_cmd_valid.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$procmux$7589.B_AND_S[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$auto$share.cc:669:make_supercell$11890.Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv.decode_IS_DIV.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$12441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2_2[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut$procmux$6234_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\basesoc_adapted_interface_adr[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$6810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut\basesoc_adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$14706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$8295.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$14953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$procmux$7589.B_AND_S[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$procmux$7589.B_AND_S[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$procmux$7589.B_AND_S[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$procmux$7589.B_AND_S[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$152152$lut$\mem$rdreg[0]$d[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_decode_RS2_2[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$152152$lut\basesoc_sdram_bankmachine2_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$auto$share.cc:669:make_supercell$11890.Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$14282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut\basesoc_uart_rx_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$8290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$10458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut\csr_bankarray_csrbank1_ay0_re.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$9583.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$11612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$11898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152314.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$7312.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$auto$abc9_ops.cc:595:break_scc$52237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$20392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$20247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$19963.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152435.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$19662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$19535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$19275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$18985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$18668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$18403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$18000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$152152$lut$aiger152151$17868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$17503.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152556.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$152152$lut$aiger152151$17338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$17010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$16449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$16081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$152152$lut$aiger152151$15524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$152152$lut$aiger152151$15217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152691.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152741.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152818.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$152973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$153078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 10286 unused wires.

5.46. Executing AUTONAME pass.
Renamed 15398 objects in module colorlight_i5 (1414 iterations).
<suppressed ~15398 debug messages>

5.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `colorlight_i5'. Setting top module to colorlight_i5.

5.47.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

5.47.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

5.48. Printing statistics.

=== colorlight_i5 ===

        +----------Local Count, excluding submodules.
        | 
     7409 wires
    35158 wire bits
     7409 public wires
    35158 public wire bits
       22 ports
       64 port bits
       99 cells
        4   $scopeinfo
       51   DP16KD
        1   EHXPLLL
        7   MULT18X18D
        1   ODDRX1F
       34   TRELLIS_IO
        1   USRMCLK
    10359 submodules
      360   CCU2C
      106   L6MUX21
     5723   LUT4
      917   PFUMX
       24   TRELLIS_DPR16X4
     3229   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       99 colorlight_i5

        +----------Count including submodules.
        | 
     7409 wires
    35158 wire bits
     7409 public wires
    35158 public wire bits
       22 ports
       64 port bits
        - memories
        - memory bits
        - processes
       99 cells
        4   $scopeinfo
       51   DP16KD
        1   EHXPLLL
        7   MULT18X18D
        1   ODDRX1F
       34   TRELLIS_IO
        1   USRMCLK
    10359 submodules
      360   CCU2C
      106   L6MUX21
     5723   LUT4
      917   PFUMX
       24   TRELLIS_DPR16X4
     3229   TRELLIS_FF

5.49. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

6. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: e629377f65, CPU: user 35.89s system 0.60s, MEM: 708.43 MB peak
Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)
Time spent: 33% 1x autoname (13 sec), 11% 36x opt_clean (4 sec), ...
