// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.279500,HLS_SYN_LAT=5,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=652,HLS_SYN_LUT=2234,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error,
        pc
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_state3 = 36'd4;
parameter    ap_ST_fsm_state4 = 36'd8;
parameter    ap_ST_fsm_state5 = 36'd16;
parameter    ap_ST_fsm_state6 = 36'd32;
parameter    ap_ST_fsm_state7 = 36'd64;
parameter    ap_ST_fsm_state8 = 36'd128;
parameter    ap_ST_fsm_state9 = 36'd256;
parameter    ap_ST_fsm_state10 = 36'd512;
parameter    ap_ST_fsm_state11 = 36'd1024;
parameter    ap_ST_fsm_state12 = 36'd2048;
parameter    ap_ST_fsm_state13 = 36'd4096;
parameter    ap_ST_fsm_state14 = 36'd8192;
parameter    ap_ST_fsm_state15 = 36'd16384;
parameter    ap_ST_fsm_state16 = 36'd32768;
parameter    ap_ST_fsm_state17 = 36'd65536;
parameter    ap_ST_fsm_state18 = 36'd131072;
parameter    ap_ST_fsm_state19 = 36'd262144;
parameter    ap_ST_fsm_state20 = 36'd524288;
parameter    ap_ST_fsm_state21 = 36'd1048576;
parameter    ap_ST_fsm_state22 = 36'd2097152;
parameter    ap_ST_fsm_state23 = 36'd4194304;
parameter    ap_ST_fsm_state24 = 36'd8388608;
parameter    ap_ST_fsm_state25 = 36'd16777216;
parameter    ap_ST_fsm_state26 = 36'd33554432;
parameter    ap_ST_fsm_state27 = 36'd67108864;
parameter    ap_ST_fsm_state28 = 36'd134217728;
parameter    ap_ST_fsm_state29 = 36'd268435456;
parameter    ap_ST_fsm_state30 = 36'd536870912;
parameter    ap_ST_fsm_state31 = 36'd1073741824;
parameter    ap_ST_fsm_state32 = 36'd2147483648;
parameter    ap_ST_fsm_state33 = 36'd4294967296;
parameter    ap_ST_fsm_state34 = 36'd8589934592;
parameter    ap_ST_fsm_state35 = 36'd17179869184;
parameter    ap_ST_fsm_state36 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;
output  [31:0] pc;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] p_pc;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [0:0] p_error;
reg   [31:0] p_pc_load_reg_1613;
(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] op_code_fu_615_p1;
reg   [6:0] op_code_reg_1626;
wire    ap_CS_fsm_state2;
reg   [2:0] funct3_reg_1630;
reg   [6:0] funct7_reg_1634;
reg   [11:0] funct12_reg_1639;
reg   [4:0] rs2_reg_1644;
reg   [4:0] rd_reg_1649;
reg   [3:0] tmp_reg_1655;
reg   [5:0] tmp_s_reg_1660;
reg   [0:0] tmp_1_reg_1665;
reg   [0:0] tmp_2_reg_1670;
reg  signed [11:0] imm_I_reg_1676;
reg   [4:0] imm_I2_reg_1683;
reg   [9:0] tmp_3_reg_1690;
reg   [0:0] tmp_5_reg_1695;
reg   [7:0] tmp_6_reg_1700;
reg   [4:0] tmp_7_reg_1705;
reg   [6:0] tmp_8_reg_1710;
reg   [19:0] tmp_9_reg_1715;
reg   [31:0] source1_reg_1725;
wire    ap_CS_fsm_state3;
wire  signed [31:0] sext_ln42_fu_812_p1;
reg  signed [31:0] sext_ln42_reg_1758;
wire    ap_CS_fsm_state4;
wire  signed [31:0] sext_ln43_fu_816_p1;
reg  signed [31:0] sext_ln43_reg_1763;
wire   [31:0] imm_U_fu_840_p3;
reg   [31:0] imm_U_reg_1773;
reg   [31:0] source2_reg_1779;
wire   [0:0] icmp_ln246_fu_847_p2;
reg   [0:0] icmp_ln246_reg_1800;
wire   [1:0] trunc_ln180_3_fu_949_p1;
reg   [1:0] trunc_ln180_3_reg_1807;
reg   [0:0] tmp_12_reg_1813;
reg   [16:0] trunc_ln180_1_reg_1819;
reg   [16:0] trunc_ln180_2_reg_1824;
wire   [1:0] trunc_ln125_3_fu_1011_p1;
reg   [1:0] trunc_ln125_3_reg_1829;
reg   [0:0] tmp_10_reg_1835;
reg   [16:0] trunc_ln125_1_reg_1841;
reg   [16:0] trunc_ln125_2_reg_1846;
wire   [0:0] grp_fu_526_p2;
reg   [0:0] icmp_ln113_reg_1851;
reg   [0:0] icmp_ln107_reg_1855;
wire   [0:0] grp_fu_531_p2;
reg   [0:0] icmp_ln101_reg_1859;
reg   [0:0] icmp_ln95_reg_1863;
wire   [0:0] grp_fu_536_p2;
reg   [0:0] icmp_ln89_reg_1867;
reg   [0:0] icmp_ln83_reg_1871;
wire   [31:0] grp_fu_541_p2;
wire   [31:0] add_ln70_fu_1061_p2;
wire   [31:0] or_ln358_fu_1072_p2;
wire    ap_CS_fsm_state5;
wire   [31:0] ashr_ln347_fu_1083_p2;
wire    ap_CS_fsm_state6;
wire   [31:0] lshr_ln343_fu_1095_p2;
wire    ap_CS_fsm_state7;
wire   [31:0] xor_ln333_fu_1100_p2;
wire    ap_CS_fsm_state8;
wire   [31:0] zext_ln320_fu_1104_p1;
wire    ap_CS_fsm_state9;
wire   [31:0] zext_ln307_fu_1108_p1;
wire    ap_CS_fsm_state10;
wire   [31:0] shl_ln298_fu_1119_p2;
wire    ap_CS_fsm_state11;
wire   [31:0] sub_ln287_fu_1124_p2;
wire    ap_CS_fsm_state12;
wire   [31:0] add_ln282_fu_1128_p2;
wire    ap_CS_fsm_state13;
wire   [31:0] and_ln367_fu_1132_p2;
wire    ap_CS_fsm_state14;
wire   [31:0] shl_ln247_fu_1139_p2;
wire    ap_CS_fsm_state15;
wire   [31:0] and_ln242_fu_1144_p2;
wire    ap_CS_fsm_state16;
wire   [31:0] or_ln238_fu_1148_p2;
wire   [31:0] xor_ln234_fu_1152_p2;
wire   [31:0] zext_ln226_fu_1160_p1;
wire   [31:0] zext_ln218_fu_1168_p1;
wire   [31:0] ashr_ln261_fu_1175_p2;
wire    ap_CS_fsm_state17;
wire   [31:0] lshr_ln257_fu_1183_p2;
wire    ap_CS_fsm_state18;
wire   [2:0] select_ln181_fu_1225_p3;
reg   [2:0] select_ln181_reg_1980;
wire    ap_CS_fsm_state19;
reg   [16:0] memory_addr_20_reg_1984;
reg   [16:0] memory_addr_19_reg_1989;
reg   [16:0] memory_addr_18_reg_1994;
reg   [16:0] memory_addr_17_reg_1999;
reg   [16:0] memory_addr_16_reg_2004;
reg   [16:0] memory_addr_15_reg_2009;
wire   [2:0] select_ln126_fu_1310_p3;
reg   [2:0] select_ln126_reg_2014;
wire   [31:0] zext_ln168_1_fu_1484_p1;
wire    ap_CS_fsm_state21;
wire   [31:0] zext_ln166_1_fu_1492_p1;
wire    ap_CS_fsm_state22;
wire   [31:0] zext_ln160_1_fu_1496_p1;
wire    ap_CS_fsm_state23;
wire   [31:0] zext_ln158_1_fu_1500_p1;
wire   [31:0] zext_ln156_1_fu_1504_p1;
wire   [31:0] zext_ln154_1_fu_1512_p1;
wire    ap_CS_fsm_state24;
wire  signed [31:0] sext_ln144_fu_1516_p1;
wire    ap_CS_fsm_state25;
wire  signed [31:0] sext_ln142_fu_1524_p1;
wire    ap_CS_fsm_state26;
wire  signed [31:0] sext_ln136_fu_1528_p1;
wire    ap_CS_fsm_state27;
wire  signed [31:0] sext_ln134_fu_1532_p1;
wire  signed [31:0] sext_ln132_fu_1536_p1;
wire  signed [31:0] sext_ln130_fu_1544_p1;
wire   [31:0] grp_fu_585_p2;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire   [31:0] add_ln65_fu_1594_p2;
wire    ap_CS_fsm_state35;
reg   [31:0] storemerge_reg_406;
reg   [31:0] result_29_ph_ph_reg_416;
reg   [31:0] ap_phi_mux_p_0_0_02438_phi_fu_506_p16;
reg   [31:0] p_0_0_02438_reg_503;
wire   [31:0] grp_fu_589_p2;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state34;
wire   [63:0] zext_ln33_fu_610_p1;
wire   [63:0] zext_ln51_fu_793_p1;
wire   [63:0] zext_ln52_fu_798_p1;
wire   [63:0] zext_ln202_fu_1232_p1;
wire   [63:0] zext_ln198_fu_1237_p1;
wire   [63:0] zext_ln196_fu_1242_p1;
wire   [63:0] zext_ln191_fu_1247_p1;
wire   [63:0] zext_ln189_fu_1252_p1;
wire   [63:0] zext_ln187_fu_1257_p1;
wire   [63:0] zext_ln185_fu_1262_p1;
wire   [63:0] zext_ln168_fu_1317_p1;
wire   [63:0] zext_ln166_fu_1322_p1;
wire   [63:0] zext_ln160_fu_1327_p1;
wire   [63:0] zext_ln158_fu_1332_p1;
wire   [63:0] zext_ln156_fu_1337_p1;
wire   [63:0] zext_ln154_fu_1342_p1;
wire   [63:0] zext_ln149_fu_1347_p1;
wire   [63:0] zext_ln144_fu_1352_p1;
wire   [63:0] zext_ln142_fu_1357_p1;
wire   [63:0] zext_ln136_fu_1362_p1;
wire   [63:0] zext_ln134_fu_1367_p1;
wire   [63:0] zext_ln132_fu_1372_p1;
wire   [63:0] zext_ln130_fu_1377_p1;
wire   [63:0] zext_ln401_fu_1590_p1;
wire   [63:0] zext_ln401_1_fu_1598_p1;
wire   [0:0] icmp_ln385_fu_852_p2;
wire    ap_CS_fsm_state20;
wire   [31:0] tmp_27_fu_1391_p5;
wire   [31:0] tmp_26_fu_1407_p5;
wire   [31:0] tmp_25_fu_1423_p5;
wire   [31:0] tmp_24_fu_1439_p5;
wire   [31:0] tmp_23_fu_1455_p5;
wire   [31:0] tmp_22_fu_1471_p5;
reg   [31:0] grp_fu_526_p1;
reg   [31:0] grp_fu_531_p1;
reg  signed [31:0] grp_fu_541_p1;
wire   [16:0] lshr_ln_fu_600_p4;
wire   [4:0] rs1_fu_649_p4;
wire   [12:0] imm_B_fu_802_p6;
wire   [20:0] imm_J_fu_820_p6;
wire  signed [11:0] tmp_4_fu_834_p3;
wire   [33:0] zext_ln180_fu_929_p1;
wire  signed [33:0] sext_ln180_fu_932_p1;
wire   [33:0] add_ln180_fu_943_p2;
wire   [18:0] trunc_ln180_fu_940_p1;
wire  signed [18:0] sext_ln180_1_fu_936_p1;
wire   [18:0] add_ln180_1_fu_953_p2;
wire   [18:0] sub_ln180_fu_967_p2;
wire   [33:0] zext_ln125_fu_993_p1;
wire  signed [33:0] sext_ln125_fu_996_p1;
wire   [33:0] add_ln125_fu_1005_p2;
wire   [18:0] trunc_ln125_fu_1002_p1;
wire  signed [18:0] sext_ln125_1_fu_999_p1;
wire   [18:0] add_ln125_1_fu_1015_p2;
wire   [18:0] sub_ln125_fu_1029_p2;
wire  signed [31:0] sext_ln45_fu_830_p1;
wire   [4:0] trunc_ln347_fu_1076_p1;
wire   [31:0] zext_ln347_fu_1079_p1;
wire   [4:0] trunc_ln343_fu_1088_p1;
wire   [31:0] zext_ln343_fu_1091_p1;
wire   [4:0] trunc_ln298_fu_1112_p1;
wire   [31:0] zext_ln298_fu_1115_p1;
wire   [31:0] zext_ln247_fu_1136_p1;
wire   [0:0] result_1_fu_1156_p2;
wire   [0:0] result_fu_1164_p2;
wire   [31:0] zext_ln261_fu_1172_p1;
wire   [31:0] zext_ln257_fu_1180_p1;
wire   [16:0] sub_ln180_1_fu_1188_p2;
wire   [1:0] sub_ln181_fu_1199_p2;
wire   [2:0] p_and_t3_fu_1204_p3;
wire   [2:0] sub_ln181_1_fu_1212_p2;
wire   [2:0] tmp_13_fu_1218_p3;
wire   [16:0] pos_1_fu_1193_p3;
wire   [16:0] sub_ln125_1_fu_1273_p2;
wire   [1:0] sub_ln126_fu_1284_p2;
wire   [2:0] p_and_t_fu_1289_p3;
wire   [2:0] sub_ln126_1_fu_1297_p2;
wire   [2:0] tmp_11_fu_1303_p3;
wire   [16:0] pos_fu_1278_p3;
wire   [15:0] trunc_ln198_fu_1388_p1;
wire   [15:0] trunc_ln196_fu_1404_p1;
wire   [7:0] trunc_ln191_fu_1420_p1;
wire   [7:0] trunc_ln189_fu_1436_p1;
wire   [7:0] trunc_ln187_fu_1452_p1;
wire   [7:0] trunc_ln185_fu_1468_p1;
wire   [15:0] grp_fu_545_p4;
wire   [15:0] trunc_ln166_fu_1488_p1;
wire   [7:0] grp_fu_555_p4;
wire   [7:0] grp_fu_565_p4;
wire   [7:0] grp_fu_575_p4;
wire   [7:0] trunc_ln154_fu_1508_p1;
wire   [15:0] trunc_ln142_fu_1520_p1;
wire   [7:0] trunc_ln130_fu_1540_p1;
reg   [35:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_condition_1732;
reg    ap_condition_1736;
reg    ap_condition_1740;
reg    ap_condition_1744;
reg    ap_condition_1748;
reg    ap_condition_1752;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 36'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
            p_pc <= grp_fu_585_p2;
        end else if ((1'b1 == ap_CS_fsm_state34)) begin
            p_pc <= storemerge_reg_406;
        end else if (((1'b1 == ap_CS_fsm_state36) & ((((((((((funct3_reg_1630 == 3'd6) & (op_code_reg_1626 == 7'd99) & (icmp_ln107_reg_1855 == 1'd0)) | ((funct3_reg_1630 == 3'd7) & (op_code_reg_1626 == 7'd99) & (icmp_ln113_reg_1851 == 1'd1))) | ((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd99) & (icmp_ln101_reg_1859 == 1'd1))) | ((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd99) & (icmp_ln95_reg_1863 == 1'd0))) | ((funct3_reg_1630 == 3'd3) & (op_code_reg_1626 == 7'd99))) | ((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd99))) | (~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd4) & ~(funct3_reg_1630 == 3'd5) & ~(funct3_reg_1630 == 3'd6) & ~(funct3_reg_1630 == 3'd7) & (op_code_reg_1626 == 7'd99) & (icmp_ln83_reg_1871 == 1'd0))) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd99) & (icmp_ln89_reg_1867 == 1'd1))) | (~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(op_code_reg_1626 == 7'd99))))) begin
            p_pc <= grp_fu_589_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        p_0_0_02438_reg_503 <= storemerge_reg_406;
    end else if (((1'b1 == ap_CS_fsm_state36) & ((((((((((funct3_reg_1630 == 3'd6) & (op_code_reg_1626 == 7'd99) & (icmp_ln107_reg_1855 == 1'd0)) | ((funct3_reg_1630 == 3'd7) & (op_code_reg_1626 == 7'd99) & (icmp_ln113_reg_1851 == 1'd1))) | ((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd99) & (icmp_ln101_reg_1859 == 1'd1))) | ((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd99) & (icmp_ln95_reg_1863 == 1'd0))) | ((funct3_reg_1630 == 3'd3) & (op_code_reg_1626 == 7'd99))) | ((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd99))) | (~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd4) & ~(funct3_reg_1630 == 3'd5) & ~(funct3_reg_1630 == 3'd6) & ~(funct3_reg_1630 == 3'd7) & (op_code_reg_1626 == 7'd99) & (icmp_ln83_reg_1871 == 1'd0))) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd99) & (icmp_ln89_reg_1867 == 1'd1))) | (~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(op_code_reg_1626 == 7'd99))))) begin
        p_0_0_02438_reg_503 <= grp_fu_589_p2;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        p_0_0_02438_reg_503 <= grp_fu_585_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln126_reg_2014 == 3'd3) & (1'b1 == ap_CS_fsm_state27))) begin
        result_29_ph_ph_reg_416 <= sext_ln136_fu_1528_p1;
    end else if (((select_ln126_reg_2014 == 3'd2) & (1'b1 == ap_CS_fsm_state27))) begin
        result_29_ph_ph_reg_416 <= sext_ln134_fu_1532_p1;
    end else if (((select_ln126_reg_2014 == 3'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        result_29_ph_ph_reg_416 <= sext_ln132_fu_1536_p1;
    end else if (((select_ln126_reg_2014 == 3'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        result_29_ph_ph_reg_416 <= sext_ln130_fu_1544_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        result_29_ph_ph_reg_416 <= sext_ln144_fu_1516_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        result_29_ph_ph_reg_416 <= sext_ln142_fu_1524_p1;
    end else if (((select_ln126_reg_2014 == 3'd3) & (1'b1 == ap_CS_fsm_state23))) begin
        result_29_ph_ph_reg_416 <= zext_ln160_1_fu_1496_p1;
    end else if (((select_ln126_reg_2014 == 3'd2) & (1'b1 == ap_CS_fsm_state23))) begin
        result_29_ph_ph_reg_416 <= zext_ln158_1_fu_1500_p1;
    end else if (((select_ln126_reg_2014 == 3'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        result_29_ph_ph_reg_416 <= zext_ln156_1_fu_1504_p1;
    end else if (((select_ln126_reg_2014 == 3'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        result_29_ph_ph_reg_416 <= zext_ln154_1_fu_1512_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        result_29_ph_ph_reg_416 <= zext_ln168_1_fu_1484_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        result_29_ph_ph_reg_416 <= zext_ln166_1_fu_1492_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        result_29_ph_ph_reg_416 <= add_ln282_fu_1128_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        result_29_ph_ph_reg_416 <= sub_ln287_fu_1124_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        result_29_ph_ph_reg_416 <= lshr_ln343_fu_1095_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        result_29_ph_ph_reg_416 <= ashr_ln347_fu_1083_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        result_29_ph_ph_reg_416 <= memory_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        result_29_ph_ph_reg_416 <= shl_ln247_fu_1139_p2;
    end else if (((funct3_reg_1630 == 3'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        result_29_ph_ph_reg_416 <= grp_fu_541_p2;
    end else if (((funct3_reg_1630 == 3'd2) & (1'b1 == ap_CS_fsm_state16))) begin
        result_29_ph_ph_reg_416 <= zext_ln218_fu_1168_p1;
    end else if (((funct3_reg_1630 == 3'd3) & (1'b1 == ap_CS_fsm_state16))) begin
        result_29_ph_ph_reg_416 <= zext_ln226_fu_1160_p1;
    end else if (((funct3_reg_1630 == 3'd4) & (1'b1 == ap_CS_fsm_state16))) begin
        result_29_ph_ph_reg_416 <= xor_ln234_fu_1152_p2;
    end else if (((funct3_reg_1630 == 3'd6) & (1'b1 == ap_CS_fsm_state16))) begin
        result_29_ph_ph_reg_416 <= or_ln238_fu_1148_p2;
    end else if (((funct3_reg_1630 == 3'd7) & (1'b1 == ap_CS_fsm_state16))) begin
        result_29_ph_ph_reg_416 <= and_ln242_fu_1144_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        result_29_ph_ph_reg_416 <= shl_ln298_fu_1119_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        result_29_ph_ph_reg_416 <= zext_ln307_fu_1108_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        result_29_ph_ph_reg_416 <= zext_ln320_fu_1104_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        result_29_ph_ph_reg_416 <= xor_ln333_fu_1100_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        result_29_ph_ph_reg_416 <= or_ln358_fu_1072_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        result_29_ph_ph_reg_416 <= lshr_ln257_fu_1183_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        result_29_ph_ph_reg_416 <= ashr_ln261_fu_1175_p2;
    end else if (((op_code_reg_1626 == 7'd55) & (1'b1 == ap_CS_fsm_state4))) begin
        result_29_ph_ph_reg_416 <= imm_U_fu_840_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        result_29_ph_ph_reg_416 <= and_ln367_fu_1132_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        result_29_ph_ph_reg_416 <= add_ln65_fu_1594_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((op_code_reg_1626 == 7'd111)) begin
            storemerge_reg_406 <= add_ln70_fu_1061_p2;
        end else if ((op_code_reg_1626 == 7'd103)) begin
            storemerge_reg_406 <= grp_fu_541_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct12_reg_1639 <= {{memory_q0[31:20]}};
        funct3_reg_1630 <= {{memory_q0[14:12]}};
        funct7_reg_1634 <= {{memory_q0[31:25]}};
        imm_I2_reg_1683 <= {{memory_q0[24:20]}};
        imm_I_reg_1676 <= {{memory_q0[31:20]}};
        op_code_reg_1626 <= op_code_fu_615_p1;
        rd_reg_1649 <= {{memory_q0[11:7]}};
        rs2_reg_1644 <= {{memory_q0[24:20]}};
        tmp_1_reg_1665 <= memory_q0[32'd7];
        tmp_2_reg_1670 <= memory_q0[32'd31];
        tmp_3_reg_1690 <= {{memory_q0[30:21]}};
        tmp_5_reg_1695 <= memory_q0[32'd20];
        tmp_6_reg_1700 <= {{memory_q0[19:12]}};
        tmp_7_reg_1705 <= {{memory_q0[11:7]}};
        tmp_8_reg_1710 <= {{memory_q0[31:25]}};
        tmp_9_reg_1715 <= {{memory_q0[31:12]}};
        tmp_reg_1655 <= {{memory_q0[11:8]}};
        tmp_s_reg_1660 <= {{memory_q0[30:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln101_reg_1859 <= grp_fu_531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd6) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln107_reg_1855 <= grp_fu_526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd7) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln113_reg_1851 <= grp_fu_526_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln246_reg_1800 <= icmp_ln246_fu_847_p2;
        imm_U_reg_1773[31 : 12] <= imm_U_fu_840_p3[31 : 12];
        sext_ln42_reg_1758[31 : 1] <= sext_ln42_fu_812_p1[31 : 1];
        sext_ln43_reg_1763 <= sext_ln43_fu_816_p1;
        source2_reg_1779 <= xreg_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln83_reg_1871 <= grp_fu_536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln89_reg_1867 <= grp_fu_536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln95_reg_1863 <= grp_fu_531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_addr_15_reg_2009 <= zext_ln185_fu_1262_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_addr_16_reg_2004 <= zext_ln187_fu_1257_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_addr_17_reg_1999 <= zext_ln189_fu_1252_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_addr_18_reg_1994 <= zext_ln191_fu_1247_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_addr_19_reg_1989 <= zext_ln196_fu_1242_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_addr_20_reg_1984 <= zext_ln198_fu_1237_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((~(op_code_reg_1626 == 7'd15) & ~(op_code_reg_1626 == 7'd115) & ~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd19) & ~(op_code_reg_1626 == 7'd51) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(op_code_reg_1626 == 7'd99) & ~(op_code_reg_1626 == 7'd3) & ~(op_code_reg_1626 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct7_reg_1634 == 7'd0) & ~(funct7_reg_1634 == 7'd32) & (funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4)) | (~(funct7_reg_1634 == 7'd0) & ~(funct7_reg_1634 == 7'd32) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd19) & (1'b1 == ap_CS_fsm_state4)) | (~(funct7_reg_1634 == 7'd0) & ~(funct7_reg_1634 == 7'd32) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4)) | ((op_code_reg_1626 == 7'd15) & (1'b1 == ap_CS_fsm_state4)) | ((op_code_reg_1626 == 7'd115) & (icmp_ln385_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1630 == 3'd2) & ~(funct3_reg_1630 == 
    3'd0) & ~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd4) & ~(funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | (~(funct3_reg_1630 == 3'd2) & ~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd0)) | ((funct3_reg_1630 == 3'd3) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd0)) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd19) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd0)) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd0)) | ((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd0)) | ((funct3_reg_1630 == 3'd6) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 
    1'd0)) | ((funct3_reg_1630 == 3'd7) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state4) & (((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd99)) | ((funct3_reg_1630 == 3'd3) & (op_code_reg_1626 == 7'd99)))))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_pc_load_reg_1613 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1626 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        select_ln126_reg_2014 <= select_ln126_fu_1310_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1626 == 7'd35) & (1'b1 == ap_CS_fsm_state19))) begin
        select_ln181_reg_1980 <= select_ln181_fu_1225_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        source1_reg_1725 <= xreg_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1626 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_10_reg_1835 <= add_ln125_fu_1005_p2[32'd33];
        trunc_ln125_1_reg_1841 <= {{sub_ln125_fu_1029_p2[18:2]}};
        trunc_ln125_2_reg_1846 <= {{add_ln125_1_fu_1015_p2[18:2]}};
        trunc_ln125_3_reg_1829 <= trunc_ln125_3_fu_1011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1626 == 7'd35) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_12_reg_1813 <= add_ln180_fu_943_p2[32'd33];
        trunc_ln180_1_reg_1819 <= {{sub_ln180_fu_967_p2[18:2]}};
        trunc_ln180_2_reg_1824 <= {{add_ln180_1_fu_953_p2[18:2]}};
        trunc_ln180_3_reg_1807 <= trunc_ln180_3_fu_949_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & ((((((((((funct3_reg_1630 == 3'd6) & (op_code_reg_1626 == 7'd99) & (icmp_ln107_reg_1855 == 1'd0)) | ((funct3_reg_1630 == 3'd7) & (op_code_reg_1626 == 7'd99) & (icmp_ln113_reg_1851 == 1'd1))) | ((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd99) & (icmp_ln101_reg_1859 == 1'd1))) | ((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd99) & (icmp_ln95_reg_1863 == 1'd0))) | ((funct3_reg_1630 == 3'd3) & (op_code_reg_1626 == 7'd99))) | ((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd99))) | (~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd4) & ~(funct3_reg_1630 == 3'd5) & ~(funct3_reg_1630 == 3'd6) & ~(funct3_reg_1630 == 3'd7) & (op_code_reg_1626 == 7'd99) & (icmp_ln83_reg_1871 == 1'd0))) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd99) & (icmp_ln89_reg_1867 == 1'd1))) | (~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(op_code_reg_1626 == 7'd99))))) begin
        ap_phi_mux_p_0_0_02438_phi_fu_506_p16 = grp_fu_589_p2;
    end else begin
        ap_phi_mux_p_0_0_02438_phi_fu_506_p16 = p_0_0_02438_reg_503;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_526_p1 = source2_reg_1779;
    end else if ((((funct3_reg_1630 == 3'd6) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1630 == 3'd7) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4)))) begin
        grp_fu_526_p1 = xreg_q0;
    end else begin
        grp_fu_526_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_531_p1 = source2_reg_1779;
    end else if ((((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4)))) begin
        grp_fu_531_p1 = xreg_q0;
    end else begin
        grp_fu_531_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_541_p1 = sext_ln43_reg_1763;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_541_p1 = sext_ln43_fu_816_p1;
    end else begin
        grp_fu_541_p1 = 'bx;
    end
end

always @ (*) begin
    if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        memory_address0 = memory_addr_15_reg_2009;
    end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        memory_address0 = memory_addr_16_reg_2004;
    end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd2) & (1'b1 == ap_CS_fsm_state20))) begin
        memory_address0 = memory_addr_17_reg_1999;
    end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd3) & (1'b1 == ap_CS_fsm_state20))) begin
        memory_address0 = memory_addr_18_reg_1994;
    end else if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        memory_address0 = memory_addr_19_reg_1989;
    end else if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd2) & (1'b1 == ap_CS_fsm_state20))) begin
        memory_address0 = memory_addr_20_reg_1984;
    end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln130_fu_1377_p1;
    end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln132_fu_1372_p1;
    end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln134_fu_1367_p1;
    end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln136_fu_1362_p1;
    end else if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln142_fu_1357_p1;
    end else if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln144_fu_1352_p1;
    end else if (((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln149_fu_1347_p1;
    end else if (((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln154_fu_1342_p1;
    end else if (((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln156_fu_1337_p1;
    end else if (((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln158_fu_1332_p1;
    end else if (((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln160_fu_1327_p1;
    end else if (((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln166_fu_1322_p1;
    end else if (((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln168_fu_1317_p1;
    end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln185_fu_1262_p1;
    end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln187_fu_1257_p1;
    end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln189_fu_1252_p1;
    end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln191_fu_1247_p1;
    end else if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln196_fu_1242_p1;
    end else if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln198_fu_1237_p1;
    end else if (((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd35) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln202_fu_1232_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln33_fu_610_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd3) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 
    == 3'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd2) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd0) & (1'b1 == ap_CS_fsm_state20)) 
    | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd2) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_fu_1225_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd5) 
    & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((op_code_reg_1626 == 7'd35)) begin
        if ((1'b1 == ap_condition_1752)) begin
            memory_d0 = tmp_22_fu_1471_p5;
        end else if ((1'b1 == ap_condition_1748)) begin
            memory_d0 = tmp_23_fu_1455_p5;
        end else if ((1'b1 == ap_condition_1744)) begin
            memory_d0 = tmp_24_fu_1439_p5;
        end else if ((1'b1 == ap_condition_1740)) begin
            memory_d0 = tmp_25_fu_1423_p5;
        end else if ((1'b1 == ap_condition_1736)) begin
            memory_d0 = tmp_26_fu_1407_p5;
        end else if ((1'b1 == ap_condition_1732)) begin
            memory_d0 = tmp_27_fu_1391_p5;
        end else if (((funct3_reg_1630 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
            memory_d0 = source2_reg_1779;
        end else begin
            memory_d0 = 'bx;
        end
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd3) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd2) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd35) & (select_ln181_reg_1980 == 3'd2) & (1'b1 == ap_CS_fsm_state20)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        xreg_address0 = zext_ln401_1_fu_1598_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        xreg_address0 = zext_ln401_fu_1590_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        xreg_address0 = zext_ln52_fu_798_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        xreg_address0 = zext_ln51_fu_793_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state3))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        xreg_d0 = result_29_ph_ph_reg_416;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        xreg_d0 = grp_fu_589_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state36) & ((op_code_reg_1626 == 7'd55) | ((op_code_reg_1626 == 7'd23) | ((((((((((((((((((((((~(funct3_reg_1630 == 3'd2) & ~(funct3_reg_1630 == 3'd3) & ~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd4) & (funct7_reg_1634 == 7'd0) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd51)) | (~(funct3_reg_1630 == 3'd2) & ~(funct3_reg_1630 == 3'd3) & ~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd4) & (funct7_reg_1634 == 7'd32) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd51))) | (~(funct3_reg_1630 == 3'd0) & (funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd51) & (icmp_ln246_reg_1800 == 1'd1))) | (~(funct3_reg_1630 == 3'd0) & (funct3_reg_1630 == 3'd3) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd51) & (icmp_ln246_reg_1800 == 1'd1))) | (~(funct3_reg_1630 == 3'd0) & (funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd51) & (icmp_ln246_reg_1800 == 1'd1))) | (~(funct3_reg_1630 == 3'd0) & (funct3_reg_1630 
    == 3'd1) & (op_code_reg_1626 == 7'd51) & (icmp_ln246_reg_1800 == 1'd1))) | ((funct7_reg_1634 == 7'd32) & (funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd51))) | ((funct7_reg_1634 == 7'd0) & (funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd51))) | (~(funct3_reg_1630 == 3'd1) & (funct7_reg_1634 == 7'd32) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd19))) | (~(funct3_reg_1630 == 3'd1) & (funct7_reg_1634 == 7'd0) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd19))) | (~(funct3_reg_1630 == 3'd1) & (funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd19))) | (~(funct3_reg_1630 == 3'd1) & (funct3_reg_1630 == 3'd3) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd19))) | (~(funct3_reg_1630 == 3'd1) & (funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd19))) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd19) & (icmp_ln246_reg_1800 == 1'd1))) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd19))) | (~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd5) & ~(op_code_reg_1626 == 7'd3) 
    & (op_code_reg_1626 == 7'd51) & (icmp_ln246_reg_1800 == 1'd1))) | (~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd5) & ~(op_code_reg_1626 == 7'd3) & (op_code_reg_1626 == 7'd19))) | ((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd3))) | ((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd3))) | ((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd3))) | ((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd3))) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3)))))))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1626 == 7'd111) | (op_code_reg_1626 == 7'd103)))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if (((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4) & (grp_fu_536_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4) & (grp_fu_536_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4) & (grp_fu_531_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if (((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4) & (grp_fu_531_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((funct3_reg_1630 == 3'd6) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4) & (grp_fu_526_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else if (((funct3_reg_1630 == 3'd7) & (op_code_reg_1626 == 7'd99) & (1'b1 == ap_CS_fsm_state4) & (grp_fu_526_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((funct7_reg_1634 == 7'd0) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd19) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((funct7_reg_1634 == 7'd32) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd19) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd19) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd19) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((funct3_reg_1630 == 3'd7) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((funct7_reg_1634 == 7'd0) & (funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((funct7_reg_1634 == 7'd32) & (funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((funct3_reg_1630 == 3'd3) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((funct7_reg_1634 == 7'd0) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((funct7_reg_1634 == 7'd32) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((funct3_reg_1630 == 3'd6) & (op_code_reg_1626 == 7'd51) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln246_fu_847_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b1 == ap_CS_fsm_state4) & ((((((((((((((((((~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd19) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd1) & ~(op_code_reg_1626 == 7'd3) & ~(op_code_reg_1626 == 7'd35) & (funct3_reg_1630 == 3'd2) & (icmp_ln246_fu_847_p2 == 1'd0)) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd19) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd1) & ~(op_code_reg_1626 == 7'd3) & ~(op_code_reg_1626 == 7'd35) & (funct3_reg_1630 == 3'd3) & (icmp_ln246_fu_847_p2 == 1'd0))) | (~(op_code_reg_1626 == 7'd23) & ~(funct7_reg_1634 == 7'd0) & ~(funct7_reg_1634 == 7'd32) & ~(op_code_reg_1626 == 7'd55) & ~(funct3_reg_1630 == 3'd2) & ~(funct3_reg_1630 == 3'd3) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd4) 
    & ~(op_code_reg_1626 == 7'd99) & ~(op_code_reg_1626 == 7'd3) & ~(op_code_reg_1626 == 7'd35) & (funct3_reg_1630 == 3'd5))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & ~(op_code_reg_1626 == 7'd99) & ~(op_code_reg_1626 == 7'd3) & ~(op_code_reg_1626 == 7'd35) & (funct3_reg_1630 == 3'd1) & (icmp_ln246_fu_847_p2 == 1'd0))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd19) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd5) & ~(op_code_reg_1626 == 7'd99) & ~(op_code_reg_1626 == 7'd3) & ~(op_code_reg_1626 == 7'd35) & (icmp_ln246_fu_847_p2 == 1'd0))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd19) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & ~(op_code_reg_1626 == 7'd99) & ~(op_code_reg_1626 == 7'd3) & 
    ~(op_code_reg_1626 == 7'd35) & (funct3_reg_1630 == 3'd4) & (icmp_ln246_fu_847_p2 == 1'd0))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd19) & ~(funct7_reg_1634 == 7'd0) & ~(funct7_reg_1634 == 7'd32) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(op_code_reg_1626 == 7'd99) & ~(op_code_reg_1626 == 7'd3) & ~(op_code_reg_1626 == 7'd35) & (funct3_reg_1630 == 3'd0))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd19) & ~(op_code_reg_1626 == 7'd51) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(op_code_reg_1626 == 7'd99) & ~(op_code_reg_1626 == 7'd3) & ~(op_code_reg_1626 == 7'd35))) | (~(op_code_reg_1626 == 7'd23) & ~(funct7_reg_1634 == 7'd0) & ~(funct7_reg_1634 == 7'd32) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd1) & ~(op_code_reg_1626 == 7'd99) & ~(op_code_reg_1626 == 7'd3) & ~(op_code_reg_1626 == 7'd35) & (funct3_reg_1630 
    == 3'd5) & (op_code_reg_1626 == 7'd19))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(op_code_reg_1626 == 7'd99) & ~(op_code_reg_1626 == 7'd3) & ~(op_code_reg_1626 == 7'd35) & (funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd19) & (icmp_ln246_fu_847_p2 == 1'd0))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd4) & ~(funct3_reg_1630 == 3'd5) & ~(funct3_reg_1630 == 3'd6) & (op_code_reg_1626 == 7'd99) & (grp_fu_526_p2 == 1'd1))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd4) & ~(funct3_reg_1630 == 3'd5) & (funct3_reg_1630 == 3'd6) & (op_code_reg_1626 == 7'd99) & (grp_fu_526_p2 == 1'd0))) | (~(op_code_reg_1626 
    == 7'd23) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd1) & ~(funct3_reg_1630 == 3'd4) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd99) & (grp_fu_531_p2 == 1'd1))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd1) & (funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd99) & (grp_fu_531_p2 == 1'd0))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd1) & (funct3_reg_1630 == 3'd3) & (op_code_reg_1626 == 7'd99))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd1) & (funct3_reg_1630 == 3'd2) & (op_code_reg_1626 
    == 7'd99))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & ~(funct3_reg_1630 == 3'd0) & (funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd99) & (grp_fu_536_p2 == 1'd1))) | (~(op_code_reg_1626 == 7'd23) & ~(op_code_reg_1626 == 7'd55) & ~(op_code_reg_1626 == 7'd111) & ~(op_code_reg_1626 == 7'd103) & (funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd99) & (grp_fu_536_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((op_code_reg_1626 == 7'd55) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else if (((op_code_reg_1626 == 7'd23) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (((((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd1)) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd3))) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd2))) | ((funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if ((~(select_ln126_fu_1310_p3 == 3'd7) & ~(select_ln126_fu_1310_p3 == 3'd6) & ~(select_ln126_fu_1310_p3 == 3'd5) & ~(select_ln126_fu_1310_p3 == 3'd4) & (funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if (((1'b1 == ap_CS_fsm_state19) & ((((~(select_ln126_fu_1310_p3 == 3'd1) & ~(select_ln126_fu_1310_p3 == 3'd3) & ~(select_ln126_fu_1310_p3 == 3'd0) & ~(select_ln126_fu_1310_p3 == 3'd2) & (funct3_reg_1630 == 3'd4) & (op_code_reg_1626 == 7'd3)) | (~(select_ln126_fu_1310_p3 == 3'd0) & ~(select_ln126_fu_1310_p3 == 3'd2) & ~(funct3_reg_1630 == 3'd0) & ~(funct3_reg_1630 == 3'd4) & (funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd3))) | (~(select_ln126_fu_1310_p3 == 3'd0) & ~(select_ln126_fu_1310_p3 == 3'd2) & ~(funct3_reg_1630 == 3'd0) & (funct3_reg_1630 == 3'd1) & (op_code_reg_1626 == 7'd3))) | (~(select_ln126_fu_1310_p3 == 3'd1) & ~(select_ln126_fu_1310_p3 == 3'd3) & ~(select_ln126_fu_1310_p3 == 3'd0) & ~(select_ln126_fu_1310_p3 == 3'd2) & (funct3_reg_1630 == 3'd0) & (op_code_reg_1626 == 7'd3))))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else if (((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if (((funct3_reg_1630 == 3'd5) & (op_code_reg_1626 == 7'd3) & (select_ln126_fu_1310_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((funct3_reg_1630 == 3'd2) & (op_code_reg_1626 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln125_1_fu_1015_p2 = ($signed(trunc_ln125_fu_1002_p1) + $signed(sext_ln125_1_fu_999_p1));

assign add_ln125_fu_1005_p2 = ($signed(zext_ln125_fu_993_p1) + $signed(sext_ln125_fu_996_p1));

assign add_ln180_1_fu_953_p2 = ($signed(trunc_ln180_fu_940_p1) + $signed(sext_ln180_1_fu_936_p1));

assign add_ln180_fu_943_p2 = ($signed(zext_ln180_fu_929_p1) + $signed(sext_ln180_fu_932_p1));

assign add_ln282_fu_1128_p2 = (source2_reg_1779 + source1_reg_1725);

assign add_ln65_fu_1594_p2 = (p_pc_load_reg_1613 + imm_U_reg_1773);

assign add_ln70_fu_1061_p2 = ($signed(p_pc_load_reg_1613) + $signed(sext_ln45_fu_830_p1));

assign and_ln242_fu_1144_p2 = (source1_reg_1725 & sext_ln43_reg_1763);

assign and_ln367_fu_1132_p2 = (source2_reg_1779 & source1_reg_1725);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_1732 = ((funct3_reg_1630 == 3'd1) & (select_ln181_reg_1980 == 3'd2) & (1'b1 == ap_CS_fsm_state20));
end

always @ (*) begin
    ap_condition_1736 = ((funct3_reg_1630 == 3'd1) & (select_ln181_reg_1980 == 3'd0) & (1'b1 == ap_CS_fsm_state20));
end

always @ (*) begin
    ap_condition_1740 = ((funct3_reg_1630 == 3'd0) & (select_ln181_reg_1980 == 3'd3) & (1'b1 == ap_CS_fsm_state20));
end

always @ (*) begin
    ap_condition_1744 = ((funct3_reg_1630 == 3'd0) & (select_ln181_reg_1980 == 3'd2) & (1'b1 == ap_CS_fsm_state20));
end

always @ (*) begin
    ap_condition_1748 = ((funct3_reg_1630 == 3'd0) & (select_ln181_reg_1980 == 3'd1) & (1'b1 == ap_CS_fsm_state20));
end

always @ (*) begin
    ap_condition_1752 = ((funct3_reg_1630 == 3'd0) & (select_ln181_reg_1980 == 3'd0) & (1'b1 == ap_CS_fsm_state20));
end

assign ashr_ln261_fu_1175_p2 = $signed(source1_reg_1725) >>> zext_ln261_fu_1172_p1;

assign ashr_ln347_fu_1083_p2 = $signed(source1_reg_1725) >>> zext_ln347_fu_1079_p1;

assign error = p_error;

assign grp_fu_526_p2 = ((source1_reg_1725 < grp_fu_526_p1) ? 1'b1 : 1'b0);

assign grp_fu_531_p2 = (($signed(source1_reg_1725) < $signed(grp_fu_531_p1)) ? 1'b1 : 1'b0);

assign grp_fu_536_p2 = ((source1_reg_1725 == xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_541_p2 = ($signed(source1_reg_1725) + $signed(grp_fu_541_p1));

assign grp_fu_545_p4 = {{memory_q0[31:16]}};

assign grp_fu_555_p4 = {{memory_q0[31:24]}};

assign grp_fu_565_p4 = {{memory_q0[23:16]}};

assign grp_fu_575_p4 = {{memory_q0[15:8]}};

assign grp_fu_585_p2 = ($signed(p_pc_load_reg_1613) + $signed(sext_ln42_reg_1758));

assign grp_fu_589_p2 = (p_pc_load_reg_1613 + 32'd4);

assign icmp_ln246_fu_847_p2 = ((funct7_reg_1634 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln385_fu_852_p2 = ((funct12_reg_1639 == 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_802_p6 = {{{{{tmp_2_reg_1670}, {tmp_1_reg_1665}}, {tmp_s_reg_1660}}, {tmp_reg_1655}}, {1'd0}};

assign imm_J_fu_820_p6 = {{{{{tmp_2_reg_1670}, {tmp_6_reg_1700}}, {tmp_5_reg_1695}}, {tmp_3_reg_1690}}, {1'd0}};

assign imm_U_fu_840_p3 = {{tmp_9_reg_1715}, {12'd0}};

assign lshr_ln257_fu_1183_p2 = source1_reg_1725 >> zext_ln257_fu_1180_p1;

assign lshr_ln343_fu_1095_p2 = source1_reg_1725 >> zext_ln343_fu_1091_p1;

assign lshr_ln_fu_600_p4 = {{p_pc[18:2]}};

assign op_code_fu_615_p1 = memory_q0[6:0];

assign or_ln238_fu_1148_p2 = (source1_reg_1725 | sext_ln43_reg_1763);

assign or_ln358_fu_1072_p2 = (source2_reg_1779 | source1_reg_1725);

assign p_and_t3_fu_1204_p3 = {{1'd0}, {sub_ln181_fu_1199_p2}};

assign p_and_t_fu_1289_p3 = {{1'd0}, {sub_ln126_fu_1284_p2}};

assign pc = ap_phi_mux_p_0_0_02438_phi_fu_506_p16;

assign pos_1_fu_1193_p3 = ((tmp_12_reg_1813[0:0] == 1'b1) ? sub_ln180_1_fu_1188_p2 : trunc_ln180_2_reg_1824);

assign pos_fu_1278_p3 = ((tmp_10_reg_1835[0:0] == 1'b1) ? sub_ln125_1_fu_1273_p2 : trunc_ln125_2_reg_1846);

assign result_1_fu_1156_p2 = ((source1_reg_1725 < sext_ln43_reg_1763) ? 1'b1 : 1'b0);

assign result_fu_1164_p2 = (($signed(source1_reg_1725) < $signed(sext_ln43_reg_1763)) ? 1'b1 : 1'b0);

assign rs1_fu_649_p4 = {{memory_q0[19:15]}};

assign select_ln126_fu_1310_p3 = ((tmp_10_reg_1835[0:0] == 1'b1) ? sub_ln126_1_fu_1297_p2 : tmp_11_fu_1303_p3);

assign select_ln181_fu_1225_p3 = ((tmp_12_reg_1813[0:0] == 1'b1) ? sub_ln181_1_fu_1212_p2 : tmp_13_fu_1218_p3);

assign sext_ln125_1_fu_999_p1 = imm_I_reg_1676;

assign sext_ln125_fu_996_p1 = imm_I_reg_1676;

assign sext_ln130_fu_1544_p1 = $signed(trunc_ln130_fu_1540_p1);

assign sext_ln132_fu_1536_p1 = $signed(grp_fu_575_p4);

assign sext_ln134_fu_1532_p1 = $signed(grp_fu_565_p4);

assign sext_ln136_fu_1528_p1 = $signed(grp_fu_555_p4);

assign sext_ln142_fu_1524_p1 = $signed(trunc_ln142_fu_1520_p1);

assign sext_ln144_fu_1516_p1 = $signed(grp_fu_545_p4);

assign sext_ln180_1_fu_936_p1 = tmp_4_fu_834_p3;

assign sext_ln180_fu_932_p1 = tmp_4_fu_834_p3;

assign sext_ln42_fu_812_p1 = $signed(imm_B_fu_802_p6);

assign sext_ln43_fu_816_p1 = imm_I_reg_1676;

assign sext_ln45_fu_830_p1 = $signed(imm_J_fu_820_p6);

assign shl_ln247_fu_1139_p2 = source1_reg_1725 << zext_ln247_fu_1136_p1;

assign shl_ln298_fu_1119_p2 = source1_reg_1725 << zext_ln298_fu_1115_p1;

assign sub_ln125_1_fu_1273_p2 = (17'd0 - trunc_ln125_1_reg_1841);

assign sub_ln125_fu_1029_p2 = (19'd0 - add_ln125_1_fu_1015_p2);

assign sub_ln126_1_fu_1297_p2 = (3'd0 - p_and_t_fu_1289_p3);

assign sub_ln126_fu_1284_p2 = (2'd0 - trunc_ln125_3_reg_1829);

assign sub_ln180_1_fu_1188_p2 = (17'd0 - trunc_ln180_1_reg_1819);

assign sub_ln180_fu_967_p2 = (19'd0 - add_ln180_1_fu_953_p2);

assign sub_ln181_1_fu_1212_p2 = (3'd0 - p_and_t3_fu_1204_p3);

assign sub_ln181_fu_1199_p2 = (2'd0 - trunc_ln180_3_reg_1807);

assign sub_ln287_fu_1124_p2 = (source1_reg_1725 - source2_reg_1779);

assign tmp_11_fu_1303_p3 = {{1'd0}, {trunc_ln125_3_reg_1829}};

assign tmp_13_fu_1218_p3 = {{1'd0}, {trunc_ln180_3_reg_1807}};

assign tmp_22_fu_1471_p5 = {{memory_q0[31:8]}, {trunc_ln185_fu_1468_p1}};

assign tmp_23_fu_1455_p5 = {{memory_q0[31:16]}, {trunc_ln187_fu_1452_p1}, {memory_q0[7:0]}};

assign tmp_24_fu_1439_p5 = {{memory_q0[31:24]}, {trunc_ln189_fu_1436_p1}, {memory_q0[15:0]}};

assign tmp_25_fu_1423_p5 = {{trunc_ln191_fu_1420_p1}, {memory_q0[23:0]}};

assign tmp_26_fu_1407_p5 = {{memory_q0[31:16]}, {trunc_ln196_fu_1404_p1}};

assign tmp_27_fu_1391_p5 = {{trunc_ln198_fu_1388_p1}, {memory_q0[15:0]}};

assign tmp_4_fu_834_p3 = {{tmp_8_reg_1710}, {tmp_7_reg_1705}};

assign trunc_ln125_3_fu_1011_p1 = add_ln125_fu_1005_p2[1:0];

assign trunc_ln125_fu_1002_p1 = source1_reg_1725[18:0];

assign trunc_ln130_fu_1540_p1 = memory_q0[7:0];

assign trunc_ln142_fu_1520_p1 = memory_q0[15:0];

assign trunc_ln154_fu_1508_p1 = memory_q0[7:0];

assign trunc_ln166_fu_1488_p1 = memory_q0[15:0];

assign trunc_ln180_3_fu_949_p1 = add_ln180_fu_943_p2[1:0];

assign trunc_ln180_fu_940_p1 = source1_reg_1725[18:0];

assign trunc_ln185_fu_1468_p1 = source2_reg_1779[7:0];

assign trunc_ln187_fu_1452_p1 = source2_reg_1779[7:0];

assign trunc_ln189_fu_1436_p1 = source2_reg_1779[7:0];

assign trunc_ln191_fu_1420_p1 = source2_reg_1779[7:0];

assign trunc_ln196_fu_1404_p1 = source2_reg_1779[15:0];

assign trunc_ln198_fu_1388_p1 = source2_reg_1779[15:0];

assign trunc_ln298_fu_1112_p1 = source2_reg_1779[4:0];

assign trunc_ln343_fu_1088_p1 = source2_reg_1779[4:0];

assign trunc_ln347_fu_1076_p1 = source2_reg_1779[4:0];

assign xor_ln234_fu_1152_p2 = (source1_reg_1725 ^ sext_ln43_reg_1763);

assign xor_ln333_fu_1100_p2 = (source2_reg_1779 ^ source1_reg_1725);

assign zext_ln125_fu_993_p1 = source1_reg_1725;

assign zext_ln130_fu_1377_p1 = pos_fu_1278_p3;

assign zext_ln132_fu_1372_p1 = pos_fu_1278_p3;

assign zext_ln134_fu_1367_p1 = pos_fu_1278_p3;

assign zext_ln136_fu_1362_p1 = pos_fu_1278_p3;

assign zext_ln142_fu_1357_p1 = pos_fu_1278_p3;

assign zext_ln144_fu_1352_p1 = pos_fu_1278_p3;

assign zext_ln149_fu_1347_p1 = pos_fu_1278_p3;

assign zext_ln154_1_fu_1512_p1 = trunc_ln154_fu_1508_p1;

assign zext_ln154_fu_1342_p1 = pos_fu_1278_p3;

assign zext_ln156_1_fu_1504_p1 = grp_fu_575_p4;

assign zext_ln156_fu_1337_p1 = pos_fu_1278_p3;

assign zext_ln158_1_fu_1500_p1 = grp_fu_565_p4;

assign zext_ln158_fu_1332_p1 = pos_fu_1278_p3;

assign zext_ln160_1_fu_1496_p1 = grp_fu_555_p4;

assign zext_ln160_fu_1327_p1 = pos_fu_1278_p3;

assign zext_ln166_1_fu_1492_p1 = trunc_ln166_fu_1488_p1;

assign zext_ln166_fu_1322_p1 = pos_fu_1278_p3;

assign zext_ln168_1_fu_1484_p1 = grp_fu_545_p4;

assign zext_ln168_fu_1317_p1 = pos_fu_1278_p3;

assign zext_ln180_fu_929_p1 = source1_reg_1725;

assign zext_ln185_fu_1262_p1 = pos_1_fu_1193_p3;

assign zext_ln187_fu_1257_p1 = pos_1_fu_1193_p3;

assign zext_ln189_fu_1252_p1 = pos_1_fu_1193_p3;

assign zext_ln191_fu_1247_p1 = pos_1_fu_1193_p3;

assign zext_ln196_fu_1242_p1 = pos_1_fu_1193_p3;

assign zext_ln198_fu_1237_p1 = pos_1_fu_1193_p3;

assign zext_ln202_fu_1232_p1 = pos_1_fu_1193_p3;

assign zext_ln218_fu_1168_p1 = result_fu_1164_p2;

assign zext_ln226_fu_1160_p1 = result_1_fu_1156_p2;

assign zext_ln247_fu_1136_p1 = imm_I2_reg_1683;

assign zext_ln257_fu_1180_p1 = imm_I2_reg_1683;

assign zext_ln261_fu_1172_p1 = imm_I2_reg_1683;

assign zext_ln298_fu_1115_p1 = trunc_ln298_fu_1112_p1;

assign zext_ln307_fu_1108_p1 = grp_fu_531_p2;

assign zext_ln320_fu_1104_p1 = grp_fu_526_p2;

assign zext_ln33_fu_610_p1 = lshr_ln_fu_600_p4;

assign zext_ln343_fu_1091_p1 = trunc_ln343_fu_1088_p1;

assign zext_ln347_fu_1079_p1 = trunc_ln347_fu_1076_p1;

assign zext_ln401_1_fu_1598_p1 = rd_reg_1649;

assign zext_ln401_fu_1590_p1 = rd_reg_1649;

assign zext_ln51_fu_793_p1 = rs1_fu_649_p4;

assign zext_ln52_fu_798_p1 = rs2_reg_1644;

always @ (posedge ap_clk) begin
    sext_ln42_reg_1758[0] <= 1'b0;
    imm_U_reg_1773[11:0] <= 12'b000000000000;
end

endmodule //processor
