Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 18 10:21:31 2023
| Host         : DESKTOP-13Q7Q8S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file game_timing_summary_routed.rpt -pb game_timing_summary_routed.pb -rpx game_timing_summary_routed.rpx -warn_on_violation
| Design       : game
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        542         
TIMING-16  Warning           Large setup violation                               12          
TIMING-18  Warning           Missing input or output delay                       5           
TIMING-20  Warning           Non-clocked latch                                   589         
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4178)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5153)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4178)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff0/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[10].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[11].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[12].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[13].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[14].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[15].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[16].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[17].ff_i/q_reg/Q (HIGH)

 There are 1439 register/latch pins with no clock driven by root clock pin: GAMECLOCK/ff[18].ff_i/q_reg/Q (HIGH)

 There are 625 register/latch pins with no clock driven by root clock pin: GAMECLOCK/ff[19].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[1].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[2].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[3].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[4].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[5].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[6].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[7].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[8].ff_i/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GAMECLOCK/ff[9].ff_i/q_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: collision_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[15]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[16]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[17]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[18]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[19]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[20]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[21]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[22]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[23]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[24]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[25]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[26]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: hideBulletInvader_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: hideBullet_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[0][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[0][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[0][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[0][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[0][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[0][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[0][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[0][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[10][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[10][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[10][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[10][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[10][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[10][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[10][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[10][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[10][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[11][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[11][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[11][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[11][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[11][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[11][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[11][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[11][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[11][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[12][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[12][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[12][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[12][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[12][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[12][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[12][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[12][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[12][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[13][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[13][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[13][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[13][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[13][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[13][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[13][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[13][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[13][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[14][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[14][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[14][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[14][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[14][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[14][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[14][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[14][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[14][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[15][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[15][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[15][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[15][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[15][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[15][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[15][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[15][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[15][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[16][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[16][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[16][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[16][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[16][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[16][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[16][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[16][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[16][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[17][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[17][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[17][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[17][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[17][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[17][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[17][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[17][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[17][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[17][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[18][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[18][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[18][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[18][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[18][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[18][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[18][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[18][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[18][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[18][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[19][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[19][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[19][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[19][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[19][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[19][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[19][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[19][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[19][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[19][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[1][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[1][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[1][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[1][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[1][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[1][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[1][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[1][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[20][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[20][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[20][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[20][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[20][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[20][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[20][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[20][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[20][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[20][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[21][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[21][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[21][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[21][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[21][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[21][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[21][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[21][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[21][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[21][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[22][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[22][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[22][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[22][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[22][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[22][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[22][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[22][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[22][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[22][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[23][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[23][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[23][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[23][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[23][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[23][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[23][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[23][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[23][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[23][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[24][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[24][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[24][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[24][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[24][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[24][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[24][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[24][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[24][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[24][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[25][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[25][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[25][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[25][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[25][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[25][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[25][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[25][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[25][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[25][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[26][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[26][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[26][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[26][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[26][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[26][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[26][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[26][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[26][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[26][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[2][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[2][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[2][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[2][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[2][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[2][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[2][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[2][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[3][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[3][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[3][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[3][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[3][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[3][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[3][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[3][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[4][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[4][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[4][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[4][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[4][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[4][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[4][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[4][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[5][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[5][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[5][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[5][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[5][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[5][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[5][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[5][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[6][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[6][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[6][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[6][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[6][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[6][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[6][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[6][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[7][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[7][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[7][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[7][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[7][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[7][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[7][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[7][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[8][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[8][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[8][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[8][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[8][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[8][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[8][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[8][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: posYInBulletInvader_reg[9][10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[9][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[9][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[9][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[9][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[9][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[9][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[9][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[9][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: posYInBulletInvader_reg[9][9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: updatePosCollision_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: updatePosHide_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5153)
---------------------------------------------------
 There are 5153 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.655     -218.362                     12                  497        0.167        0.000                      0                  497        3.000        0.000                       0                   245  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
VGA/pixel_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0          {0.000 5.000}        10.000          100.000         
sys_clk_pin                   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/pixel_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              -18.655     -218.362                     12                  292        0.194        0.000                      0                  292        4.130        0.000                       0                   143  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  
sys_clk_pin                         3.417        0.000                      0                  205        0.167        0.000                      0                  205        4.020        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/pixel_clock/inst/clk_in1
  To Clock:  VGA/pixel_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/pixel_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/pixel_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack      -18.655ns,  Total Violation     -218.362ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.655ns  (required time - arrival time)
  Source:                 VGA/X_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.843ns  (logic 11.383ns (40.883%)  route 16.460ns (59.117%))
  Logic Levels:           39  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 10.697 - 9.259 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.546     1.546    VGA/pxl_clk
    SLICE_X52Y79         FDRE                                         r  VGA/X_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  VGA/X_reg[5]_rep__0/Q
                         net (fo=99, routed)          1.135     3.199    VGA/X_reg[7]_rep__0_0[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.323 r  VGA/vga_blue_reg[3]_i_113/O
                         net (fo=63, routed)          0.842     4.166    VGA/vga_blue_reg[3]_i_113_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.124     4.290 f  VGA/g0_b0__1_i_100/O
                         net (fo=74, routed)          0.476     4.766    VGA/g0_b0__1_i_688_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I2_O)        0.124     4.890 r  VGA/g0_b0__1_i_669/O
                         net (fo=7, routed)           0.719     5.609    VGA/g0_b0__1_i_669_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.994 r  VGA/g0_b0__1_i_777/CO[3]
                         net (fo=1, routed)           0.000     5.994    VGA/g0_b0__1_i_777_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  VGA/g0_b0__1_i_694/CO[3]
                         net (fo=1, routed)           0.000     6.108    VGA/g0_b0__1_i_694_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.265 r  VGA/g0_b0__1_i_575/CO[1]
                         net (fo=22, routed)          0.702     6.966    VGA/X_reg[9]_rep__1_3[0]
    SLICE_X56Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     7.779 r  VGA/g0_b0__1_i_573/CO[2]
                         net (fo=9, routed)           0.523     8.302    VGA/X_reg[6]_5[0]
    SLICE_X56Y79         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.096 r  VGA/g0_b0__1_i_871/CO[2]
                         net (fo=6, routed)           0.648     9.744    VGA/X_reg[6]_6[0]
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    10.522 r  VGA/g0_b0__1_i_816/CO[2]
                         net (fo=21, routed)          0.880    11.402    VGA_n_747
    SLICE_X59Y81         LUT5 (Prop_lut5_I3_O)        0.313    11.715 r  g0_b0__1_i_891_comp/O
                         net (fo=1, routed)           0.000    11.715    VGA/g0_b0__1_i_854_0[2]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.116 r  VGA/g0_b0__1_i_862/CO[3]
                         net (fo=1, routed)           0.000    12.116    VGA/g0_b0__1_i_862_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.338 r  VGA/g0_b0__1_i_809/O[0]
                         net (fo=2, routed)           0.468    12.806    VGA_n_827
    SLICE_X62Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.105 r  g0_b0__1_i_801/O
                         net (fo=2, routed)           0.519    13.624    g0_b0__1_i_801_n_0
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    13.748 r  g0_b0__1_i_805/O
                         net (fo=1, routed)           0.000    13.748    VGA/g0_b0__1_i_792_0[3]
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.124 r  VGA/g0_b0__1_i_715/CO[3]
                         net (fo=1, routed)           0.000    14.124    VGA/g0_b0__1_i_715_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  VGA/g0_b0__1_i_595/O[1]
                         net (fo=6, routed)           0.838    15.285    VGA_n_855
    SLICE_X63Y86         LUT3 (Prop_lut3_I0_O)        0.306    15.591 r  g0_b0__1_i_590/O
                         net (fo=2, routed)           0.597    16.188    g0_b0__1_i_590_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124    16.312 r  g0_b0__1_i_594/O
                         net (fo=1, routed)           0.000    16.312    g0_b0__1_i_594_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.918 r  g0_b0__1_i_461/O[3]
                         net (fo=2, routed)           0.315    17.233    VGA/g0_b0__1_i_452_0[3]
    SLICE_X65Y86         LUT2 (Prop_lut2_I1_O)        0.306    17.539 r  VGA/g0_b0__1_i_580/O
                         net (fo=2, routed)           0.596    18.135    VGA/g0_b0__1_i_580_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I2_O)        0.124    18.259 r  VGA/g0_b0__1_i_584/O
                         net (fo=1, routed)           0.000    18.259    VGA/g0_b0__1_i_584_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.809 r  VGA/g0_b0__1_i_452/CO[3]
                         net (fo=1, routed)           0.000    18.809    VGA/g0_b0__1_i_452_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.923 r  VGA/g0_b0__1_i_312/CO[3]
                         net (fo=1, routed)           0.000    18.923    VGA/g0_b0__1_i_312_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.037 r  VGA/g0_b0__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    19.037    VGA/g0_b0__1_i_214_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  VGA/g0_b0__1_i_98/CO[0]
                         net (fo=7, routed)           0.370    19.678    VGA/g0_b0__1_i_98_n_3
    SLICE_X60Y91         LUT5 (Prop_lut5_I1_O)        0.373    20.051 r  VGA/g0_b0__1_i_51/O
                         net (fo=5, routed)           0.797    20.848    VGA/g0_b0__1_i_51_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124    20.972 r  VGA/g0_b0__1_i_13_comp/O
                         net (fo=2, routed)           0.680    21.651    VGA/s[1]__0[0]
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  VGA/g0_b0__1_i_16/O
                         net (fo=1, routed)           0.000    21.775    VGA/g0_b0__1_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.353 r  VGA/g0_b0__1_i_4/O[2]
                         net (fo=231, routed)         1.603    23.956    VGA/g0_b0__1_i_4_n_5
    SLICE_X49Y98         LUT6 (Prop_lut6_I5_O)        0.301    24.257 r  VGA/g11_b5__1/O
                         net (fo=1, routed)           0.622    24.879    VGA/g11_b5__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  VGA/vga_blue_reg[3]_i_279/O
                         net (fo=1, routed)           0.667    25.670    VGA/vga_blue_reg[3]_i_279_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.124    25.794 r  VGA/vga_blue_reg[3]_i_135/O
                         net (fo=1, routed)           0.000    25.794    VGA/vga_blue_reg[3]_i_135_n_0
    SLICE_X48Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    26.006 r  VGA/vga_blue_reg_reg[3]_i_47/O
                         net (fo=1, routed)           0.626    26.632    VGA/vga_blue_reg_reg[3]_i_47_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.299    26.931 r  VGA/vga_blue_reg[3]_i_13/O
                         net (fo=1, routed)           0.402    27.333    VGA/vga_blue_reg[3]_i_13_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124    27.457 r  VGA/vga_blue_reg[3]_i_3/O
                         net (fo=5, routed)           0.687    28.145    VGA/draw_string69_out
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    28.269 f  VGA/vga_green_reg[2]_i_2/O
                         net (fo=2, routed)           0.161    28.430    VGA/vga_green_reg[2]_i_2_n_0
    SLICE_X47Y98         LUT5 (Prop_lut5_I3_O)        0.124    28.554 r  VGA/vga_green_reg[1]_i_24/O
                         net (fo=1, routed)           0.292    28.846    VGA/vga_green_reg[1]_i_24_n_0
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.970 f  VGA/vga_green_reg[1]_i_6/O
                         net (fo=1, routed)           0.295    29.265    VGA/vga_green_reg[1]_i_6_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.124    29.389 r  VGA/vga_green_reg[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    29.389    VGA/vga_green_reg[1]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.438    10.697    VGA/pxl_clk
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[1]/C
                         clock pessimism              0.078    10.775    
                         clock uncertainty           -0.073    10.702    
    SLICE_X47Y96         FDRE (Setup_fdre_C_D)        0.032    10.734    VGA/vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                         -29.389    
  -------------------------------------------------------------------
                         slack                                -18.655    

Slack (VIOLATED) :        -18.539ns  (required time - arrival time)
  Source:                 VGA/X_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.726ns  (logic 11.135ns (40.161%)  route 16.591ns (59.839%))
  Logic Levels:           37  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 10.697 - 9.259 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.546     1.546    VGA/pxl_clk
    SLICE_X52Y79         FDRE                                         r  VGA/X_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  VGA/X_reg[5]_rep__0/Q
                         net (fo=99, routed)          1.135     3.199    VGA/X_reg[7]_rep__0_0[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.323 r  VGA/vga_blue_reg[3]_i_113/O
                         net (fo=63, routed)          0.842     4.166    VGA/vga_blue_reg[3]_i_113_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.124     4.290 f  VGA/g0_b0__1_i_100/O
                         net (fo=74, routed)          0.476     4.766    VGA/g0_b0__1_i_688_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I2_O)        0.124     4.890 r  VGA/g0_b0__1_i_669/O
                         net (fo=7, routed)           0.719     5.609    VGA/g0_b0__1_i_669_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.994 r  VGA/g0_b0__1_i_777/CO[3]
                         net (fo=1, routed)           0.000     5.994    VGA/g0_b0__1_i_777_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  VGA/g0_b0__1_i_694/CO[3]
                         net (fo=1, routed)           0.000     6.108    VGA/g0_b0__1_i_694_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.265 r  VGA/g0_b0__1_i_575/CO[1]
                         net (fo=22, routed)          0.702     6.966    VGA/X_reg[9]_rep__1_3[0]
    SLICE_X56Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     7.779 r  VGA/g0_b0__1_i_573/CO[2]
                         net (fo=9, routed)           0.523     8.302    VGA/X_reg[6]_5[0]
    SLICE_X56Y79         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.096 r  VGA/g0_b0__1_i_871/CO[2]
                         net (fo=6, routed)           0.648     9.744    VGA/X_reg[6]_6[0]
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    10.522 r  VGA/g0_b0__1_i_816/CO[2]
                         net (fo=21, routed)          0.880    11.402    VGA_n_747
    SLICE_X59Y81         LUT5 (Prop_lut5_I3_O)        0.313    11.715 r  g0_b0__1_i_891_comp/O
                         net (fo=1, routed)           0.000    11.715    VGA/g0_b0__1_i_854_0[2]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.116 r  VGA/g0_b0__1_i_862/CO[3]
                         net (fo=1, routed)           0.000    12.116    VGA/g0_b0__1_i_862_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.338 r  VGA/g0_b0__1_i_809/O[0]
                         net (fo=2, routed)           0.468    12.806    VGA_n_827
    SLICE_X62Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.105 r  g0_b0__1_i_801/O
                         net (fo=2, routed)           0.519    13.624    g0_b0__1_i_801_n_0
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    13.748 r  g0_b0__1_i_805/O
                         net (fo=1, routed)           0.000    13.748    VGA/g0_b0__1_i_792_0[3]
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.124 r  VGA/g0_b0__1_i_715/CO[3]
                         net (fo=1, routed)           0.000    14.124    VGA/g0_b0__1_i_715_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  VGA/g0_b0__1_i_595/O[1]
                         net (fo=6, routed)           0.838    15.285    VGA_n_855
    SLICE_X63Y86         LUT3 (Prop_lut3_I0_O)        0.306    15.591 r  g0_b0__1_i_590/O
                         net (fo=2, routed)           0.597    16.188    g0_b0__1_i_590_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124    16.312 r  g0_b0__1_i_594/O
                         net (fo=1, routed)           0.000    16.312    g0_b0__1_i_594_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.918 r  g0_b0__1_i_461/O[3]
                         net (fo=2, routed)           0.315    17.233    VGA/g0_b0__1_i_452_0[3]
    SLICE_X65Y86         LUT2 (Prop_lut2_I1_O)        0.306    17.539 r  VGA/g0_b0__1_i_580/O
                         net (fo=2, routed)           0.596    18.135    VGA/g0_b0__1_i_580_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I2_O)        0.124    18.259 r  VGA/g0_b0__1_i_584/O
                         net (fo=1, routed)           0.000    18.259    VGA/g0_b0__1_i_584_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.809 r  VGA/g0_b0__1_i_452/CO[3]
                         net (fo=1, routed)           0.000    18.809    VGA/g0_b0__1_i_452_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.923 r  VGA/g0_b0__1_i_312/CO[3]
                         net (fo=1, routed)           0.000    18.923    VGA/g0_b0__1_i_312_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.037 r  VGA/g0_b0__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    19.037    VGA/g0_b0__1_i_214_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  VGA/g0_b0__1_i_98/CO[0]
                         net (fo=7, routed)           0.370    19.678    VGA/g0_b0__1_i_98_n_3
    SLICE_X60Y91         LUT5 (Prop_lut5_I1_O)        0.373    20.051 r  VGA/g0_b0__1_i_51/O
                         net (fo=5, routed)           0.797    20.848    VGA/g0_b0__1_i_51_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124    20.972 r  VGA/g0_b0__1_i_13_comp/O
                         net (fo=2, routed)           0.680    21.651    VGA/s[1]__0[0]
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  VGA/g0_b0__1_i_16/O
                         net (fo=1, routed)           0.000    21.775    VGA/g0_b0__1_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.353 r  VGA/g0_b0__1_i_4/O[2]
                         net (fo=231, routed)         1.603    23.956    VGA/g0_b0__1_i_4_n_5
    SLICE_X49Y98         LUT6 (Prop_lut6_I5_O)        0.301    24.257 r  VGA/g11_b5__1/O
                         net (fo=1, routed)           0.622    24.879    VGA/g11_b5__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  VGA/vga_blue_reg[3]_i_279/O
                         net (fo=1, routed)           0.667    25.670    VGA/vga_blue_reg[3]_i_279_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.124    25.794 r  VGA/vga_blue_reg[3]_i_135/O
                         net (fo=1, routed)           0.000    25.794    VGA/vga_blue_reg[3]_i_135_n_0
    SLICE_X48Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    26.006 r  VGA/vga_blue_reg_reg[3]_i_47/O
                         net (fo=1, routed)           0.626    26.632    VGA/vga_blue_reg_reg[3]_i_47_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.299    26.931 r  VGA/vga_blue_reg[3]_i_13/O
                         net (fo=1, routed)           0.402    27.333    VGA/vga_blue_reg[3]_i_13_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124    27.457 r  VGA/vga_blue_reg[3]_i_3/O
                         net (fo=5, routed)           0.907    28.364    VGA/draw_string69_out
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    28.488 r  VGA/vga_green_reg[3]_i_65/O
                         net (fo=2, routed)           0.659    29.148    VGA/vga_green_reg[3]_i_65_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I1_O)        0.124    29.272 r  VGA/vga_green_reg[3]_i_1_comp_2/O
                         net (fo=1, routed)           0.000    29.272    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.438    10.697    VGA/pxl_clk
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.078    10.775    
                         clock uncertainty           -0.073    10.702    
    SLICE_X47Y96         FDRE (Setup_fdre_C_D)        0.031    10.733    VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.733    
                         arrival time                         -29.272    
  -------------------------------------------------------------------
                         slack                                -18.539    

Slack (VIOLATED) :        -18.517ns  (required time - arrival time)
  Source:                 VGA/X_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.635ns  (logic 11.135ns (40.294%)  route 16.500ns (59.706%))
  Logic Levels:           37  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 10.698 - 9.259 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.546     1.546    VGA/pxl_clk
    SLICE_X52Y79         FDRE                                         r  VGA/X_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  VGA/X_reg[5]_rep__0/Q
                         net (fo=99, routed)          1.135     3.199    VGA/X_reg[7]_rep__0_0[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.323 r  VGA/vga_blue_reg[3]_i_113/O
                         net (fo=63, routed)          0.842     4.166    VGA/vga_blue_reg[3]_i_113_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.124     4.290 f  VGA/g0_b0__1_i_100/O
                         net (fo=74, routed)          0.476     4.766    VGA/g0_b0__1_i_688_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I2_O)        0.124     4.890 r  VGA/g0_b0__1_i_669/O
                         net (fo=7, routed)           0.719     5.609    VGA/g0_b0__1_i_669_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.994 r  VGA/g0_b0__1_i_777/CO[3]
                         net (fo=1, routed)           0.000     5.994    VGA/g0_b0__1_i_777_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  VGA/g0_b0__1_i_694/CO[3]
                         net (fo=1, routed)           0.000     6.108    VGA/g0_b0__1_i_694_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.265 r  VGA/g0_b0__1_i_575/CO[1]
                         net (fo=22, routed)          0.702     6.966    VGA/X_reg[9]_rep__1_3[0]
    SLICE_X56Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     7.779 r  VGA/g0_b0__1_i_573/CO[2]
                         net (fo=9, routed)           0.523     8.302    VGA/X_reg[6]_5[0]
    SLICE_X56Y79         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.096 r  VGA/g0_b0__1_i_871/CO[2]
                         net (fo=6, routed)           0.648     9.744    VGA/X_reg[6]_6[0]
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    10.522 r  VGA/g0_b0__1_i_816/CO[2]
                         net (fo=21, routed)          0.880    11.402    VGA_n_747
    SLICE_X59Y81         LUT5 (Prop_lut5_I3_O)        0.313    11.715 r  g0_b0__1_i_891_comp/O
                         net (fo=1, routed)           0.000    11.715    VGA/g0_b0__1_i_854_0[2]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.116 r  VGA/g0_b0__1_i_862/CO[3]
                         net (fo=1, routed)           0.000    12.116    VGA/g0_b0__1_i_862_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.338 r  VGA/g0_b0__1_i_809/O[0]
                         net (fo=2, routed)           0.468    12.806    VGA_n_827
    SLICE_X62Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.105 r  g0_b0__1_i_801/O
                         net (fo=2, routed)           0.519    13.624    g0_b0__1_i_801_n_0
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    13.748 r  g0_b0__1_i_805/O
                         net (fo=1, routed)           0.000    13.748    VGA/g0_b0__1_i_792_0[3]
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.124 r  VGA/g0_b0__1_i_715/CO[3]
                         net (fo=1, routed)           0.000    14.124    VGA/g0_b0__1_i_715_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  VGA/g0_b0__1_i_595/O[1]
                         net (fo=6, routed)           0.838    15.285    VGA_n_855
    SLICE_X63Y86         LUT3 (Prop_lut3_I0_O)        0.306    15.591 r  g0_b0__1_i_590/O
                         net (fo=2, routed)           0.597    16.188    g0_b0__1_i_590_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124    16.312 r  g0_b0__1_i_594/O
                         net (fo=1, routed)           0.000    16.312    g0_b0__1_i_594_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.918 r  g0_b0__1_i_461/O[3]
                         net (fo=2, routed)           0.315    17.233    VGA/g0_b0__1_i_452_0[3]
    SLICE_X65Y86         LUT2 (Prop_lut2_I1_O)        0.306    17.539 r  VGA/g0_b0__1_i_580/O
                         net (fo=2, routed)           0.596    18.135    VGA/g0_b0__1_i_580_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I2_O)        0.124    18.259 r  VGA/g0_b0__1_i_584/O
                         net (fo=1, routed)           0.000    18.259    VGA/g0_b0__1_i_584_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.809 r  VGA/g0_b0__1_i_452/CO[3]
                         net (fo=1, routed)           0.000    18.809    VGA/g0_b0__1_i_452_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.923 r  VGA/g0_b0__1_i_312/CO[3]
                         net (fo=1, routed)           0.000    18.923    VGA/g0_b0__1_i_312_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.037 r  VGA/g0_b0__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    19.037    VGA/g0_b0__1_i_214_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  VGA/g0_b0__1_i_98/CO[0]
                         net (fo=7, routed)           0.370    19.678    VGA/g0_b0__1_i_98_n_3
    SLICE_X60Y91         LUT5 (Prop_lut5_I1_O)        0.373    20.051 r  VGA/g0_b0__1_i_51/O
                         net (fo=5, routed)           0.797    20.848    VGA/g0_b0__1_i_51_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124    20.972 r  VGA/g0_b0__1_i_13_comp/O
                         net (fo=2, routed)           0.680    21.651    VGA/s[1]__0[0]
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  VGA/g0_b0__1_i_16/O
                         net (fo=1, routed)           0.000    21.775    VGA/g0_b0__1_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.353 r  VGA/g0_b0__1_i_4/O[2]
                         net (fo=231, routed)         1.603    23.956    VGA/g0_b0__1_i_4_n_5
    SLICE_X49Y98         LUT6 (Prop_lut6_I5_O)        0.301    24.257 r  VGA/g11_b5__1/O
                         net (fo=1, routed)           0.622    24.879    VGA/g11_b5__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  VGA/vga_blue_reg[3]_i_279/O
                         net (fo=1, routed)           0.667    25.670    VGA/vga_blue_reg[3]_i_279_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.124    25.794 r  VGA/vga_blue_reg[3]_i_135/O
                         net (fo=1, routed)           0.000    25.794    VGA/vga_blue_reg[3]_i_135_n_0
    SLICE_X48Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    26.006 r  VGA/vga_blue_reg_reg[3]_i_47/O
                         net (fo=1, routed)           0.626    26.632    VGA/vga_blue_reg_reg[3]_i_47_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.299    26.931 r  VGA/vga_blue_reg[3]_i_13/O
                         net (fo=1, routed)           0.402    27.333    VGA/vga_blue_reg[3]_i_13_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124    27.457 r  VGA/vga_blue_reg[3]_i_3/O
                         net (fo=5, routed)           0.687    28.145    VGA/draw_string69_out
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    28.269 f  VGA/vga_green_reg[2]_i_2/O
                         net (fo=2, routed)           0.595    28.864    VGA/vga_green_reg[2]_i_2_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I2_O)        0.124    28.988 r  VGA/vga_green_reg[2]_i_1_comp_1/O
                         net (fo=2, routed)           0.193    29.181    VGA/vga_green_reg[2]_i_1_n_0
    SLICE_X44Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.439    10.698    VGA/pxl_clk
    SLICE_X44Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]/C
                         clock pessimism              0.078    10.776    
                         clock uncertainty           -0.073    10.703    
    SLICE_X44Y97         FDRE (Setup_fdre_C_D)       -0.040    10.663    VGA/vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                         -29.181    
  -------------------------------------------------------------------
                         slack                                -18.517    

Slack (VIOLATED) :        -18.450ns  (required time - arrival time)
  Source:                 VGA/X_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.644ns  (logic 11.118ns (40.219%)  route 16.526ns (59.781%))
  Logic Levels:           34  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 10.697 - 9.259 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.538     1.538    VGA/pxl_clk
    SLICE_X49Y75         FDRE                                         r  VGA/X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.994 f  VGA/X_reg[6]/Q
                         net (fo=323, routed)         0.960     2.954    VGA/X_reg[6]_0[2]
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  VGA/g0_b0__0_i_38/O
                         net (fo=15, routed)          0.196     3.274    VGA/g0_b0__0_i_38_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.398 r  VGA/g0_b0__0_i_23/O
                         net (fo=91, routed)          1.482     4.880    VGA/g0_b0__0_i_100_n_0
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.150     5.030 r  VGA/g0_b0__0_i_104/O
                         net (fo=8, routed)           0.776     5.806    VGA/g0_b0__0_i_104_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.332     6.138 r  VGA/g0_b0__0_i_177/O
                         net (fo=1, routed)           0.000     6.138    VGA/g0_b0__0_i_177_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.670 r  VGA/g0_b0__0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.670    VGA/g0_b0__0_i_110_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.827 r  VGA/g0_b0__0_i_56/CO[1]
                         net (fo=31, routed)          0.688     7.515    VGA/g0_b0__0_i_112_0[0]
    SLICE_X43Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.312 r  VGA/g0_b0__0_i_53/CO[2]
                         net (fo=5, routed)           0.537     8.849    VGA/X_reg[7]_0[0]
    SLICE_X44Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     9.630 r  VGA/g0_b0__0_i_51/CO[2]
                         net (fo=9, routed)           0.581    10.211    VGA/X_reg[7]_2[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    10.998 r  VGA/g0_b0__0_i_142/O[1]
                         net (fo=6, routed)           0.768    11.766    VGA/X_reg[7]_5[0]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.296    12.062 r  VGA/g0_b0__0_i_355/O
                         net (fo=2, routed)           0.970    13.032    VGA/g0_b0__0_i_355_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.348    13.380 r  VGA/g0_b0__0_i_359/O
                         net (fo=1, routed)           0.000    13.380    VGA/g0_b0__0_i_359_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.760 r  VGA/g0_b0__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    13.760    VGA/g0_b0__0_i_316_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.083 r  VGA/g0_b0__0_i_260/O[1]
                         net (fo=6, routed)           0.991    15.074    VGA_n_383
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.331    15.405 r  g0_b0__0_i_255/O
                         net (fo=2, routed)           0.645    16.050    g0_b0__0_i_255_n_0
    SLICE_X43Y86         LUT4 (Prop_lut4_I3_O)        0.332    16.382 r  g0_b0__0_i_259/O
                         net (fo=1, routed)           0.000    16.382    g0_b0__0_i_259_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.914 r  g0_b0__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.914    g0_b0__0_i_187_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  g0_b0__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    17.028    g0_b0__0_i_122_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.267 r  g0_b0__0_i_70/O[2]
                         net (fo=2, routed)           0.971    18.238    VGA/g0_b0__0_i_61_0[2]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.331    18.569 r  VGA/g0_b0__0_i_114/O
                         net (fo=2, routed)           0.648    19.218    VGA/g0_b0__0_i_114_n_0
    SLICE_X44Y85         LUT3 (Prop_lut3_I2_O)        0.327    19.545 r  VGA/g0_b0__0_i_118/O
                         net (fo=1, routed)           0.000    19.545    VGA/g0_b0__0_i_118_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.946 r  VGA/g0_b0__0_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.946    VGA/g0_b0__0_i_61_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  VGA/g0_b0__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.060    VGA/g0_b0__0_i_33_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.331 r  VGA/g0_b0__0_i_21/CO[0]
                         net (fo=5, routed)           0.649    20.980    VGA/g0_b0__0_i_21_n_3
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.373    21.353 r  VGA/g0_b0__0_i_14/O
                         net (fo=8, routed)           0.494    21.847    VGA/g0_b0__0_i_14_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124    21.971 r  VGA/g0_b0__0_i_8/O
                         net (fo=3, routed)           0.664    22.636    VGA/g0_b0__0_i_8_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.760 r  VGA/g0_b0__0_i_11/O
                         net (fo=1, routed)           0.000    22.760    VGA/g0_b0__0_i_11_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.340 r  VGA/g0_b0__0_i_5/O[2]
                         net (fo=231, routed)         0.715    24.054    VGA/g0_b0__0_i_5_n_5
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.302    24.356 r  VGA/g11_b1__0/O
                         net (fo=1, routed)           1.198    25.555    VGA/g11_b1__0_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.679 r  VGA/vga_red_reg[3]_i_87/O
                         net (fo=1, routed)           0.620    26.299    VGA/vga_red_reg[3]_i_87_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124    26.423 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    26.423    VGA/vga_red_reg[3]_i_31_n_0
    SLICE_X45Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    26.635 r  VGA/vga_red_reg_reg[3]_i_14/O
                         net (fo=3, routed)           0.746    27.381    VGA/vga_red_reg_reg[3]_i_14_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.299    27.680 r  VGA/vga_red_reg[3]_i_19_comp/O
                         net (fo=1, routed)           0.395    28.076    VGA/vga_red_reg[3]_i_19_n_0_repN
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.124    28.200 r  VGA/vga_red_reg[3]_i_11_comp_4/O
                         net (fo=3, routed)           0.829    29.029    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I3_O)        0.153    29.182 r  VGA/vga_red_reg[3]_i_2_comp/O
                         net (fo=2, routed)           0.000    29.182    VGA/vga_red_reg[3]_i_2_n_0
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.438    10.697    VGA/pxl_clk
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.078    10.775    
                         clock uncertainty           -0.073    10.702    
    SLICE_X41Y97         FDRE (Setup_fdre_C_D)        0.029    10.731    VGA/vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.731    
                         arrival time                         -29.182    
  -------------------------------------------------------------------
                         slack                                -18.450    

Slack (VIOLATED) :        -18.449ns  (required time - arrival time)
  Source:                 VGA/X_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.644ns  (logic 11.118ns (40.219%)  route 16.526ns (59.781%))
  Logic Levels:           34  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 10.697 - 9.259 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.538     1.538    VGA/pxl_clk
    SLICE_X49Y75         FDRE                                         r  VGA/X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.994 f  VGA/X_reg[6]/Q
                         net (fo=323, routed)         0.960     2.954    VGA/X_reg[6]_0[2]
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  VGA/g0_b0__0_i_38/O
                         net (fo=15, routed)          0.196     3.274    VGA/g0_b0__0_i_38_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.398 r  VGA/g0_b0__0_i_23/O
                         net (fo=91, routed)          1.482     4.880    VGA/g0_b0__0_i_100_n_0
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.150     5.030 r  VGA/g0_b0__0_i_104/O
                         net (fo=8, routed)           0.776     5.806    VGA/g0_b0__0_i_104_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.332     6.138 r  VGA/g0_b0__0_i_177/O
                         net (fo=1, routed)           0.000     6.138    VGA/g0_b0__0_i_177_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.670 r  VGA/g0_b0__0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.670    VGA/g0_b0__0_i_110_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.827 r  VGA/g0_b0__0_i_56/CO[1]
                         net (fo=31, routed)          0.688     7.515    VGA/g0_b0__0_i_112_0[0]
    SLICE_X43Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.312 r  VGA/g0_b0__0_i_53/CO[2]
                         net (fo=5, routed)           0.537     8.849    VGA/X_reg[7]_0[0]
    SLICE_X44Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     9.630 r  VGA/g0_b0__0_i_51/CO[2]
                         net (fo=9, routed)           0.581    10.211    VGA/X_reg[7]_2[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    10.998 r  VGA/g0_b0__0_i_142/O[1]
                         net (fo=6, routed)           0.768    11.766    VGA/X_reg[7]_5[0]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.296    12.062 r  VGA/g0_b0__0_i_355/O
                         net (fo=2, routed)           0.970    13.032    VGA/g0_b0__0_i_355_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.348    13.380 r  VGA/g0_b0__0_i_359/O
                         net (fo=1, routed)           0.000    13.380    VGA/g0_b0__0_i_359_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.760 r  VGA/g0_b0__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    13.760    VGA/g0_b0__0_i_316_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.083 r  VGA/g0_b0__0_i_260/O[1]
                         net (fo=6, routed)           0.991    15.074    VGA_n_383
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.331    15.405 r  g0_b0__0_i_255/O
                         net (fo=2, routed)           0.645    16.050    g0_b0__0_i_255_n_0
    SLICE_X43Y86         LUT4 (Prop_lut4_I3_O)        0.332    16.382 r  g0_b0__0_i_259/O
                         net (fo=1, routed)           0.000    16.382    g0_b0__0_i_259_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.914 r  g0_b0__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.914    g0_b0__0_i_187_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  g0_b0__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    17.028    g0_b0__0_i_122_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.267 r  g0_b0__0_i_70/O[2]
                         net (fo=2, routed)           0.971    18.238    VGA/g0_b0__0_i_61_0[2]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.331    18.569 r  VGA/g0_b0__0_i_114/O
                         net (fo=2, routed)           0.648    19.218    VGA/g0_b0__0_i_114_n_0
    SLICE_X44Y85         LUT3 (Prop_lut3_I2_O)        0.327    19.545 r  VGA/g0_b0__0_i_118/O
                         net (fo=1, routed)           0.000    19.545    VGA/g0_b0__0_i_118_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.946 r  VGA/g0_b0__0_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.946    VGA/g0_b0__0_i_61_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  VGA/g0_b0__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.060    VGA/g0_b0__0_i_33_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.331 r  VGA/g0_b0__0_i_21/CO[0]
                         net (fo=5, routed)           0.649    20.980    VGA/g0_b0__0_i_21_n_3
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.373    21.353 r  VGA/g0_b0__0_i_14/O
                         net (fo=8, routed)           0.494    21.847    VGA/g0_b0__0_i_14_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124    21.971 r  VGA/g0_b0__0_i_8/O
                         net (fo=3, routed)           0.664    22.636    VGA/g0_b0__0_i_8_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.760 r  VGA/g0_b0__0_i_11/O
                         net (fo=1, routed)           0.000    22.760    VGA/g0_b0__0_i_11_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.340 r  VGA/g0_b0__0_i_5/O[2]
                         net (fo=231, routed)         0.715    24.054    VGA/g0_b0__0_i_5_n_5
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.302    24.356 r  VGA/g11_b1__0/O
                         net (fo=1, routed)           1.198    25.555    VGA/g11_b1__0_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.679 r  VGA/vga_red_reg[3]_i_87/O
                         net (fo=1, routed)           0.620    26.299    VGA/vga_red_reg[3]_i_87_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124    26.423 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    26.423    VGA/vga_red_reg[3]_i_31_n_0
    SLICE_X45Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    26.635 r  VGA/vga_red_reg_reg[3]_i_14/O
                         net (fo=3, routed)           0.746    27.381    VGA/vga_red_reg_reg[3]_i_14_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.299    27.680 r  VGA/vga_red_reg[3]_i_19_comp/O
                         net (fo=1, routed)           0.395    28.076    VGA/vga_red_reg[3]_i_19_n_0_repN
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.124    28.200 r  VGA/vga_red_reg[3]_i_11_comp_4/O
                         net (fo=3, routed)           0.829    29.029    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I3_O)        0.153    29.182 r  VGA/vga_red_reg[3]_i_2_comp/O
                         net (fo=2, routed)           0.000    29.182    VGA/vga_red_reg[3]_i_2_n_0
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.438    10.697    VGA/pxl_clk
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]/C
                         clock pessimism              0.078    10.775    
                         clock uncertainty           -0.073    10.702    
    SLICE_X41Y97         FDRE (Setup_fdre_C_D)        0.030    10.732    VGA/vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -29.182    
  -------------------------------------------------------------------
                         slack                                -18.449    

Slack (VIOLATED) :        -18.335ns  (required time - arrival time)
  Source:                 VGA/X_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.560ns  (logic 11.084ns (40.217%)  route 16.476ns (59.783%))
  Logic Levels:           34  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 10.698 - 9.259 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.538     1.538    VGA/pxl_clk
    SLICE_X49Y75         FDRE                                         r  VGA/X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.994 f  VGA/X_reg[6]/Q
                         net (fo=323, routed)         0.960     2.954    VGA/X_reg[6]_0[2]
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  VGA/g0_b0__0_i_38/O
                         net (fo=15, routed)          0.196     3.274    VGA/g0_b0__0_i_38_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.398 r  VGA/g0_b0__0_i_23/O
                         net (fo=91, routed)          1.482     4.880    VGA/g0_b0__0_i_100_n_0
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.150     5.030 r  VGA/g0_b0__0_i_104/O
                         net (fo=8, routed)           0.776     5.806    VGA/g0_b0__0_i_104_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.332     6.138 r  VGA/g0_b0__0_i_177/O
                         net (fo=1, routed)           0.000     6.138    VGA/g0_b0__0_i_177_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.670 r  VGA/g0_b0__0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.670    VGA/g0_b0__0_i_110_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.827 r  VGA/g0_b0__0_i_56/CO[1]
                         net (fo=31, routed)          0.688     7.515    VGA/g0_b0__0_i_112_0[0]
    SLICE_X43Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.312 r  VGA/g0_b0__0_i_53/CO[2]
                         net (fo=5, routed)           0.537     8.849    VGA/X_reg[7]_0[0]
    SLICE_X44Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     9.630 r  VGA/g0_b0__0_i_51/CO[2]
                         net (fo=9, routed)           0.581    10.211    VGA/X_reg[7]_2[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    10.998 r  VGA/g0_b0__0_i_142/O[1]
                         net (fo=6, routed)           0.768    11.766    VGA/X_reg[7]_5[0]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.296    12.062 r  VGA/g0_b0__0_i_355/O
                         net (fo=2, routed)           0.970    13.032    VGA/g0_b0__0_i_355_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.348    13.380 r  VGA/g0_b0__0_i_359/O
                         net (fo=1, routed)           0.000    13.380    VGA/g0_b0__0_i_359_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.760 r  VGA/g0_b0__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    13.760    VGA/g0_b0__0_i_316_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.083 r  VGA/g0_b0__0_i_260/O[1]
                         net (fo=6, routed)           0.991    15.074    VGA_n_383
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.331    15.405 r  g0_b0__0_i_255/O
                         net (fo=2, routed)           0.645    16.050    g0_b0__0_i_255_n_0
    SLICE_X43Y86         LUT4 (Prop_lut4_I3_O)        0.332    16.382 r  g0_b0__0_i_259/O
                         net (fo=1, routed)           0.000    16.382    g0_b0__0_i_259_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.914 r  g0_b0__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.914    g0_b0__0_i_187_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  g0_b0__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    17.028    g0_b0__0_i_122_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.267 r  g0_b0__0_i_70/O[2]
                         net (fo=2, routed)           0.971    18.238    VGA/g0_b0__0_i_61_0[2]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.331    18.569 r  VGA/g0_b0__0_i_114/O
                         net (fo=2, routed)           0.648    19.218    VGA/g0_b0__0_i_114_n_0
    SLICE_X44Y85         LUT3 (Prop_lut3_I2_O)        0.327    19.545 r  VGA/g0_b0__0_i_118/O
                         net (fo=1, routed)           0.000    19.545    VGA/g0_b0__0_i_118_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.946 r  VGA/g0_b0__0_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.946    VGA/g0_b0__0_i_61_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  VGA/g0_b0__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.060    VGA/g0_b0__0_i_33_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.331 r  VGA/g0_b0__0_i_21/CO[0]
                         net (fo=5, routed)           0.649    20.980    VGA/g0_b0__0_i_21_n_3
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.373    21.353 r  VGA/g0_b0__0_i_14/O
                         net (fo=8, routed)           0.494    21.847    VGA/g0_b0__0_i_14_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124    21.971 r  VGA/g0_b0__0_i_8/O
                         net (fo=3, routed)           0.664    22.636    VGA/g0_b0__0_i_8_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.760 r  VGA/g0_b0__0_i_11/O
                         net (fo=1, routed)           0.000    22.760    VGA/g0_b0__0_i_11_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.340 r  VGA/g0_b0__0_i_5/O[2]
                         net (fo=231, routed)         0.715    24.054    VGA/g0_b0__0_i_5_n_5
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.302    24.356 r  VGA/g11_b1__0/O
                         net (fo=1, routed)           1.198    25.555    VGA/g11_b1__0_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.679 r  VGA/vga_red_reg[3]_i_87/O
                         net (fo=1, routed)           0.620    26.299    VGA/vga_red_reg[3]_i_87_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124    26.423 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    26.423    VGA/vga_red_reg[3]_i_31_n_0
    SLICE_X45Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    26.635 r  VGA/vga_red_reg_reg[3]_i_14/O
                         net (fo=3, routed)           0.746    27.381    VGA/vga_red_reg_reg[3]_i_14_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.299    27.680 r  VGA/vga_red_reg[3]_i_19_comp/O
                         net (fo=1, routed)           0.395    28.076    VGA/vga_red_reg[3]_i_19_n_0_repN
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.124    28.200 r  VGA/vga_red_reg[3]_i_11_comp_4/O
                         net (fo=3, routed)           0.780    28.979    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.119    29.098 r  VGA/vga_red_reg[2]_i_1_comp/O
                         net (fo=2, routed)           0.000    29.098    VGA/vga_red_reg[2]_i_1_n_0
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.439    10.698    VGA/pxl_clk
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.078    10.776    
                         clock uncertainty           -0.073    10.703    
    SLICE_X46Y97         FDRE (Setup_fdre_C_D)        0.060    10.763    VGA/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                         -29.098    
  -------------------------------------------------------------------
                         slack                                -18.335    

Slack (VIOLATED) :        -18.322ns  (required time - arrival time)
  Source:                 VGA/X_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.560ns  (logic 11.084ns (40.217%)  route 16.476ns (59.783%))
  Logic Levels:           34  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 10.698 - 9.259 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.538     1.538    VGA/pxl_clk
    SLICE_X49Y75         FDRE                                         r  VGA/X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.994 f  VGA/X_reg[6]/Q
                         net (fo=323, routed)         0.960     2.954    VGA/X_reg[6]_0[2]
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  VGA/g0_b0__0_i_38/O
                         net (fo=15, routed)          0.196     3.274    VGA/g0_b0__0_i_38_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.398 r  VGA/g0_b0__0_i_23/O
                         net (fo=91, routed)          1.482     4.880    VGA/g0_b0__0_i_100_n_0
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.150     5.030 r  VGA/g0_b0__0_i_104/O
                         net (fo=8, routed)           0.776     5.806    VGA/g0_b0__0_i_104_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.332     6.138 r  VGA/g0_b0__0_i_177/O
                         net (fo=1, routed)           0.000     6.138    VGA/g0_b0__0_i_177_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.670 r  VGA/g0_b0__0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.670    VGA/g0_b0__0_i_110_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.827 r  VGA/g0_b0__0_i_56/CO[1]
                         net (fo=31, routed)          0.688     7.515    VGA/g0_b0__0_i_112_0[0]
    SLICE_X43Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.312 r  VGA/g0_b0__0_i_53/CO[2]
                         net (fo=5, routed)           0.537     8.849    VGA/X_reg[7]_0[0]
    SLICE_X44Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     9.630 r  VGA/g0_b0__0_i_51/CO[2]
                         net (fo=9, routed)           0.581    10.211    VGA/X_reg[7]_2[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    10.998 r  VGA/g0_b0__0_i_142/O[1]
                         net (fo=6, routed)           0.768    11.766    VGA/X_reg[7]_5[0]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.296    12.062 r  VGA/g0_b0__0_i_355/O
                         net (fo=2, routed)           0.970    13.032    VGA/g0_b0__0_i_355_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.348    13.380 r  VGA/g0_b0__0_i_359/O
                         net (fo=1, routed)           0.000    13.380    VGA/g0_b0__0_i_359_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.760 r  VGA/g0_b0__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    13.760    VGA/g0_b0__0_i_316_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.083 r  VGA/g0_b0__0_i_260/O[1]
                         net (fo=6, routed)           0.991    15.074    VGA_n_383
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.331    15.405 r  g0_b0__0_i_255/O
                         net (fo=2, routed)           0.645    16.050    g0_b0__0_i_255_n_0
    SLICE_X43Y86         LUT4 (Prop_lut4_I3_O)        0.332    16.382 r  g0_b0__0_i_259/O
                         net (fo=1, routed)           0.000    16.382    g0_b0__0_i_259_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.914 r  g0_b0__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.914    g0_b0__0_i_187_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  g0_b0__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    17.028    g0_b0__0_i_122_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.267 r  g0_b0__0_i_70/O[2]
                         net (fo=2, routed)           0.971    18.238    VGA/g0_b0__0_i_61_0[2]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.331    18.569 r  VGA/g0_b0__0_i_114/O
                         net (fo=2, routed)           0.648    19.218    VGA/g0_b0__0_i_114_n_0
    SLICE_X44Y85         LUT3 (Prop_lut3_I2_O)        0.327    19.545 r  VGA/g0_b0__0_i_118/O
                         net (fo=1, routed)           0.000    19.545    VGA/g0_b0__0_i_118_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.946 r  VGA/g0_b0__0_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.946    VGA/g0_b0__0_i_61_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  VGA/g0_b0__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.060    VGA/g0_b0__0_i_33_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.331 r  VGA/g0_b0__0_i_21/CO[0]
                         net (fo=5, routed)           0.649    20.980    VGA/g0_b0__0_i_21_n_3
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.373    21.353 r  VGA/g0_b0__0_i_14/O
                         net (fo=8, routed)           0.494    21.847    VGA/g0_b0__0_i_14_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124    21.971 r  VGA/g0_b0__0_i_8/O
                         net (fo=3, routed)           0.664    22.636    VGA/g0_b0__0_i_8_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.760 r  VGA/g0_b0__0_i_11/O
                         net (fo=1, routed)           0.000    22.760    VGA/g0_b0__0_i_11_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.340 r  VGA/g0_b0__0_i_5/O[2]
                         net (fo=231, routed)         0.715    24.054    VGA/g0_b0__0_i_5_n_5
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.302    24.356 r  VGA/g11_b1__0/O
                         net (fo=1, routed)           1.198    25.555    VGA/g11_b1__0_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.679 r  VGA/vga_red_reg[3]_i_87/O
                         net (fo=1, routed)           0.620    26.299    VGA/vga_red_reg[3]_i_87_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124    26.423 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    26.423    VGA/vga_red_reg[3]_i_31_n_0
    SLICE_X45Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    26.635 r  VGA/vga_red_reg_reg[3]_i_14/O
                         net (fo=3, routed)           0.746    27.381    VGA/vga_red_reg_reg[3]_i_14_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.299    27.680 r  VGA/vga_red_reg[3]_i_19_comp/O
                         net (fo=1, routed)           0.395    28.076    VGA/vga_red_reg[3]_i_19_n_0_repN
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.124    28.200 r  VGA/vga_red_reg[3]_i_11_comp_4/O
                         net (fo=3, routed)           0.780    28.979    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.119    29.098 r  VGA/vga_red_reg[2]_i_1_comp/O
                         net (fo=2, routed)           0.000    29.098    VGA/vga_red_reg[2]_i_1_n_0
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.439    10.698    VGA/pxl_clk
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]/C
                         clock pessimism              0.078    10.776    
                         clock uncertainty           -0.073    10.703    
    SLICE_X46Y97         FDRE (Setup_fdre_C_D)        0.073    10.776    VGA/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                         -29.098    
  -------------------------------------------------------------------
                         slack                                -18.322    

Slack (VIOLATED) :        -18.253ns  (required time - arrival time)
  Source:                 VGA/X_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.442ns  (logic 11.135ns (40.577%)  route 16.307ns (59.423%))
  Logic Levels:           37  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 10.698 - 9.259 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.546     1.546    VGA/pxl_clk
    SLICE_X52Y79         FDRE                                         r  VGA/X_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  VGA/X_reg[5]_rep__0/Q
                         net (fo=99, routed)          1.135     3.199    VGA/X_reg[7]_rep__0_0[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.323 r  VGA/vga_blue_reg[3]_i_113/O
                         net (fo=63, routed)          0.842     4.166    VGA/vga_blue_reg[3]_i_113_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.124     4.290 f  VGA/g0_b0__1_i_100/O
                         net (fo=74, routed)          0.476     4.766    VGA/g0_b0__1_i_688_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I2_O)        0.124     4.890 r  VGA/g0_b0__1_i_669/O
                         net (fo=7, routed)           0.719     5.609    VGA/g0_b0__1_i_669_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.994 r  VGA/g0_b0__1_i_777/CO[3]
                         net (fo=1, routed)           0.000     5.994    VGA/g0_b0__1_i_777_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  VGA/g0_b0__1_i_694/CO[3]
                         net (fo=1, routed)           0.000     6.108    VGA/g0_b0__1_i_694_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.265 r  VGA/g0_b0__1_i_575/CO[1]
                         net (fo=22, routed)          0.702     6.966    VGA/X_reg[9]_rep__1_3[0]
    SLICE_X56Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     7.779 r  VGA/g0_b0__1_i_573/CO[2]
                         net (fo=9, routed)           0.523     8.302    VGA/X_reg[6]_5[0]
    SLICE_X56Y79         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.096 r  VGA/g0_b0__1_i_871/CO[2]
                         net (fo=6, routed)           0.648     9.744    VGA/X_reg[6]_6[0]
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    10.522 r  VGA/g0_b0__1_i_816/CO[2]
                         net (fo=21, routed)          0.880    11.402    VGA_n_747
    SLICE_X59Y81         LUT5 (Prop_lut5_I3_O)        0.313    11.715 r  g0_b0__1_i_891_comp/O
                         net (fo=1, routed)           0.000    11.715    VGA/g0_b0__1_i_854_0[2]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.116 r  VGA/g0_b0__1_i_862/CO[3]
                         net (fo=1, routed)           0.000    12.116    VGA/g0_b0__1_i_862_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.338 r  VGA/g0_b0__1_i_809/O[0]
                         net (fo=2, routed)           0.468    12.806    VGA_n_827
    SLICE_X62Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.105 r  g0_b0__1_i_801/O
                         net (fo=2, routed)           0.519    13.624    g0_b0__1_i_801_n_0
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    13.748 r  g0_b0__1_i_805/O
                         net (fo=1, routed)           0.000    13.748    VGA/g0_b0__1_i_792_0[3]
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.124 r  VGA/g0_b0__1_i_715/CO[3]
                         net (fo=1, routed)           0.000    14.124    VGA/g0_b0__1_i_715_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  VGA/g0_b0__1_i_595/O[1]
                         net (fo=6, routed)           0.838    15.285    VGA_n_855
    SLICE_X63Y86         LUT3 (Prop_lut3_I0_O)        0.306    15.591 r  g0_b0__1_i_590/O
                         net (fo=2, routed)           0.597    16.188    g0_b0__1_i_590_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124    16.312 r  g0_b0__1_i_594/O
                         net (fo=1, routed)           0.000    16.312    g0_b0__1_i_594_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.918 r  g0_b0__1_i_461/O[3]
                         net (fo=2, routed)           0.315    17.233    VGA/g0_b0__1_i_452_0[3]
    SLICE_X65Y86         LUT2 (Prop_lut2_I1_O)        0.306    17.539 r  VGA/g0_b0__1_i_580/O
                         net (fo=2, routed)           0.596    18.135    VGA/g0_b0__1_i_580_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I2_O)        0.124    18.259 r  VGA/g0_b0__1_i_584/O
                         net (fo=1, routed)           0.000    18.259    VGA/g0_b0__1_i_584_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.809 r  VGA/g0_b0__1_i_452/CO[3]
                         net (fo=1, routed)           0.000    18.809    VGA/g0_b0__1_i_452_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.923 r  VGA/g0_b0__1_i_312/CO[3]
                         net (fo=1, routed)           0.000    18.923    VGA/g0_b0__1_i_312_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.037 r  VGA/g0_b0__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    19.037    VGA/g0_b0__1_i_214_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  VGA/g0_b0__1_i_98/CO[0]
                         net (fo=7, routed)           0.370    19.678    VGA/g0_b0__1_i_98_n_3
    SLICE_X60Y91         LUT5 (Prop_lut5_I1_O)        0.373    20.051 r  VGA/g0_b0__1_i_51/O
                         net (fo=5, routed)           0.797    20.848    VGA/g0_b0__1_i_51_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124    20.972 r  VGA/g0_b0__1_i_13_comp/O
                         net (fo=2, routed)           0.680    21.651    VGA/s[1]__0[0]
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  VGA/g0_b0__1_i_16/O
                         net (fo=1, routed)           0.000    21.775    VGA/g0_b0__1_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.353 r  VGA/g0_b0__1_i_4/O[2]
                         net (fo=231, routed)         1.603    23.956    VGA/g0_b0__1_i_4_n_5
    SLICE_X49Y98         LUT6 (Prop_lut6_I5_O)        0.301    24.257 r  VGA/g11_b5__1/O
                         net (fo=1, routed)           0.622    24.879    VGA/g11_b5__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  VGA/vga_blue_reg[3]_i_279/O
                         net (fo=1, routed)           0.667    25.670    VGA/vga_blue_reg[3]_i_279_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.124    25.794 r  VGA/vga_blue_reg[3]_i_135/O
                         net (fo=1, routed)           0.000    25.794    VGA/vga_blue_reg[3]_i_135_n_0
    SLICE_X48Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    26.006 r  VGA/vga_blue_reg_reg[3]_i_47/O
                         net (fo=1, routed)           0.626    26.632    VGA/vga_blue_reg_reg[3]_i_47_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.299    26.931 r  VGA/vga_blue_reg[3]_i_13/O
                         net (fo=1, routed)           0.402    27.333    VGA/vga_blue_reg[3]_i_13_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124    27.457 r  VGA/vga_blue_reg[3]_i_3/O
                         net (fo=5, routed)           0.687    28.145    VGA/draw_string69_out
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    28.269 f  VGA/vga_green_reg[2]_i_2/O
                         net (fo=2, routed)           0.595    28.864    VGA/vga_green_reg[2]_i_2_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I2_O)        0.124    28.988 r  VGA/vga_green_reg[2]_i_1_comp_1/O
                         net (fo=2, routed)           0.000    28.988    VGA/vga_green_reg[2]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.439    10.698    VGA/pxl_clk
    SLICE_X45Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.078    10.776    
                         clock uncertainty           -0.073    10.703    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.032    10.735    VGA/vga_green_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                         -28.988    
  -------------------------------------------------------------------
                         slack                                -18.253    

Slack (VIOLATED) :        -17.898ns  (required time - arrival time)
  Source:                 VGA/X_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.977ns  (logic 11.011ns (40.816%)  route 15.966ns (59.184%))
  Logic Levels:           36  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 10.701 - 9.259 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.546     1.546    VGA/pxl_clk
    SLICE_X52Y79         FDRE                                         r  VGA/X_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  VGA/X_reg[5]_rep__0/Q
                         net (fo=99, routed)          1.135     3.199    VGA/X_reg[7]_rep__0_0[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.323 r  VGA/vga_blue_reg[3]_i_113/O
                         net (fo=63, routed)          0.842     4.166    VGA/vga_blue_reg[3]_i_113_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.124     4.290 f  VGA/g0_b0__1_i_100/O
                         net (fo=74, routed)          0.476     4.766    VGA/g0_b0__1_i_688_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I2_O)        0.124     4.890 r  VGA/g0_b0__1_i_669/O
                         net (fo=7, routed)           0.719     5.609    VGA/g0_b0__1_i_669_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.994 r  VGA/g0_b0__1_i_777/CO[3]
                         net (fo=1, routed)           0.000     5.994    VGA/g0_b0__1_i_777_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  VGA/g0_b0__1_i_694/CO[3]
                         net (fo=1, routed)           0.000     6.108    VGA/g0_b0__1_i_694_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.265 r  VGA/g0_b0__1_i_575/CO[1]
                         net (fo=22, routed)          0.702     6.966    VGA/X_reg[9]_rep__1_3[0]
    SLICE_X56Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     7.779 r  VGA/g0_b0__1_i_573/CO[2]
                         net (fo=9, routed)           0.523     8.302    VGA/X_reg[6]_5[0]
    SLICE_X56Y79         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.096 r  VGA/g0_b0__1_i_871/CO[2]
                         net (fo=6, routed)           0.648     9.744    VGA/X_reg[6]_6[0]
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    10.522 r  VGA/g0_b0__1_i_816/CO[2]
                         net (fo=21, routed)          0.880    11.402    VGA_n_747
    SLICE_X59Y81         LUT5 (Prop_lut5_I3_O)        0.313    11.715 r  g0_b0__1_i_891_comp/O
                         net (fo=1, routed)           0.000    11.715    VGA/g0_b0__1_i_854_0[2]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.116 r  VGA/g0_b0__1_i_862/CO[3]
                         net (fo=1, routed)           0.000    12.116    VGA/g0_b0__1_i_862_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.338 r  VGA/g0_b0__1_i_809/O[0]
                         net (fo=2, routed)           0.468    12.806    VGA_n_827
    SLICE_X62Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.105 r  g0_b0__1_i_801/O
                         net (fo=2, routed)           0.519    13.624    g0_b0__1_i_801_n_0
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    13.748 r  g0_b0__1_i_805/O
                         net (fo=1, routed)           0.000    13.748    VGA/g0_b0__1_i_792_0[3]
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.124 r  VGA/g0_b0__1_i_715/CO[3]
                         net (fo=1, routed)           0.000    14.124    VGA/g0_b0__1_i_715_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  VGA/g0_b0__1_i_595/O[1]
                         net (fo=6, routed)           0.838    15.285    VGA_n_855
    SLICE_X63Y86         LUT3 (Prop_lut3_I0_O)        0.306    15.591 r  g0_b0__1_i_590/O
                         net (fo=2, routed)           0.597    16.188    g0_b0__1_i_590_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124    16.312 r  g0_b0__1_i_594/O
                         net (fo=1, routed)           0.000    16.312    g0_b0__1_i_594_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.918 r  g0_b0__1_i_461/O[3]
                         net (fo=2, routed)           0.315    17.233    VGA/g0_b0__1_i_452_0[3]
    SLICE_X65Y86         LUT2 (Prop_lut2_I1_O)        0.306    17.539 r  VGA/g0_b0__1_i_580/O
                         net (fo=2, routed)           0.596    18.135    VGA/g0_b0__1_i_580_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I2_O)        0.124    18.259 r  VGA/g0_b0__1_i_584/O
                         net (fo=1, routed)           0.000    18.259    VGA/g0_b0__1_i_584_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.809 r  VGA/g0_b0__1_i_452/CO[3]
                         net (fo=1, routed)           0.000    18.809    VGA/g0_b0__1_i_452_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.923 r  VGA/g0_b0__1_i_312/CO[3]
                         net (fo=1, routed)           0.000    18.923    VGA/g0_b0__1_i_312_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.037 r  VGA/g0_b0__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    19.037    VGA/g0_b0__1_i_214_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  VGA/g0_b0__1_i_98/CO[0]
                         net (fo=7, routed)           0.370    19.678    VGA/g0_b0__1_i_98_n_3
    SLICE_X60Y91         LUT5 (Prop_lut5_I1_O)        0.373    20.051 r  VGA/g0_b0__1_i_51/O
                         net (fo=5, routed)           0.797    20.848    VGA/g0_b0__1_i_51_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.124    20.972 r  VGA/g0_b0__1_i_13_comp/O
                         net (fo=2, routed)           0.680    21.651    VGA/s[1]__0[0]
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  VGA/g0_b0__1_i_16/O
                         net (fo=1, routed)           0.000    21.775    VGA/g0_b0__1_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.353 r  VGA/g0_b0__1_i_4/O[2]
                         net (fo=231, routed)         1.603    23.956    VGA/g0_b0__1_i_4_n_5
    SLICE_X49Y98         LUT6 (Prop_lut6_I5_O)        0.301    24.257 r  VGA/g11_b5__1/O
                         net (fo=1, routed)           0.622    24.879    VGA/g11_b5__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  VGA/vga_blue_reg[3]_i_279/O
                         net (fo=1, routed)           0.667    25.670    VGA/vga_blue_reg[3]_i_279_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.124    25.794 r  VGA/vga_blue_reg[3]_i_135/O
                         net (fo=1, routed)           0.000    25.794    VGA/vga_blue_reg[3]_i_135_n_0
    SLICE_X48Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    26.006 r  VGA/vga_blue_reg_reg[3]_i_47/O
                         net (fo=1, routed)           0.626    26.632    VGA/vga_blue_reg_reg[3]_i_47_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.299    26.931 r  VGA/vga_blue_reg[3]_i_13/O
                         net (fo=1, routed)           0.402    27.333    VGA/vga_blue_reg[3]_i_13_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124    27.457 r  VGA/vga_blue_reg[3]_i_3/O
                         net (fo=5, routed)           0.610    28.067    VGA/draw_string69_out
    SLICE_X48Y99         LUT5 (Prop_lut5_I2_O)        0.124    28.191 r  VGA/vga_blue_reg[3]_i_1_comp/O
                         net (fo=2, routed)           0.332    28.523    VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.442    10.701    VGA/pxl_clk
    SLICE_X48Y99         FDRE                                         r  VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.078    10.779    
                         clock uncertainty           -0.073    10.706    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.081    10.625    VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -28.523    
  -------------------------------------------------------------------
                         slack                                -17.898    

Slack (VIOLATED) :        -17.751ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.841ns  (logic 10.576ns (39.402%)  route 16.265ns (60.598%))
  Logic Levels:           34  (CARRY4=14 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 10.700 - 9.259 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.546     1.546    VGA/pxl_clk
    SLICE_X50Y79         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518     2.064 f  VGA/X_reg[4]/Q
                         net (fo=89, routed)          0.784     2.848    VGA/X[4]
    SLICE_X50Y79         LUT4 (Prop_lut4_I0_O)        0.124     2.972 r  VGA/g2_b0__2_i_46/O
                         net (fo=13, routed)          0.560     3.531    VGA/g2_b0__2_i_46_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.655 r  VGA/vga_blue_reg[3]_i_157/O
                         net (fo=37, routed)          0.885     4.540    VGA/draw_string3__0[8]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.124     4.664 r  VGA/g2_b0__2_i_352/O
                         net (fo=1, routed)           0.000     4.664    VGA/g2_b0__2_i_352_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.065 r  VGA/g2_b0__2_i_279/CO[3]
                         net (fo=1, routed)           0.000     5.065    VGA/g2_b0__2_i_279_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.179 r  VGA/g2_b0__2_i_215/CO[3]
                         net (fo=30, routed)          1.099     6.278    VGA/g2_b0__2_i_215_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     6.870 r  VGA/g2_b0__2_i_214/CO[2]
                         net (fo=4, routed)           0.800     7.671    VGA/g2_b0__2_i_214_n_1
    SLICE_X52Y81         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.468 f  VGA/g2_b0__2_i_216/CO[2]
                         net (fo=32, routed)          0.836     9.304    VGA/X_reg[10]_rep__1_4[0]
    SLICE_X57Y79         LUT3 (Prop_lut3_I2_O)        0.310     9.614 r  VGA/g2_b0__2_i_419/O
                         net (fo=4, routed)           0.851    10.465    VGA/g2_b0__2_i_419_n_0
    SLICE_X54Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.589 r  VGA/g2_b0__2_i_423/O
                         net (fo=1, routed)           0.000    10.589    VGA/g2_b0__2_i_423_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.232 r  VGA/g2_b0__2_i_367/O[3]
                         net (fo=2, routed)           0.740    11.972    VGA/g2_b0__2_i_367_n_4
    SLICE_X55Y83         LUT3 (Prop_lut3_I2_O)        0.300    12.272 r  VGA/g2_b0__2_i_296/O
                         net (fo=2, routed)           0.645    12.917    VGA/g2_b0__2_i_296_n_0
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.332    13.249 r  VGA/g2_b0__2_i_300/O
                         net (fo=1, routed)           0.000    13.249    VGA/g2_b0__2_i_300_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.781 r  VGA/g2_b0__2_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.781    VGA/g2_b0__2_i_218_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.094 r  VGA/g2_b0__2_i_145/O[3]
                         net (fo=3, routed)           0.764    14.858    VGA_n_560
    SLICE_X54Y88         LUT2 (Prop_lut2_I0_O)        0.306    15.164 r  g2_b0__2_i_148/O
                         net (fo=1, routed)           0.000    15.164    g2_b0__2_i_148_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.697 r  g2_b0__2_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.697    g2_b0__2_i_70_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  g2_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.814    g2_b0__2_i_35_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  g2_b0__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.931    g2_b0__2_i_19_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.254 r  g2_b0__2_i_11/O[1]
                         net (fo=3, routed)           0.818    17.072    VGA/g2_b0__4_i_5_0[1]
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.306    17.378 r  VGA/g2_b0__2_i_52/O
                         net (fo=1, routed)           0.000    17.378    VGA/g2_b0__2_i_52_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.779 r  VGA/g2_b0__2_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.779    VGA/g2_b0__2_i_23_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.050 r  VGA/g2_b0__2_i_13/CO[0]
                         net (fo=11, routed)          0.592    18.641    VGA/g2_b0__2_i_13_n_3
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.373    19.014 r  VGA/g2_b0__4_i_11/O
                         net (fo=4, routed)           0.699    19.713    VGA/g2_b0__4_i_11_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124    19.837 r  VGA/g2_b0__4_i_4/O
                         net (fo=5, routed)           0.529    20.366    VGA/g2_b0__4_i_4_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.124    20.490 r  VGA/g2_b0__2_i_4/O
                         net (fo=2, routed)           0.837    21.327    VGA/ROM[0]2[4]
    SLICE_X35Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.864 r  VGA/g2_b0__2_i_1/O[2]
                         net (fo=231, routed)         0.971    22.835    VGA/sel__0[5]
    SLICE_X33Y108        LUT6 (Prop_lut6_I5_O)        0.302    23.137 f  VGA/g22_b0__2/O
                         net (fo=1, routed)           0.000    23.137    VGA/g22_b0__2_n_0
    SLICE_X33Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    23.349 f  VGA/vga_blue_reg_reg[3]_i_522/O
                         net (fo=1, routed)           0.763    24.112    VGA/vga_blue_reg_reg[3]_i_522_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I0_O)        0.299    24.411 f  VGA/vga_blue_reg[3]_i_243/O
                         net (fo=2, routed)           0.000    24.411    VGA/vga_blue_reg[3]_i_243_n_0
    SLICE_X35Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    24.623 f  VGA/vga_blue_reg_reg[3]_i_110/O
                         net (fo=1, routed)           0.788    25.412    VGA/vga_blue_reg_reg[3]_i_110_n_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I3_O)        0.299    25.711 f  VGA/vga_blue_reg[3]_i_35/O
                         net (fo=1, routed)           0.574    26.285    VGA/vga_blue_reg[3]_i_35_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I4_O)        0.124    26.409 r  VGA/vga_blue_reg[3]_i_9/O
                         net (fo=4, routed)           1.382    27.791    VGA/vga_blue_reg[3]_i_9_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124    27.915 r  VGA/vga_blue_reg[3]_i_2/O
                         net (fo=1, routed)           0.158    28.073    VGA/vga_blue_reg[3]_i_2_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I1_O)        0.124    28.197 r  VGA/vga_blue_reg[2]_i_1/O
                         net (fo=2, routed)           0.190    28.387    VGA/vga_blue_reg[2]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  VGA/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.441    10.700    VGA/pxl_clk
    SLICE_X49Y96         FDRE                                         r  VGA/vga_blue_reg_reg[2]/C
                         clock pessimism              0.078    10.778    
                         clock uncertainty           -0.073    10.705    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)       -0.069    10.636    VGA/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                         -28.387    
  -------------------------------------------------------------------
                         slack                                -17.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/Y_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.024%)  route 0.153ns (51.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.552     0.552    VGA/pxl_clk
    SLICE_X40Y70         FDRE                                         r  VGA/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  VGA/v_cntr_reg_reg[5]/Q
                         net (fo=8, routed)           0.153     0.845    VGA/v_cntr_reg_reg[5]
    SLICE_X39Y69         FDRE                                         r  VGA/Y_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.819     0.819    VGA/pxl_clk
    SLICE_X39Y69         FDRE                                         r  VGA/Y_reg[5]_rep/C
                         clock pessimism             -0.234     0.586    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.066     0.652    VGA/Y_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/Y_reg[2]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.425%)  route 0.436ns (75.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.553     0.553    VGA/pxl_clk
    SLICE_X40Y69         FDRE                                         r  VGA/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  VGA/v_cntr_reg_reg[2]/Q
                         net (fo=15, routed)          0.436     1.130    VGA/v_cntr_reg_reg[2]
    SLICE_X30Y67         FDRE                                         r  VGA/Y_reg[2]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.821     0.821    VGA/pxl_clk
    SLICE_X30Y67         FDRE                                         r  VGA/Y_reg[2]_rep__6/C
                         clock pessimism             -0.005     0.817    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.059     0.876    VGA/Y_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/Y_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.837%)  route 0.196ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.552     0.552    VGA/pxl_clk
    SLICE_X40Y70         FDRE                                         r  VGA/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  VGA/v_cntr_reg_reg[4]/Q
                         net (fo=8, routed)           0.196     0.889    VGA/v_cntr_reg_reg[4]
    SLICE_X41Y68         FDRE                                         r  VGA/Y_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.822     0.822    VGA/pxl_clk
    SLICE_X41Y68         FDRE                                         r  VGA/Y_reg[4]_rep/C
                         clock pessimism             -0.254     0.568    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.066     0.634    VGA/Y_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/X_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.357%)  route 0.438ns (75.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.557     0.557    VGA/pxl_clk
    SLICE_X44Y66         FDRE                                         r  VGA/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VGA/h_cntr_reg_reg[1]/Q
                         net (fo=10, routed)          0.438     1.136    VGA/h_cntr_reg_reg[1]
    SLICE_X33Y66         FDRE                                         r  VGA/X_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.822     0.822    VGA/pxl_clk
    SLICE_X33Y66         FDRE                                         r  VGA/X_reg[1]_rep__2/C
                         clock pessimism             -0.005     0.817    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.063     0.881    VGA/X_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.557     0.557    VGA/pxl_clk
    SLICE_X44Y66         FDRE                                         r  VGA/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VGA/h_cntr_reg_reg[2]/Q
                         net (fo=11, routed)          0.134     0.831    VGA/h_cntr_reg_reg[2]
    SLICE_X44Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.942 r  VGA/h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.942    VGA/h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X44Y66         FDRE                                         r  VGA/h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.825     0.825    VGA/pxl_clk
    SLICE_X44Y66         FDRE                                         r  VGA/h_cntr_reg_reg[2]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X44Y66         FDRE (Hold_fdre_C_D)         0.105     0.662    VGA/h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.556     0.556    VGA/pxl_clk
    SLICE_X44Y67         FDRE                                         r  VGA/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VGA/h_cntr_reg_reg[6]/Q
                         net (fo=6, routed)           0.134     0.830    VGA/h_cntr_reg_reg[6]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.941 r  VGA/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.941    VGA/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X44Y67         FDRE                                         r  VGA/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.823     0.823    VGA/pxl_clk
    SLICE_X44Y67         FDRE                                         r  VGA/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X44Y67         FDRE (Hold_fdre_C_D)         0.105     0.661    VGA/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/Y_reg[1]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.191%)  route 0.467ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.553     0.553    VGA/pxl_clk
    SLICE_X40Y69         FDRE                                         r  VGA/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  VGA/v_cntr_reg_reg[1]/Q
                         net (fo=16, routed)          0.467     1.161    VGA/v_cntr_reg_reg[1]
    SLICE_X30Y70         FDRE                                         r  VGA/Y_reg[1]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.818     0.818    VGA/pxl_clk
    SLICE_X30Y70         FDRE                                         r  VGA/Y_reg[1]_rep__7/C
                         clock pessimism             -0.005     0.813    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.059     0.873    VGA/Y_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.555     0.555    VGA/pxl_clk
    SLICE_X44Y68         FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VGA/h_cntr_reg_reg[10]/Q
                         net (fo=11, routed)          0.146     0.841    VGA/h_cntr_reg_reg[10]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.952 r  VGA/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.952    VGA/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X44Y68         FDRE                                         r  VGA/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.822     0.822    VGA/pxl_clk
    SLICE_X44Y68         FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X44Y68         FDRE (Hold_fdre_C_D)         0.105     0.660    VGA/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/Y_reg[1]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.586%)  route 0.483ns (77.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.553     0.553    VGA/pxl_clk
    SLICE_X40Y69         FDRE                                         r  VGA/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  VGA/v_cntr_reg_reg[1]/Q
                         net (fo=16, routed)          0.483     1.177    VGA/v_cntr_reg_reg[1]
    SLICE_X35Y69         FDRE                                         r  VGA/Y_reg[1]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.818     0.818    VGA/pxl_clk
    SLICE_X35Y69         FDRE                                         r  VGA/Y_reg[1]_rep__6/C
                         clock pessimism             -0.005     0.813    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.070     0.883    VGA/Y_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.557     0.557    VGA/pxl_clk
    SLICE_X44Y66         FDRE                                         r  VGA/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VGA/h_cntr_reg_reg[2]/Q
                         net (fo=11, routed)          0.134     0.831    VGA/h_cntr_reg_reg[2]
    SLICE_X44Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.975 r  VGA/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.975    VGA/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X44Y66         FDRE                                         r  VGA/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.825     0.825    VGA/pxl_clk
    SLICE_X44Y66         FDRE                                         r  VGA/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X44Y66         FDRE (Hold_fdre_C_D)         0.105     0.662    VGA/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    VGA/pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y76     VGA/X_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X61Y79     VGA/X_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X49Y72     VGA/X_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X46Y66     VGA/X_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y71     VGA/X_reg[0]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y74     VGA/X_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X55Y79     VGA/X_reg[10]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X54Y68     VGA/X_reg[10]_rep__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y76     VGA/X_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y76     VGA/X_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X61Y79     VGA/X_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X61Y79     VGA/X_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y72     VGA/X_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y72     VGA/X_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y66     VGA/X_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y66     VGA/X_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y71     VGA/X_reg[0]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y71     VGA/X_reg[0]_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y76     VGA/X_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y76     VGA/X_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X61Y79     VGA/X_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X61Y79     VGA/X_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y72     VGA/X_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y72     VGA/X_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y66     VGA/X_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y66     VGA/X_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y71     VGA/X_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y71     VGA/X_reg[0]_rep__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    VGA/pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 JOYSTICK/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 1.200ns (18.183%)  route 5.400ns (81.817%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.737     5.258    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  JOYSTICK/count_reg[9]/Q
                         net (fo=5, routed)           0.871     6.585    JOYSTICK/count_reg_n_0_[9]
    SLICE_X52Y107        LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  JOYSTICK/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.731     7.441    JOYSTICK/FSM_sequential_state[2]_i_7_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.565 f  JOYSTICK/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.155    JOYSTICK/FSM_sequential_state[2]_i_6_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.279 f  JOYSTICK/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.626     8.905    JOYSTICK/FSM_sequential_state[2]_i_5_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.124     9.029 r  JOYSTICK/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.053    10.082    JOYSTICK/FSM_sequential_state[2]_i_4_n_0
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.206 r  JOYSTICK/count[23]_i_5/O
                         net (fo=24, routed)          1.528    11.734    JOYSTICK/count[23]_i_5_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I4_O)        0.124    11.858 r  JOYSTICK/count[23]_i_2/O
                         net (fo=1, routed)           0.000    11.858    JOYSTICK/count[23]_i_2_n_0
    SLICE_X52Y111        FDCE                                         r  JOYSTICK/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.609    14.950    JOYSTICK/clk
    SLICE_X52Y111        FDCE                                         r  JOYSTICK/count_reg[23]/C
                         clock pessimism              0.281    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X52Y111        FDCE (Setup_fdce_C_D)        0.079    15.275    JOYSTICK/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 JOYSTICK/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 1.200ns (18.235%)  route 5.381ns (81.765%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.737     5.258    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  JOYSTICK/count_reg[9]/Q
                         net (fo=5, routed)           0.871     6.585    JOYSTICK/count_reg_n_0_[9]
    SLICE_X52Y107        LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  JOYSTICK/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.731     7.441    JOYSTICK/FSM_sequential_state[2]_i_7_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.565 f  JOYSTICK/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.155    JOYSTICK/FSM_sequential_state[2]_i_6_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.279 f  JOYSTICK/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.626     8.905    JOYSTICK/FSM_sequential_state[2]_i_5_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.124     9.029 r  JOYSTICK/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.053    10.082    JOYSTICK/FSM_sequential_state[2]_i_4_n_0
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.206 r  JOYSTICK/count[23]_i_5/O
                         net (fo=24, routed)          1.509    11.715    JOYSTICK/count[23]_i_5_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  JOYSTICK/count[22]_i_1/O
                         net (fo=1, routed)           0.000    11.839    JOYSTICK/count[22]_i_1_n_0
    SLICE_X52Y111        FDCE                                         r  JOYSTICK/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.609    14.950    JOYSTICK/clk
    SLICE_X52Y111        FDCE                                         r  JOYSTICK/count_reg[22]/C
                         clock pessimism              0.281    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X52Y111        FDCE (Setup_fdce_C_D)        0.079    15.275    JOYSTICK/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 JOYSTICK/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 1.740ns (27.215%)  route 4.654ns (72.785%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.735     5.256    JOYSTICK/clk
    SLICE_X52Y111        FDCE                                         r  JOYSTICK/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.518     5.774 r  JOYSTICK/count_reg[22]/Q
                         net (fo=3, routed)           0.880     6.655    JOYSTICK/count_reg_n_0_[22]
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.150     6.805 f  JOYSTICK/count[23]_i_13/O
                         net (fo=1, routed)           0.611     7.416    JOYSTICK/count[23]_i_13_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.328     7.744 r  JOYSTICK/count[23]_i_7/O
                         net (fo=2, routed)           0.811     8.555    JOYSTICK/count[23]_i_7_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     8.679 r  JOYSTICK/count[23]_i_10/O
                         net (fo=2, routed)           0.305     8.984    JOYSTICK/count[23]_i_10_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.108 r  JOYSTICK/count[23]_i_4/O
                         net (fo=25, routed)          1.059    10.167    JOYSTICK/spi_master_0/byte_reg[2]_2
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.124    10.291 f  JOYSTICK/spi_master_0/byte[2]_i_2/O
                         net (fo=4, routed)           0.361    10.652    JOYSTICK/spi_master_0/byte[2]_i_2_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.776 r  JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.162    10.938    JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.062 r  JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.464    11.526    JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X54Y106        LUT4 (Prop_lut4_I2_O)        0.124    11.650 r  JOYSTICK/spi_master_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.650    JOYSTICK/spi_master_0_n_9
    SLICE_X54Y106        FDCE                                         r  JOYSTICK/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.613    14.954    JOYSTICK/clk
    SLICE_X54Y106        FDCE                                         r  JOYSTICK/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X54Y106        FDCE (Setup_fdce_C_D)        0.077    15.263    JOYSTICK/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 JOYSTICK/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 1.200ns (18.760%)  route 5.197ns (81.240%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.737     5.258    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  JOYSTICK/count_reg[9]/Q
                         net (fo=5, routed)           0.871     6.585    JOYSTICK/count_reg_n_0_[9]
    SLICE_X52Y107        LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  JOYSTICK/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.731     7.441    JOYSTICK/FSM_sequential_state[2]_i_7_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.565 f  JOYSTICK/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.155    JOYSTICK/FSM_sequential_state[2]_i_6_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.279 f  JOYSTICK/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.626     8.905    JOYSTICK/FSM_sequential_state[2]_i_5_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.124     9.029 r  JOYSTICK/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.053    10.082    JOYSTICK/FSM_sequential_state[2]_i_4_n_0
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.206 r  JOYSTICK/count[23]_i_5/O
                         net (fo=24, routed)          1.325    11.531    JOYSTICK/count[23]_i_5_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.124    11.655 r  JOYSTICK/count[17]_i_1/O
                         net (fo=1, routed)           0.000    11.655    JOYSTICK/count[17]_i_1_n_0
    SLICE_X52Y110        FDCE                                         r  JOYSTICK/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.610    14.951    JOYSTICK/clk
    SLICE_X52Y110        FDCE                                         r  JOYSTICK/count_reg[17]/C
                         clock pessimism              0.281    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y110        FDCE (Setup_fdce_C_D)        0.077    15.274    JOYSTICK/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 JOYSTICK/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 1.740ns (27.263%)  route 4.642ns (72.737%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.735     5.256    JOYSTICK/clk
    SLICE_X52Y111        FDCE                                         r  JOYSTICK/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.518     5.774 r  JOYSTICK/count_reg[22]/Q
                         net (fo=3, routed)           0.880     6.655    JOYSTICK/count_reg_n_0_[22]
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.150     6.805 f  JOYSTICK/count[23]_i_13/O
                         net (fo=1, routed)           0.611     7.416    JOYSTICK/count[23]_i_13_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.328     7.744 r  JOYSTICK/count[23]_i_7/O
                         net (fo=2, routed)           0.811     8.555    JOYSTICK/count[23]_i_7_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     8.679 r  JOYSTICK/count[23]_i_10/O
                         net (fo=2, routed)           0.305     8.984    JOYSTICK/count[23]_i_10_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.108 r  JOYSTICK/count[23]_i_4/O
                         net (fo=25, routed)          1.059    10.167    JOYSTICK/spi_master_0/byte_reg[2]_2
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.124    10.291 f  JOYSTICK/spi_master_0/byte[2]_i_2/O
                         net (fo=4, routed)           0.361    10.652    JOYSTICK/spi_master_0/byte[2]_i_2_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.776 r  JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.162    10.938    JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.062 r  JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.453    11.514    JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    11.638 r  JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.638    JOYSTICK/spi_master_0_n_7
    SLICE_X56Y106        FDCE                                         r  JOYSTICK/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.613    14.954    JOYSTICK/clk
    SLICE_X56Y106        FDCE                                         r  JOYSTICK/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X56Y106        FDCE (Setup_fdce_C_D)        0.081    15.267    JOYSTICK/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 JOYSTICK/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 1.200ns (18.784%)  route 5.189ns (81.216%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.737     5.258    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  JOYSTICK/count_reg[9]/Q
                         net (fo=5, routed)           0.871     6.585    JOYSTICK/count_reg_n_0_[9]
    SLICE_X52Y107        LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  JOYSTICK/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.731     7.441    JOYSTICK/FSM_sequential_state[2]_i_7_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.565 f  JOYSTICK/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.155    JOYSTICK/FSM_sequential_state[2]_i_6_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.279 f  JOYSTICK/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.626     8.905    JOYSTICK/FSM_sequential_state[2]_i_5_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.124     9.029 r  JOYSTICK/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.053    10.082    JOYSTICK/FSM_sequential_state[2]_i_4_n_0
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.206 r  JOYSTICK/count[23]_i_5/O
                         net (fo=24, routed)          1.317    11.523    JOYSTICK/count[23]_i_5_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.124    11.647 r  JOYSTICK/count[18]_i_1/O
                         net (fo=1, routed)           0.000    11.647    JOYSTICK/count[18]_i_1_n_0
    SLICE_X52Y110        FDCE                                         r  JOYSTICK/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.610    14.951    JOYSTICK/clk
    SLICE_X52Y110        FDCE                                         r  JOYSTICK/count_reg[18]/C
                         clock pessimism              0.281    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y110        FDCE (Setup_fdce_C_D)        0.081    15.278    JOYSTICK/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 JOYSTICK/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.740ns (27.311%)  route 4.631ns (72.689%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.735     5.256    JOYSTICK/clk
    SLICE_X52Y111        FDCE                                         r  JOYSTICK/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.518     5.774 r  JOYSTICK/count_reg[22]/Q
                         net (fo=3, routed)           0.880     6.655    JOYSTICK/count_reg_n_0_[22]
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.150     6.805 f  JOYSTICK/count[23]_i_13/O
                         net (fo=1, routed)           0.611     7.416    JOYSTICK/count[23]_i_13_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.328     7.744 r  JOYSTICK/count[23]_i_7/O
                         net (fo=2, routed)           0.811     8.555    JOYSTICK/count[23]_i_7_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     8.679 r  JOYSTICK/count[23]_i_10/O
                         net (fo=2, routed)           0.305     8.984    JOYSTICK/count[23]_i_10_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.108 r  JOYSTICK/count[23]_i_4/O
                         net (fo=25, routed)          1.059    10.167    JOYSTICK/spi_master_0/byte_reg[2]_2
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.124    10.291 f  JOYSTICK/spi_master_0/byte[2]_i_2/O
                         net (fo=4, routed)           0.361    10.652    JOYSTICK/spi_master_0/byte[2]_i_2_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.776 r  JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.162    10.938    JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.062 r  JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.442    11.503    JOYSTICK/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    11.627 r  JOYSTICK/spi_master_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.627    JOYSTICK/spi_master_0_n_8
    SLICE_X56Y106        FDCE                                         r  JOYSTICK/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.613    14.954    JOYSTICK/clk
    SLICE_X56Y106        FDCE                                         r  JOYSTICK/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X56Y106        FDCE (Setup_fdce_C_D)        0.077    15.263    JOYSTICK/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 JOYSTICK/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.200ns (19.137%)  route 5.071ns (80.863%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.737     5.258    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  JOYSTICK/count_reg[9]/Q
                         net (fo=5, routed)           0.871     6.585    JOYSTICK/count_reg_n_0_[9]
    SLICE_X52Y107        LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  JOYSTICK/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.731     7.441    JOYSTICK/FSM_sequential_state[2]_i_7_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.565 f  JOYSTICK/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.155    JOYSTICK/FSM_sequential_state[2]_i_6_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.279 f  JOYSTICK/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.626     8.905    JOYSTICK/FSM_sequential_state[2]_i_5_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.124     9.029 r  JOYSTICK/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.053    10.082    JOYSTICK/FSM_sequential_state[2]_i_4_n_0
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.206 r  JOYSTICK/count[23]_i_5/O
                         net (fo=24, routed)          1.199    11.405    JOYSTICK/count[23]_i_5_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.529 r  JOYSTICK/count[14]_i_1/O
                         net (fo=1, routed)           0.000    11.529    JOYSTICK/count[14]_i_1_n_0
    SLICE_X51Y109        FDCE                                         r  JOYSTICK/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.610    14.951    JOYSTICK/clk
    SLICE_X51Y109        FDCE                                         r  JOYSTICK/count_reg[14]/C
                         clock pessimism              0.281    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X51Y109        FDCE (Setup_fdce_C_D)        0.029    15.226    JOYSTICK/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 JOYSTICK/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 1.200ns (19.088%)  route 5.087ns (80.912%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.737     5.258    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  JOYSTICK/count_reg[9]/Q
                         net (fo=5, routed)           0.871     6.585    JOYSTICK/count_reg_n_0_[9]
    SLICE_X52Y107        LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  JOYSTICK/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.731     7.441    JOYSTICK/FSM_sequential_state[2]_i_7_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.565 f  JOYSTICK/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.155    JOYSTICK/FSM_sequential_state[2]_i_6_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.279 f  JOYSTICK/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.626     8.905    JOYSTICK/FSM_sequential_state[2]_i_5_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.124     9.029 r  JOYSTICK/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.053    10.082    JOYSTICK/FSM_sequential_state[2]_i_4_n_0
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.206 r  JOYSTICK/count[23]_i_5/O
                         net (fo=24, routed)          1.215    11.421    JOYSTICK/count[23]_i_5_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.545 r  JOYSTICK/count[10]_i_1/O
                         net (fo=1, routed)           0.000    11.545    JOYSTICK/count[10]_i_1_n_0
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.611    14.952    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[10]/C
                         clock pessimism              0.306    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X51Y108        FDCE (Setup_fdce_C_D)        0.029    15.252    JOYSTICK/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 JOYSTICK/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.200ns (19.082%)  route 5.089ns (80.918%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.737     5.258    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  JOYSTICK/count_reg[9]/Q
                         net (fo=5, routed)           0.871     6.585    JOYSTICK/count_reg_n_0_[9]
    SLICE_X52Y107        LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  JOYSTICK/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.731     7.441    JOYSTICK/FSM_sequential_state[2]_i_7_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.565 f  JOYSTICK/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.155    JOYSTICK/FSM_sequential_state[2]_i_6_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.279 f  JOYSTICK/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.626     8.905    JOYSTICK/FSM_sequential_state[2]_i_5_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.124     9.029 r  JOYSTICK/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.053    10.082    JOYSTICK/FSM_sequential_state[2]_i_4_n_0
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.206 r  JOYSTICK/count[23]_i_5/O
                         net (fo=24, routed)          1.217    11.423    JOYSTICK/count[23]_i_5_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.547 r  JOYSTICK/count[9]_i_1/O
                         net (fo=1, routed)           0.000    11.547    JOYSTICK/count[9]_i_1_n_0
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.611    14.952    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[9]/C
                         clock pessimism              0.306    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X51Y108        FDCE (Setup_fdce_C_D)        0.032    15.255    JOYSTICK/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 JOYSTICK/spi_master_0/rx_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/spi_master_0/rx_buffer_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.158%)  route 0.178ns (55.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.647     1.531    JOYSTICK/spi_master_0/clk
    SLICE_X55Y101        FDRE                                         r  JOYSTICK/spi_master_0/rx_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  JOYSTICK/spi_master_0/rx_buffer_reg[1]/Q
                         net (fo=2, routed)           0.178     1.850    JOYSTICK/spi_master_0/rx_buffer[1]
    SLICE_X56Y102        SRL16E                                       r  JOYSTICK/spi_master_0/rx_buffer_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.920     2.048    JOYSTICK/spi_master_0/clk
    SLICE_X56Y102        SRL16E                                       r  JOYSTICK/spi_master_0/rx_buffer_reg[4]_srl3/CLK
                         clock pessimism             -0.482     1.566    
    SLICE_X56Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.683    JOYSTICK/spi_master_0/rx_buffer_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 JOYSTICK/spi_rx_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/trigger_button_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.646     1.530    JOYSTICK/clk
    SLICE_X57Y104        FDRE                                         r  JOYSTICK/spi_rx_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  JOYSTICK/spi_rx_data_reg[17]/Q
                         net (fo=2, routed)           0.121     1.792    JOYSTICK/spi_rx_data_reg_n_0_[17]
    SLICE_X56Y103        FDCE                                         r  JOYSTICK/trigger_button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.919     2.047    JOYSTICK/clk
    SLICE_X56Y103        FDCE                                         r  JOYSTICK/trigger_button_reg/C
                         clock pessimism             -0.501     1.546    
    SLICE_X56Y103        FDCE (Hold_fdce_C_D)         0.059     1.605    JOYSTICK/trigger_button_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 JOYSTICK/spi_master_0/rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/spi_master_0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.441%)  route 0.169ns (54.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.647     1.531    JOYSTICK/spi_master_0/clk
    SLICE_X55Y101        FDRE                                         r  JOYSTICK/spi_master_0/rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  JOYSTICK/spi_master_0/rx_buffer_reg[7]/Q
                         net (fo=1, routed)           0.169     1.841    JOYSTICK/spi_master_0/rx_buffer[7]
    SLICE_X56Y101        FDCE                                         r  JOYSTICK/spi_master_0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.920     2.048    JOYSTICK/spi_master_0/clk
    SLICE_X56Y101        FDCE                                         r  JOYSTICK/spi_master_0/rx_data_reg[7]/C
                         clock pessimism             -0.482     1.566    
    SLICE_X56Y101        FDCE (Hold_fdce_C_D)         0.063     1.629    JOYSTICK/spi_master_0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 JOYSTICK/spi_master_0/rx_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/spi_master_0/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.424%)  route 0.184ns (56.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.647     1.531    JOYSTICK/spi_master_0/clk
    SLICE_X55Y101        FDRE                                         r  JOYSTICK/spi_master_0/rx_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  JOYSTICK/spi_master_0/rx_buffer_reg[1]/Q
                         net (fo=2, routed)           0.184     1.855    JOYSTICK/spi_master_0/rx_buffer[1]
    SLICE_X56Y101        FDCE                                         r  JOYSTICK/spi_master_0/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.920     2.048    JOYSTICK/spi_master_0/clk
    SLICE_X56Y101        FDCE                                         r  JOYSTICK/spi_master_0/rx_data_reg[1]/C
                         clock pessimism             -0.482     1.566    
    SLICE_X56Y101        FDCE (Hold_fdce_C_D)         0.059     1.625    JOYSTICK/spi_master_0/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 JOYSTICK/spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/spi_rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.647     1.531    JOYSTICK/spi_master_0/clk
    SLICE_X56Y101        FDCE                                         r  JOYSTICK/spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDCE (Prop_fdce_C_Q)         0.164     1.695 r  JOYSTICK/spi_master_0/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.135     1.830    JOYSTICK/spi_master_0/rx_data[5]
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.875 r  JOYSTICK/spi_master_0/spi_rx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.875    JOYSTICK/spi_master_0_n_13
    SLICE_X57Y101        FDRE                                         r  JOYSTICK/spi_rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.920     2.048    JOYSTICK/clk
    SLICE_X57Y101        FDRE                                         r  JOYSTICK/spi_rx_data_reg[5]/C
                         clock pessimism             -0.504     1.544    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.092     1.636    JOYSTICK/spi_rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 JOYSTICK/spi_master_0/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/spi_master_0/rx_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.647     1.531    JOYSTICK/spi_master_0/clk
    SLICE_X55Y101        FDRE                                         r  JOYSTICK/spi_master_0/rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  JOYSTICK/spi_master_0/rx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.170     1.842    JOYSTICK/spi_master_0/rx_buffer[0]
    SLICE_X55Y101        FDRE                                         r  JOYSTICK/spi_master_0/rx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.920     2.048    JOYSTICK/spi_master_0/clk
    SLICE_X55Y101        FDRE                                         r  JOYSTICK/spi_master_0/rx_buffer_reg[1]/C
                         clock pessimism             -0.517     1.531    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.066     1.597    JOYSTICK/spi_master_0/rx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 JOYSTICK/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/spi_master_0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.240%)  route 0.157ns (45.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    JOYSTICK/spi_master_0/clk
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  JOYSTICK/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           0.157     1.775    JOYSTICK/spi_master_0/sclk_OBUF
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.820 r  JOYSTICK/spi_master_0/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.820    JOYSTICK/spi_master_0/sclk_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.992    JOYSTICK/spi_master_0/clk
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/sclk_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y97         FDRE (Hold_fdre_C_D)         0.092     1.569    JOYSTICK/spi_master_0/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 JOYSTICK/spi_master_0/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/spi_master_0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.701%)  route 0.214ns (60.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.647     1.531    JOYSTICK/spi_master_0/clk
    SLICE_X55Y101        FDRE                                         r  JOYSTICK/spi_master_0/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  JOYSTICK/spi_master_0/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.214     1.886    JOYSTICK/spi_master_0/rx_buffer[6]
    SLICE_X56Y101        FDCE                                         r  JOYSTICK/spi_master_0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.920     2.048    JOYSTICK/spi_master_0/clk
    SLICE_X56Y101        FDCE                                         r  JOYSTICK/spi_master_0/rx_data_reg[6]/C
                         clock pessimism             -0.482     1.566    
    SLICE_X56Y101        FDCE (Hold_fdce_C_D)         0.063     1.629    JOYSTICK/spi_master_0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 JOYSTICK/spi_master_0/assert_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_OBUFT_inst_i_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.618%)  route 0.213ns (53.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    JOYSTICK/spi_master_0/clk
    SLICE_X62Y97         FDRE                                         r  JOYSTICK/spi_master_0/assert_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  JOYSTICK/spi_master_0/assert_data_reg/Q
                         net (fo=4, routed)           0.213     1.831    JOYSTICK/spi_master_0/assert_data_reg_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.876 r  JOYSTICK/spi_master_0/mosi_OBUFT_inst_i_3/O
                         net (fo=1, routed)           0.000     1.876    JOYSTICK_n_11
    SLICE_X64Y97         FDPE                                         r  mosi_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X64Y97         FDPE                                         r  mosi_OBUFT_inst_i_1/C
                         clock pessimism             -0.499     1.493    
    SLICE_X64Y97         FDPE (Hold_fdpe_C_D)         0.120     1.613    mosi_OBUFT_inst_i_1
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 JOYSTICK/spi_master_0/tx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JOYSTICK/spi_master_0/tx_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    JOYSTICK/spi_master_0/clk
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/tx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  JOYSTICK/spi_master_0/tx_buffer_reg[7]/Q
                         net (fo=2, routed)           0.169     1.787    JOYSTICK/spi_master_0/tx_buffer_reg_n_0_[7]
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  JOYSTICK/spi_master_0/tx_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     1.832    JOYSTICK/spi_master_0/tx_buffer[7]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/tx_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.992    JOYSTICK/spi_master_0/clk
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/tx_buffer_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y97         FDRE (Hold_fdre_C_D)         0.092     1.569    JOYSTICK/spi_master_0/tx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X64Y97   mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y19   GAMECLOCK/ff0/q_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X54Y106  JOYSTICK/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y106  JOYSTICK/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y106  JOYSTICK/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y104  JOYSTICK/byte_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y104  JOYSTICK/byte_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y104  JOYSTICK/byte_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X51Y106  JOYSTICK/count_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y102  JOYSTICK/spi_master_0/rx_buffer_reg[4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y102  JOYSTICK/spi_master_0/rx_buffer_reg[4]_srl3/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X64Y97   mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X64Y97   mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y19   GAMECLOCK/ff0/q_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y19   GAMECLOCK/ff0/q_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X54Y106  JOYSTICK/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X54Y106  JOYSTICK/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X56Y106  JOYSTICK/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X56Y106  JOYSTICK/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y102  JOYSTICK/spi_master_0/rx_buffer_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y102  JOYSTICK/spi_master_0/rx_buffer_reg[4]_srl3/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X64Y97   mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X64Y97   mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y19   GAMECLOCK/ff0/q_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y19   GAMECLOCK/ff0/q_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X54Y106  JOYSTICK/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X54Y106  JOYSTICK/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X56Y106  JOYSTICK/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X56Y106  JOYSTICK/FSM_sequential_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5153 Endpoints
Min Delay          5153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lives_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.097ns  (logic 2.686ns (11.629%)  route 20.410ns (88.371%))
  Logic Levels:           13  (CARRY4=1 FDPE=1 LUT3=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.466     7.134    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.328     7.462 r  SHIP/lives[1]_i_86/O
                         net (fo=56, routed)          5.339    12.801    SHIP/lives[1]_i_86_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I4_O)        0.124    12.925 r  SHIP/invencibilityTimer[7]_i_308/O
                         net (fo=1, routed)           0.520    13.445    SHIP/invencibilityTimer[7]_i_308_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.910 f  SHIP/invencibilityTimer_reg[7]_i_84/CO[1]
                         net (fo=1, routed)           1.092    15.002    INVADERBULLETS[6].INVADERBULLET/CO[0]
    SLICE_X9Y50          LUT6 (Prop_lut6_I4_O)        0.329    15.331 r  INVADERBULLETS[6].INVADERBULLET/invencibilityTimer[7]_i_23/O
                         net (fo=3, routed)           2.365    17.697    INVADERBULLETS[6].INVADERBULLET/hideBulletInvader_reg[6]_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.124    17.821 f  INVADERBULLETS[6].INVADERBULLET/lives[0]_i_22/O
                         net (fo=2, routed)           0.690    18.510    SHIP/lives[1]_i_152_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124    18.634 r  SHIP/lives[1]_i_217/O
                         net (fo=1, routed)           0.713    19.347    SHIP/lives[1]_i_217_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.471 r  SHIP/lives[1]_i_152/O
                         net (fo=1, routed)           0.706    20.177    SHIP/lives[1]_i_152_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.301 r  SHIP/lives[1]_i_61/O
                         net (fo=1, routed)           0.444    20.745    SHIP/lives[1]_i_61_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.869 r  SHIP/lives[1]_i_19/O
                         net (fo=1, routed)           0.951    21.821    SHIP/lives[1]_i_19_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I5_O)        0.124    21.945 r  SHIP/lives[1]_i_5/O
                         net (fo=1, routed)           1.028    22.973    SHIP/lives[1]_i_5_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124    23.097 r  SHIP/lives[1]_i_1/O
                         net (fo=1, routed)           0.000    23.097    SHIP_n_0
    SLICE_X53Y50         FDRE                                         r  lives_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lives_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.583ns  (logic 2.562ns (11.345%)  route 20.021ns (88.655%))
  Logic Levels:           12  (CARRY4=1 FDPE=1 LUT3=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.466     7.134    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.328     7.462 r  SHIP/lives[1]_i_86/O
                         net (fo=56, routed)          5.339    12.801    SHIP/lives[1]_i_86_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I4_O)        0.124    12.925 r  SHIP/invencibilityTimer[7]_i_308/O
                         net (fo=1, routed)           0.520    13.445    SHIP/invencibilityTimer[7]_i_308_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.910 r  SHIP/invencibilityTimer_reg[7]_i_84/CO[1]
                         net (fo=1, routed)           1.092    15.002    INVADERBULLETS[6].INVADERBULLET/CO[0]
    SLICE_X9Y50          LUT6 (Prop_lut6_I4_O)        0.329    15.331 f  INVADERBULLETS[6].INVADERBULLET/invencibilityTimer[7]_i_23/O
                         net (fo=3, routed)           2.365    17.697    INVADERBULLETS[6].INVADERBULLET/hideBulletInvader_reg[6]_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.124    17.821 r  INVADERBULLETS[6].INVADERBULLET/lives[0]_i_22/O
                         net (fo=2, routed)           0.699    18.520    INVADERBULLETS[6].INVADERBULLET/hideBulletInvader_reg[4]
    SLICE_X48Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.644 f  INVADERBULLETS[6].INVADERBULLET/lives[0]_i_18/O
                         net (fo=1, routed)           0.877    19.520    SHIP/lives[0]_i_6_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124    19.644 f  SHIP/lives[0]_i_12/O
                         net (fo=1, routed)           1.023    20.668    SHIP/lives[0]_i_12_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124    20.792 f  SHIP/lives[0]_i_6/O
                         net (fo=1, routed)           0.887    21.679    INVADERBULLETS[24].INVADERBULLET/lives_reg[0]_1
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124    21.803 r  INVADERBULLETS[24].INVADERBULLET/lives[0]_i_3/O
                         net (fo=1, routed)           0.656    22.459    SHIP/lives_reg[0]_1
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124    22.583 r  SHIP/lives[0]_i_1/O
                         net (fo=1, routed)           0.000    22.583    SHIP_n_1
    SLICE_X53Y50         FDRE                                         r  lives_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            invencibilityTimer_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.003ns  (logic 2.314ns (11.017%)  route 18.689ns (88.983%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.466     7.134    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.328     7.462 r  SHIP/lives[1]_i_86/O
                         net (fo=56, routed)          5.568    13.030    SHIP/lives[1]_i_86_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    13.154 r  SHIP/lives[1]_i_29/O
                         net (fo=1, routed)           0.488    13.641    SHIP/lives[1]_i_29_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    14.106 r  SHIP/lives_reg[1]_i_9/CO[1]
                         net (fo=1, routed)           1.233    15.339    SHIP/lives51117_in
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.329    15.668 r  SHIP/lives[1]_i_2/O
                         net (fo=3, routed)           1.885    17.553    SHIP/lives11120_out
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    17.677 r  SHIP/invencibilityTimer[7]_i_25/O
                         net (fo=1, routed)           0.665    18.342    SHIP/invencibilityTimer[7]_i_25_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  SHIP/invencibilityTimer[7]_i_7/O
                         net (fo=1, routed)           0.433    18.899    SHIP/invencibilityTimer[7]_i_7_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.023 r  SHIP/invencibilityTimer[7]_i_1/O
                         net (fo=7, routed)           1.143    20.166    SHIP/SS[0]
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.290 r  SHIP/invencibilityTimer[3]_i_1/O
                         net (fo=4, routed)           0.713    21.003    SHIP_n_6
    SLICE_X51Y51         FDRE                                         r  invencibilityTimer_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            invencibilityTimer_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.870ns  (logic 2.314ns (11.087%)  route 18.556ns (88.913%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.466     7.134    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.328     7.462 r  SHIP/lives[1]_i_86/O
                         net (fo=56, routed)          5.568    13.030    SHIP/lives[1]_i_86_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    13.154 r  SHIP/lives[1]_i_29/O
                         net (fo=1, routed)           0.488    13.641    SHIP/lives[1]_i_29_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    14.106 r  SHIP/lives_reg[1]_i_9/CO[1]
                         net (fo=1, routed)           1.233    15.339    SHIP/lives51117_in
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.329    15.668 r  SHIP/lives[1]_i_2/O
                         net (fo=3, routed)           1.885    17.553    SHIP/lives11120_out
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    17.677 r  SHIP/invencibilityTimer[7]_i_25/O
                         net (fo=1, routed)           0.665    18.342    SHIP/invencibilityTimer[7]_i_25_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  SHIP/invencibilityTimer[7]_i_7/O
                         net (fo=1, routed)           0.433    18.899    SHIP/invencibilityTimer[7]_i_7_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.023 r  SHIP/invencibilityTimer[7]_i_1/O
                         net (fo=7, routed)           1.143    20.166    SHIP/SS[0]
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.290 r  SHIP/invencibilityTimer[3]_i_1/O
                         net (fo=4, routed)           0.580    20.870    SHIP_n_6
    SLICE_X53Y51         FDRE                                         r  invencibilityTimer_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            invencibilityTimer_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.870ns  (logic 2.314ns (11.087%)  route 18.556ns (88.913%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.466     7.134    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.328     7.462 r  SHIP/lives[1]_i_86/O
                         net (fo=56, routed)          5.568    13.030    SHIP/lives[1]_i_86_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    13.154 r  SHIP/lives[1]_i_29/O
                         net (fo=1, routed)           0.488    13.641    SHIP/lives[1]_i_29_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    14.106 r  SHIP/lives_reg[1]_i_9/CO[1]
                         net (fo=1, routed)           1.233    15.339    SHIP/lives51117_in
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.329    15.668 r  SHIP/lives[1]_i_2/O
                         net (fo=3, routed)           1.885    17.553    SHIP/lives11120_out
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    17.677 r  SHIP/invencibilityTimer[7]_i_25/O
                         net (fo=1, routed)           0.665    18.342    SHIP/invencibilityTimer[7]_i_25_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  SHIP/invencibilityTimer[7]_i_7/O
                         net (fo=1, routed)           0.433    18.899    SHIP/invencibilityTimer[7]_i_7_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.023 r  SHIP/invencibilityTimer[7]_i_1/O
                         net (fo=7, routed)           1.143    20.166    SHIP/SS[0]
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.290 r  SHIP/invencibilityTimer[3]_i_1/O
                         net (fo=4, routed)           0.580    20.870    SHIP_n_6
    SLICE_X53Y51         FDRE                                         r  invencibilityTimer_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            invencibilityTimer_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.870ns  (logic 2.314ns (11.087%)  route 18.556ns (88.913%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.466     7.134    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.328     7.462 r  SHIP/lives[1]_i_86/O
                         net (fo=56, routed)          5.568    13.030    SHIP/lives[1]_i_86_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    13.154 r  SHIP/lives[1]_i_29/O
                         net (fo=1, routed)           0.488    13.641    SHIP/lives[1]_i_29_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    14.106 r  SHIP/lives_reg[1]_i_9/CO[1]
                         net (fo=1, routed)           1.233    15.339    SHIP/lives51117_in
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.329    15.668 r  SHIP/lives[1]_i_2/O
                         net (fo=3, routed)           1.885    17.553    SHIP/lives11120_out
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    17.677 r  SHIP/invencibilityTimer[7]_i_25/O
                         net (fo=1, routed)           0.665    18.342    SHIP/invencibilityTimer[7]_i_25_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  SHIP/invencibilityTimer[7]_i_7/O
                         net (fo=1, routed)           0.433    18.899    SHIP/invencibilityTimer[7]_i_7_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.023 r  SHIP/invencibilityTimer[7]_i_1/O
                         net (fo=7, routed)           1.143    20.166    SHIP/SS[0]
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.290 r  SHIP/invencibilityTimer[3]_i_1/O
                         net (fo=4, routed)           0.580    20.870    SHIP_n_6
    SLICE_X53Y51         FDRE                                         r  invencibilityTimer_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BULLET/y_reg[7]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            collision_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.608ns  (logic 3.093ns (15.009%)  route 17.515ns (84.991%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT4=1 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDPE                         0.000     0.000 r  BULLET/y_reg[7]_P/C
    SLICE_X52Y56         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  BULLET/y_reg[7]_P/Q
                         net (fo=117, routed)         8.600     9.118    INVADERS[0].INVADER_i/posYBullet[6]
    SLICE_X1Y58          LUT5 (Prop_lut5_I2_O)        0.124     9.242 r  INVADERS[0].INVADER_i/hideInvader[0]_i_47/O
                         net (fo=1, routed)           0.000     9.242    INVADERS[0].INVADER_i/hideInvader[0]_i_47_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.643 r  INVADERS[0].INVADER_i/hideInvader_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.643    INVADERS[0].INVADER_i/hideInvader_reg[0]_i_17_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.800 r  INVADERS[0].INVADER_i/hideInvader_reg[0]_i_5/CO[1]
                         net (fo=1, routed)           0.650    10.450    collision1634_in
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.329    10.779 r  hideInvader[0]_i_2/O
                         net (fo=3, routed)           1.389    12.168    hideInvader[0]
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.292 r  collision_i_43/O
                         net (fo=3, routed)           1.142    13.434    collision_i_43_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.152    13.586 r  collision_i_36/O
                         net (fo=3, routed)           1.157    14.743    collision_i_36_n_0
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.360    15.103 r  collision_i_19/O
                         net (fo=9, routed)           1.445    16.549    collision_i_19_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I1_O)        0.354    16.903 f  collision_i_30/O
                         net (fo=1, routed)           1.126    18.029    INVADERS[20].INVADER_i/collision_i_5_1
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.326    18.355 f  INVADERS[20].INVADER_i/collision_i_13/O
                         net (fo=1, routed)           1.043    19.398    INVADERS[20].INVADER_i/collision_i_13_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.124    19.522 r  INVADERS[20].INVADER_i/collision_i_5/O
                         net (fo=1, routed)           0.962    20.484    INVADERS[20].INVADER_i/collision_i_5_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I4_O)        0.124    20.608 r  INVADERS[20].INVADER_i/collision_i_1/O
                         net (fo=1, routed)           0.000    20.608    INVADERS[20].INVADER_i_n_44
    SLICE_X48Y53         FDRE                                         r  collision_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            invaderShootTimer_reg[16][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.165ns  (logic 2.176ns (10.792%)  route 17.988ns (89.208%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=982, routed)        13.266    14.722    reset_IBUF
    SLICE_X13Y34         LUT2 (Prop_lut2_I0_O)        0.118    14.840 f  posYInBulletInvader[16][10]_i_3/O
                         net (fo=5, routed)           2.116    16.956    posYInBulletInvader[16][10]_i_3_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.326    17.282 f  invaderShootTimer[16][7]_i_2/O
                         net (fo=6, routed)           0.827    18.109    p_0_in[1]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.124    18.233 r  invaderShootTimer[16][9]_i_5/O
                         net (fo=7, routed)           0.990    19.223    invaderShootTimer[16][9]_i_5_n_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.152    19.375 r  invaderShootTimer[16][7]_i_1/O
                         net (fo=4, routed)           0.789    20.165    invaderShootTimer[16][7]_i_1_n_0
    SLICE_X36Y22         FDRE                                         r  invaderShootTimer_reg[16][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            invaderShootTimer_reg[16][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.165ns  (logic 2.176ns (10.792%)  route 17.988ns (89.208%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=982, routed)        13.266    14.722    reset_IBUF
    SLICE_X13Y34         LUT2 (Prop_lut2_I0_O)        0.118    14.840 f  posYInBulletInvader[16][10]_i_3/O
                         net (fo=5, routed)           2.116    16.956    posYInBulletInvader[16][10]_i_3_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.326    17.282 f  invaderShootTimer[16][7]_i_2/O
                         net (fo=6, routed)           0.827    18.109    p_0_in[1]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.124    18.233 r  invaderShootTimer[16][9]_i_5/O
                         net (fo=7, routed)           0.990    19.223    invaderShootTimer[16][9]_i_5_n_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.152    19.375 r  invaderShootTimer[16][7]_i_1/O
                         net (fo=4, routed)           0.789    20.165    invaderShootTimer[16][7]_i_1_n_0
    SLICE_X36Y22         FDRE                                         r  invaderShootTimer_reg[16][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            invaderShootTimer_reg[16][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.165ns  (logic 2.176ns (10.792%)  route 17.988ns (89.208%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=982, routed)        13.266    14.722    reset_IBUF
    SLICE_X13Y34         LUT2 (Prop_lut2_I0_O)        0.118    14.840 f  posYInBulletInvader[16][10]_i_3/O
                         net (fo=5, routed)           2.116    16.956    posYInBulletInvader[16][10]_i_3_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.326    17.282 f  invaderShootTimer[16][7]_i_2/O
                         net (fo=6, routed)           0.827    18.109    p_0_in[1]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.124    18.233 r  invaderShootTimer[16][9]_i_5/O
                         net (fo=7, routed)           0.990    19.223    invaderShootTimer[16][9]_i_5_n_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.152    19.375 r  invaderShootTimer[16][7]_i_1/O
                         net (fo=4, routed)           0.789    20.165    invaderShootTimer[16][7]_i_1_n_0
    SLICE_X36Y22         FDRE                                         r  invaderShootTimer_reg[16][3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INVADERS[13].INVADER_i/y_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            posYInBulletInvader_reg[13][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.365%)  route 0.101ns (41.635%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDPE                         0.000     0.000 r  INVADERS[13].INVADER_i/y_reg[1]/C
    SLICE_X35Y36         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  INVADERS[13].INVADER_i/y_reg[1]/Q
                         net (fo=23, routed)          0.101     0.242    INVADERS[13].INVADER_i_n_20
    SLICE_X34Y36         FDRE                                         r  posYInBulletInvader_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INVADERS[6].INVADER_i/y_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            posYInBulletInvader_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.572%)  route 0.120ns (48.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE                         0.000     0.000 r  INVADERS[6].INVADER_i/y_reg[5]/C
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  INVADERS[6].INVADER_i/y_reg[5]/Q
                         net (fo=15, routed)          0.120     0.248    INVADERS[6].INVADER_i_n_16
    SLICE_X2Y52          FDRE                                         r  posYInBulletInvader_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 invaderShootTimer_reg[16][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            invaderShootTimer_reg[16][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE                         0.000     0.000 r  invaderShootTimer_reg[16][3]/C
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  invaderShootTimer_reg[16][3]/Q
                         net (fo=4, routed)           0.073     0.214    invaderShootTimer_reg[16][3]
    SLICE_X37Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.259 r  invaderShootTimer[16][4]_i_1/O
                         net (fo=1, routed)           0.000     0.259    invaderShootTimer[16][4]_i_1_n_0
    SLICE_X37Y22         FDSE                                         r  invaderShootTimer_reg[16][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INVADERS[14].INVADER_i/y_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            posYInBulletInvader_reg[14][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.501%)  route 0.123ns (46.499%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDCE                         0.000     0.000 r  INVADERS[14].INVADER_i/y_reg[10]/C
    SLICE_X45Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  INVADERS[14].INVADER_i/y_reg[10]/Q
                         net (fo=11, routed)          0.123     0.264    INVADERS[14].INVADER_i_n_11
    SLICE_X46Y26         FDRE                                         r  posYInBulletInvader_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INVADERS[23].INVADER_i/y_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            posYInBulletInvader_reg[23][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.501%)  route 0.123ns (46.499%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDCE                         0.000     0.000 r  INVADERS[23].INVADER_i/y_reg[10]/C
    SLICE_X51Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  INVADERS[23].INVADER_i/y_reg[10]/Q
                         net (fo=11, routed)          0.123     0.264    INVADERS[23].INVADER_i_n_11
    SLICE_X52Y29         FDRE                                         r  posYInBulletInvader_reg[23][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INVADERS[4].INVADER_i/y_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            INVADERS[4].INVADER_i/y_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.550%)  route 0.085ns (31.450%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDCE                         0.000     0.000 r  INVADERS[4].INVADER_i/y_reg[4]/C
    SLICE_X58Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  INVADERS[4].INVADER_i/y_reg[4]/Q
                         net (fo=16, routed)          0.085     0.226    INVADERS[4].INVADER_i/y_reg[10]_0[3]
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.045     0.271 r  INVADERS[4].INVADER_i/y[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.271    INVADERS[4].INVADER_i/y[6]_i_1__1_n_0
    SLICE_X59Y59         FDPE                                         r  INVADERS[4].INVADER_i/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 invaderShootTimer_reg[12][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            invaderShootTimer_reg[12][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE                         0.000     0.000 r  invaderShootTimer_reg[12][0]/C
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  invaderShootTimer_reg[12][0]/Q
                         net (fo=7, routed)           0.086     0.227    invaderShootTimer_reg[12][0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.272 r  invaderShootTimer[12][2]_i_1/O
                         net (fo=1, routed)           0.000     0.272    invaderShootTimer[12][2]_i_1_n_0
    SLICE_X37Y24         FDRE                                         r  invaderShootTimer_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 invaderShootTimer_reg[9][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            invaderShootTimer_reg[9][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE                         0.000     0.000 r  invaderShootTimer_reg[9][7]/C
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  invaderShootTimer_reg[9][7]/Q
                         net (fo=5, routed)           0.087     0.228    invaderShootTimer_reg[9][7]
    SLICE_X59Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.273 r  invaderShootTimer[9][8]_i_1/O
                         net (fo=1, routed)           0.000     0.273    invaderShootTimer[9][8]_i_1_n_0
    SLICE_X59Y65         FDSE                                         r  invaderShootTimer_reg[9][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INVADERS[9].INVADER_i/y_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            INVADERS[9].INVADER_i/y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.093%)  route 0.087ns (31.907%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDPE                         0.000     0.000 r  INVADERS[9].INVADER_i/y_reg[1]/C
    SLICE_X36Y58         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  INVADERS[9].INVADER_i/y_reg[1]/Q
                         net (fo=23, routed)          0.087     0.228    INVADERS[9].INVADER_i/y_reg[10]_0[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  INVADERS[9].INVADER_i/y[3]_i_1__5/O
                         net (fo=1, routed)           0.000     0.273    INVADERS[9].INVADER_i/y[3]_i_1__5_n_0
    SLICE_X37Y58         FDCE                                         r  INVADERS[9].INVADER_i/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INVADERS[18].INVADER_i/y_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            posYInBulletInvader_reg[18][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.146%)  route 0.135ns (48.854%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE                         0.000     0.000 r  INVADERS[18].INVADER_i/y_reg[10]/C
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  INVADERS[18].INVADER_i/y_reg[10]/Q
                         net (fo=11, routed)          0.135     0.276    INVADERS[18].INVADER_i_n_11
    SLICE_X7Y35          FDRE                                         r  posYInBulletInvader_reg[18][10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/vga_blue_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 4.087ns (45.659%)  route 4.865ns (54.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.558     1.558    VGA/pxl_clk
    SLICE_X49Y96         FDRE                                         r  VGA/vga_blue_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.419     1.977 r  VGA/vga_blue_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.865     6.842    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.668    10.510 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.510    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 3.959ns (44.661%)  route 4.906ns (55.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.559     1.559    VGA/pxl_clk
    SLICE_X48Y99         FDRE                                         r  VGA/vga_blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  VGA/vga_blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.906     6.921    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.424 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.424    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.825ns  (logic 3.975ns (45.040%)  route 4.850ns (54.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.558     1.558    VGA/pxl_clk
    SLICE_X49Y96         FDRE                                         r  VGA/vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  VGA/vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           4.850     6.864    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.383 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.383    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.703ns  (logic 3.981ns (45.742%)  route 4.722ns (54.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.559     1.559    VGA/pxl_clk
    SLICE_X48Y99         FDRE                                         r  VGA/vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  VGA/vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           4.722     6.737    vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.262 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.262    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.610ns  (logic 4.176ns (48.499%)  route 4.434ns (51.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.556     1.556    VGA/pxl_clk
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  VGA/vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           4.434     6.468    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.698    10.166 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.166    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_green_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.573ns  (logic 3.977ns (46.391%)  route 4.596ns (53.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.556     1.556    VGA/pxl_clk
    SLICE_X45Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     2.012 r  VGA/vga_green_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.596     6.608    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.129 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.129    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.523ns  (logic 4.123ns (48.378%)  route 4.400ns (51.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.556     1.556    VGA/pxl_clk
    SLICE_X44Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.419     1.975 r  VGA/vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           4.400     6.375    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.704    10.079 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.079    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_red_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.431ns  (logic 4.042ns (47.937%)  route 4.390ns (52.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.556     1.556    VGA/pxl_clk
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VGA/vga_red_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.390     6.464    lopt_6
    G19                  OBUF (Prop_obuf_I_O)         3.524     9.987 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.987    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.349ns  (logic 3.961ns (47.447%)  route 4.388ns (52.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.555     1.555    VGA/pxl_clk
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  VGA/vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           4.388     6.399    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.904 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.904    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.293ns  (logic 4.094ns (49.371%)  route 4.199ns (50.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.555     1.555    VGA/pxl_clk
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  VGA/vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           4.199     6.173    vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.675     9.848 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.848    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.368ns (54.360%)  route 1.149ns (45.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.552     0.552    VGA/pxl_clk
    SLICE_X34Y69         FDRE                                         r  VGA/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  VGA/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.149     1.865    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.069 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.069    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.372ns (48.795%)  route 1.440ns (51.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.562     0.562    VGA/pxl_clk
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           1.440     2.143    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.374 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.374    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.838ns  (logic 1.361ns (47.961%)  route 1.477ns (52.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.562     0.562    VGA/pxl_clk
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.477     2.180    lopt_8
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.400 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.400    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.385ns (48.374%)  route 1.478ns (51.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.562     0.562    VGA/pxl_clk
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  VGA/vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           1.478     2.167    vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.257     3.424 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.424    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.869ns  (logic 1.339ns (46.662%)  route 1.530ns (53.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.557     0.557    VGA/pxl_clk
    SLICE_X49Y68         FDRE                                         r  VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           1.530     2.228    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.426 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.426    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.899ns  (logic 1.348ns (46.478%)  route 1.552ns (53.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.562     0.562    VGA/pxl_clk
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           1.552     2.254    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.461 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.461    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_red_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.389ns (47.198%)  route 1.554ns (52.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.563     0.563    VGA/pxl_clk
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  VGA/vga_red_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.554     2.280    lopt_6
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.505 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.505    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.964ns  (logic 1.411ns (47.612%)  route 1.553ns (52.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.563     0.563    VGA/pxl_clk
    SLICE_X44Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.128     0.691 r  VGA/vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           1.553     2.243    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.283     3.526 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.526    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.012ns  (logic 1.426ns (47.336%)  route 1.586ns (52.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.563     0.563    VGA/pxl_clk
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.148     0.711 r  VGA/vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           1.586     2.297    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.278     3.575 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.575    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_green_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.014ns  (logic 1.363ns (45.225%)  route 1.651ns (54.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.563     0.563    VGA/pxl_clk
    SLICE_X45Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VGA/vga_green_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.651     2.354    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.576 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.576    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.575     6.575    VGA/pixel_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VGA/pixel_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VGA/pixel_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VGA/pixel_clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     0.549    VGA/pixel_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VGA/pixel_clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JOYSTICK/cs_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.453ns  (logic 3.961ns (61.381%)  route 2.492ns (38.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.738     5.259    JOYSTICK/clk
    SLICE_X55Y106        FDPE                                         r  JOYSTICK/cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDPE (Prop_fdpe_C_Q)         0.456     5.715 r  JOYSTICK/cs_n_reg/Q
                         net (fo=1, routed)           2.492     8.207    cs_n_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    11.712 r  cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    11.712    cs_n
    J1                                                                r  cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/trigger_button_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 1.138ns (17.655%)  route 5.308ns (82.345%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.739     5.260    JOYSTICK/clk
    SLICE_X56Y103        FDCE                                         r  JOYSTICK/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.518     5.778 r  JOYSTICK/trigger_button_reg/Q
                         net (fo=8, routed)           2.189     7.967    JOYSTICK/trigger_button
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.124     8.091 r  JOYSTICK/updatePosCollision_i_1/O
                         net (fo=3, routed)           1.454     9.545    INVADERS[7].INVADER_i/collision01122_out
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.669 r  INVADERS[7].INVADER_i/collision_i_25/O
                         net (fo=1, routed)           0.574    10.243    INVADERS[10].INVADER_i/collision_i_4_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  INVADERS[10].INVADER_i/collision_i_9/O
                         net (fo=1, routed)           0.280    10.647    INVADERS[10].INVADER_i/collision_i_9_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.771 r  INVADERS[10].INVADER_i/collision_i_4/O
                         net (fo=1, routed)           0.811    11.582    INVADERS[20].INVADER_i/collision_reg_2
    SLICE_X48Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.706 r  INVADERS[20].INVADER_i/collision_i_1/O
                         net (fo=1, routed)           0.000    11.706    INVADERS[20].INVADER_i_n_44
    SLICE_X48Y53         FDRE                                         r  collision_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/spi_master_0/mosi_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 3.972ns (67.365%)  route 1.924ns (32.635%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.627     5.148    JOYSTICK/spi_master_0/clk
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/mosi_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  JOYSTICK/spi_master_0/mosi_tristate_oe_reg/Q
                         net (fo=2, routed)           1.924     7.528    mosi_OBUF
    L2                   OBUFT (Prop_obuft_I_O)       3.516    11.044 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.044    mosi
    L2                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.648ns  (logic 3.946ns (69.862%)  route 1.702ns (30.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.627     5.148    JOYSTICK/spi_master_0/clk
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  JOYSTICK/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.702     7.306    sclk_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    10.796 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.796    sclk
    G2                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.296ns  (logic 1.684ns (39.200%)  route 2.612ns (60.800%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.552     5.073    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  JOYSTICK/x_position_reg[7]/Q
                         net (fo=2, routed)           1.564     7.093    SHIP/xIn_reg[4]_2[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.217 r  SHIP/xIn[10]_i_4/O
                         net (fo=3, routed)           1.047     8.265    SHIP/xIn_reg[10]_36[0]
    SLICE_X57Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  SHIP/xIn[4]_i_5/O
                         net (fo=1, routed)           0.000     8.389    SHIP/xIn[4]_i_5_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.921 r  SHIP/xIn_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.921    SHIP/xIn_reg[4]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  SHIP/xIn_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.035    SHIP/xIn_reg[8]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 r  SHIP/xIn_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.369    SHIP/xIn_reg[10]_i_2_n_6
    SLICE_X57Y63         FDCE                                         r  SHIP/xIn_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.185ns  (logic 1.573ns (37.588%)  route 2.612ns (62.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.552     5.073    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  JOYSTICK/x_position_reg[7]/Q
                         net (fo=2, routed)           1.564     7.093    SHIP/xIn_reg[4]_2[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.217 r  SHIP/xIn[10]_i_4/O
                         net (fo=3, routed)           1.047     8.265    SHIP/xIn_reg[10]_36[0]
    SLICE_X57Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  SHIP/xIn[4]_i_5/O
                         net (fo=1, routed)           0.000     8.389    SHIP/xIn[4]_i_5_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.921 r  SHIP/xIn_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.921    SHIP/xIn_reg[4]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  SHIP/xIn_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.035    SHIP/xIn_reg[8]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.258 r  SHIP/xIn_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.258    SHIP/xIn_reg[10]_i_2_n_7
    SLICE_X57Y63         FDPE                                         r  SHIP/xIn_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.182ns  (logic 1.570ns (37.543%)  route 2.612ns (62.457%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.552     5.073    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  JOYSTICK/x_position_reg[7]/Q
                         net (fo=2, routed)           1.564     7.093    SHIP/xIn_reg[4]_2[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.217 r  SHIP/xIn[10]_i_4/O
                         net (fo=3, routed)           1.047     8.265    SHIP/xIn_reg[10]_36[0]
    SLICE_X57Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  SHIP/xIn[4]_i_5/O
                         net (fo=1, routed)           0.000     8.389    SHIP/xIn[4]_i_5_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.921 r  SHIP/xIn_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.921    SHIP/xIn_reg[4]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.255 r  SHIP/xIn_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.255    SHIP/xIn_reg[8]_i_1_n_6
    SLICE_X57Y62         FDPE                                         r  SHIP/xIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.161ns  (logic 1.549ns (37.228%)  route 2.612ns (62.772%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.552     5.073    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  JOYSTICK/x_position_reg[7]/Q
                         net (fo=2, routed)           1.564     7.093    SHIP/xIn_reg[4]_2[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.217 r  SHIP/xIn[10]_i_4/O
                         net (fo=3, routed)           1.047     8.265    SHIP/xIn_reg[10]_36[0]
    SLICE_X57Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  SHIP/xIn[4]_i_5/O
                         net (fo=1, routed)           0.000     8.389    SHIP/xIn[4]_i_5_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.921 r  SHIP/xIn_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.921    SHIP/xIn_reg[4]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.234 r  SHIP/xIn_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.234    SHIP/xIn_reg[8]_i_1_n_4
    SLICE_X57Y62         FDCE                                         r  SHIP/xIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 1.475ns (36.091%)  route 2.612ns (63.909%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.552     5.073    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  JOYSTICK/x_position_reg[7]/Q
                         net (fo=2, routed)           1.564     7.093    SHIP/xIn_reg[4]_2[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.217 r  SHIP/xIn[10]_i_4/O
                         net (fo=3, routed)           1.047     8.265    SHIP/xIn_reg[10]_36[0]
    SLICE_X57Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  SHIP/xIn[4]_i_5/O
                         net (fo=1, routed)           0.000     8.389    SHIP/xIn[4]_i_5_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.921 r  SHIP/xIn_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.921    SHIP/xIn_reg[4]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.160 r  SHIP/xIn_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.160    SHIP/xIn_reg[8]_i_1_n_5
    SLICE_X57Y62         FDCE                                         r  SHIP/xIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.071ns  (logic 1.459ns (35.840%)  route 2.612ns (64.160%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.552     5.073    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  JOYSTICK/x_position_reg[7]/Q
                         net (fo=2, routed)           1.564     7.093    SHIP/xIn_reg[4]_2[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.217 r  SHIP/xIn[10]_i_4/O
                         net (fo=3, routed)           1.047     8.265    SHIP/xIn_reg[10]_36[0]
    SLICE_X57Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.389 r  SHIP/xIn[4]_i_5/O
                         net (fo=1, routed)           0.000     8.389    SHIP/xIn[4]_i_5_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.921 r  SHIP/xIn_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.921    SHIP/xIn_reg[4]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.144 r  SHIP/xIn_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.144    SHIP/xIn_reg[8]_i_1_n_7
    SLICE_X57Y62         FDPE                                         r  SHIP/xIn_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JOYSTICK/trigger_button_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hideBullet_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.922ns  (logic 0.209ns (22.659%)  route 0.713ns (77.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.646     1.530    JOYSTICK/clk
    SLICE_X56Y103        FDCE                                         r  JOYSTICK/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.164     1.694 f  JOYSTICK/trigger_button_reg/Q
                         net (fo=8, routed)           0.713     2.407    BULLET/trigger_button
    SLICE_X48Y55         LUT6 (Prop_lut6_I4_O)        0.045     2.452 r  BULLET/hideBullet_i_1/O
                         net (fo=1, routed)           0.000     2.452    BULLET_n_351
    SLICE_X48Y55         FDRE                                         r  hideBullet_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.132ns  (logic 0.186ns (16.436%)  route 0.946ns (83.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  JOYSTICK/x_position_reg[5]/Q
                         net (fo=1, routed)           0.683     2.269    JOYSTICK/x_position[5]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.045     2.314 r  JOYSTICK/xIn[10]_i_1/O
                         net (fo=11, routed)          0.263     2.577    SHIP/E[0]
    SLICE_X57Y62         FDPE                                         r  SHIP/xIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.132ns  (logic 0.186ns (16.436%)  route 0.946ns (83.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  JOYSTICK/x_position_reg[5]/Q
                         net (fo=1, routed)           0.683     2.269    JOYSTICK/x_position[5]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.045     2.314 r  JOYSTICK/xIn[10]_i_1/O
                         net (fo=11, routed)          0.263     2.577    SHIP/E[0]
    SLICE_X57Y62         FDPE                                         r  SHIP/xIn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.132ns  (logic 0.186ns (16.436%)  route 0.946ns (83.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  JOYSTICK/x_position_reg[5]/Q
                         net (fo=1, routed)           0.683     2.269    JOYSTICK/x_position[5]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.045     2.314 r  JOYSTICK/xIn[10]_i_1/O
                         net (fo=11, routed)          0.263     2.577    SHIP/E[0]
    SLICE_X57Y62         FDCE                                         r  SHIP/xIn_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.132ns  (logic 0.186ns (16.436%)  route 0.946ns (83.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  JOYSTICK/x_position_reg[5]/Q
                         net (fo=1, routed)           0.683     2.269    JOYSTICK/x_position[5]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.045     2.314 r  JOYSTICK/xIn[10]_i_1/O
                         net (fo=11, routed)          0.263     2.577    SHIP/E[0]
    SLICE_X57Y62         FDCE                                         r  SHIP/xIn_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.135ns  (logic 0.186ns (16.394%)  route 0.949ns (83.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  JOYSTICK/x_position_reg[5]/Q
                         net (fo=1, routed)           0.683     2.269    JOYSTICK/x_position[5]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.045     2.314 r  JOYSTICK/xIn[10]_i_1/O
                         net (fo=11, routed)          0.266     2.580    SHIP/E[0]
    SLICE_X57Y63         FDCE                                         r  SHIP/xIn_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.135ns  (logic 0.186ns (16.394%)  route 0.949ns (83.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  JOYSTICK/x_position_reg[5]/Q
                         net (fo=1, routed)           0.683     2.269    JOYSTICK/x_position[5]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.045     2.314 r  JOYSTICK/xIn[10]_i_1/O
                         net (fo=11, routed)          0.266     2.580    SHIP/E[0]
    SLICE_X57Y63         FDPE                                         r  SHIP/xIn_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 0.186ns (15.702%)  route 0.999ns (84.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  JOYSTICK/x_position_reg[5]/Q
                         net (fo=1, routed)           0.683     2.269    JOYSTICK/x_position[5]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.045     2.314 r  JOYSTICK/xIn[10]_i_1/O
                         net (fo=11, routed)          0.315     2.630    SHIP/E[0]
    SLICE_X57Y61         FDPE                                         r  SHIP/xIn_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 0.186ns (15.702%)  route 0.999ns (84.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  JOYSTICK/x_position_reg[5]/Q
                         net (fo=1, routed)           0.683     2.269    JOYSTICK/x_position[5]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.045     2.314 r  JOYSTICK/xIn[10]_i_1/O
                         net (fo=11, routed)          0.315     2.630    SHIP/E[0]
    SLICE_X57Y61         FDPE                                         r  SHIP/xIn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JOYSTICK/x_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SHIP/xIn_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 0.186ns (15.702%)  route 0.999ns (84.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  JOYSTICK/x_position_reg[5]/Q
                         net (fo=1, routed)           0.683     2.269    JOYSTICK/x_position[5]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.045     2.314 r  JOYSTICK/xIn[10]_i_1/O
                         net (fo=11, routed)          0.315     2.630    SHIP/E[0]
    SLICE_X57Y61         FDCE                                         r  SHIP/xIn_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            VGA/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.030ns  (logic 2.809ns (13.357%)  route 18.221ns (86.643%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.860     7.528    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.356     7.884 r  SHIP/lives[1]_i_153/O
                         net (fo=56, routed)          5.335    13.219    VGA/vga_red_reg_reg[3]_i_64_1
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.348    13.567 r  VGA/vga_red_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    13.567    SHIP/vga_red_reg_reg[3]_i_26_2[1]
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.968 r  SHIP/vga_red_reg_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.968    SHIP/vga_red_reg_reg[3]_i_64_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.125 r  SHIP/vga_red_reg_reg[3]_i_26/CO[1]
                         net (fo=1, routed)           0.796    14.921    VGA/vga_green_reg[2]_i_3_0[0]
    SLICE_X36Y62         LUT4 (Prop_lut4_I0_O)        0.329    15.250 r  VGA/vga_red_reg[3]_i_13/O
                         net (fo=5, routed)           1.151    16.401    VGA/vga_red_reg[3]_i_13_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.525 f  VGA/vga_green_reg[2]_i_3/O
                         net (fo=4, routed)           1.892    18.416    VGA/vga_green_reg[2]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.540 r  VGA/vga_green_reg[2]_i_5_comp_1/O
                         net (fo=1, routed)           0.773    19.314    VGA/Red11146_out_repN_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124    19.438 f  VGA/vga_green_reg[2]_i_2_comp_1/O
                         net (fo=1, routed)           0.648    20.085    VGA/vga_green_reg[2]_i_2_n_0_repN
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124    20.209 f  VGA/vga_red_reg[3]_i_5_comp/O
                         net (fo=2, routed)           0.671    20.880    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I2_O)        0.150    21.030 r  VGA/vga_red_reg[2]_i_1_comp/O
                         net (fo=2, routed)           0.000    21.030    VGA/vga_red_reg[2]_i_1_n_0
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457     1.457    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.439     1.439    VGA/pxl_clk
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]/C

Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.030ns  (logic 2.809ns (13.357%)  route 18.221ns (86.643%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.860     7.528    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.356     7.884 r  SHIP/lives[1]_i_153/O
                         net (fo=56, routed)          5.335    13.219    VGA/vga_red_reg_reg[3]_i_64_1
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.348    13.567 r  VGA/vga_red_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    13.567    SHIP/vga_red_reg_reg[3]_i_26_2[1]
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.968 r  SHIP/vga_red_reg_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.968    SHIP/vga_red_reg_reg[3]_i_64_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.125 r  SHIP/vga_red_reg_reg[3]_i_26/CO[1]
                         net (fo=1, routed)           0.796    14.921    VGA/vga_green_reg[2]_i_3_0[0]
    SLICE_X36Y62         LUT4 (Prop_lut4_I0_O)        0.329    15.250 r  VGA/vga_red_reg[3]_i_13/O
                         net (fo=5, routed)           1.151    16.401    VGA/vga_red_reg[3]_i_13_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.525 f  VGA/vga_green_reg[2]_i_3/O
                         net (fo=4, routed)           1.892    18.416    VGA/vga_green_reg[2]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.540 r  VGA/vga_green_reg[2]_i_5_comp_1/O
                         net (fo=1, routed)           0.773    19.314    VGA/Red11146_out_repN_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124    19.438 f  VGA/vga_green_reg[2]_i_2_comp_1/O
                         net (fo=1, routed)           0.648    20.085    VGA/vga_green_reg[2]_i_2_n_0_repN
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124    20.209 f  VGA/vga_red_reg[3]_i_5_comp/O
                         net (fo=2, routed)           0.671    20.880    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I2_O)        0.150    21.030 r  VGA/vga_red_reg[2]_i_1_comp/O
                         net (fo=2, routed)           0.000    21.030    VGA/vga_red_reg[2]_i_1_n_0
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457     1.457    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.439     1.439    VGA/pxl_clk
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            VGA/vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.757ns  (logic 2.779ns (13.388%)  route 17.978ns (86.612%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.860     7.528    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.356     7.884 r  SHIP/lives[1]_i_153/O
                         net (fo=56, routed)          5.335    13.219    VGA/vga_red_reg_reg[3]_i_64_1
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.348    13.567 r  VGA/vga_red_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    13.567    SHIP/vga_red_reg_reg[3]_i_26_2[1]
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.968 r  SHIP/vga_red_reg_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.968    SHIP/vga_red_reg_reg[3]_i_64_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.125 r  SHIP/vga_red_reg_reg[3]_i_26/CO[1]
                         net (fo=1, routed)           0.796    14.921    VGA/vga_green_reg[2]_i_3_0[0]
    SLICE_X36Y62         LUT4 (Prop_lut4_I0_O)        0.329    15.250 r  VGA/vga_red_reg[3]_i_13/O
                         net (fo=5, routed)           1.151    16.401    VGA/vga_red_reg[3]_i_13_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.525 f  VGA/vga_green_reg[2]_i_3/O
                         net (fo=4, routed)           1.892    18.416    VGA/vga_green_reg[2]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.540 r  VGA/vga_green_reg[2]_i_5_comp_1/O
                         net (fo=1, routed)           0.773    19.314    VGA/Red11146_out_repN_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124    19.438 f  VGA/vga_green_reg[2]_i_2_comp_1/O
                         net (fo=1, routed)           0.648    20.085    VGA/vga_green_reg[2]_i_2_n_0_repN
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124    20.209 f  VGA/vga_red_reg[3]_i_5_comp/O
                         net (fo=2, routed)           0.428    20.637    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.120    20.757 r  VGA/vga_red_reg[3]_i_2_comp/O
                         net (fo=2, routed)           0.000    20.757    VGA/vga_red_reg[3]_i_2_n_0
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457     1.457    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.438     1.438    VGA/pxl_clk
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]/C

Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            VGA/vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.757ns  (logic 2.779ns (13.388%)  route 17.978ns (86.612%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.860     7.528    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.356     7.884 r  SHIP/lives[1]_i_153/O
                         net (fo=56, routed)          5.335    13.219    VGA/vga_red_reg_reg[3]_i_64_1
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.348    13.567 r  VGA/vga_red_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    13.567    SHIP/vga_red_reg_reg[3]_i_26_2[1]
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.968 r  SHIP/vga_red_reg_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.968    SHIP/vga_red_reg_reg[3]_i_64_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.125 r  SHIP/vga_red_reg_reg[3]_i_26/CO[1]
                         net (fo=1, routed)           0.796    14.921    VGA/vga_green_reg[2]_i_3_0[0]
    SLICE_X36Y62         LUT4 (Prop_lut4_I0_O)        0.329    15.250 r  VGA/vga_red_reg[3]_i_13/O
                         net (fo=5, routed)           1.151    16.401    VGA/vga_red_reg[3]_i_13_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.525 f  VGA/vga_green_reg[2]_i_3/O
                         net (fo=4, routed)           1.892    18.416    VGA/vga_green_reg[2]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.540 r  VGA/vga_green_reg[2]_i_5_comp_1/O
                         net (fo=1, routed)           0.773    19.314    VGA/Red11146_out_repN_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124    19.438 f  VGA/vga_green_reg[2]_i_2_comp_1/O
                         net (fo=1, routed)           0.648    20.085    VGA/vga_green_reg[2]_i_2_n_0_repN
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124    20.209 f  VGA/vga_red_reg[3]_i_5_comp/O
                         net (fo=2, routed)           0.428    20.637    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.120    20.757 r  VGA/vga_red_reg[3]_i_2_comp/O
                         net (fo=2, routed)           0.000    20.757    VGA/vga_red_reg[3]_i_2_n_0
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457     1.457    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.438     1.438    VGA/pxl_clk
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 2.659ns (12.831%)  route 18.064ns (87.169%))
  Logic Levels:           11  (CARRY4=2 FDPE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.860     7.528    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.356     7.884 r  SHIP/lives[1]_i_153/O
                         net (fo=56, routed)          5.335    13.219    VGA/vga_red_reg_reg[3]_i_64_1
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.348    13.567 r  VGA/vga_red_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    13.567    SHIP/vga_red_reg_reg[3]_i_26_2[1]
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.968 r  SHIP/vga_red_reg_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.968    SHIP/vga_red_reg_reg[3]_i_64_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.125 f  SHIP/vga_red_reg_reg[3]_i_26/CO[1]
                         net (fo=1, routed)           0.796    14.921    VGA/vga_green_reg[2]_i_3_0[0]
    SLICE_X36Y62         LUT4 (Prop_lut4_I0_O)        0.329    15.250 f  VGA/vga_red_reg[3]_i_13/O
                         net (fo=5, routed)           2.131    17.381    VGA/vga_red_reg[3]_i_13_n_0
    SLICE_X47Y97         LUT2 (Prop_lut2_I1_O)        0.124    17.505 f  VGA/vga_green_reg[2]_i_4/O
                         net (fo=1, routed)           1.086    18.591    VGA/vga_green_reg[2]_i_4_n_0
    SLICE_X41Y97         LUT3 (Prop_lut3_I0_O)        0.124    18.715 r  VGA/vga_red_reg[3]_i_4_comp/O
                         net (fo=1, routed)           0.788    19.503    VGA/vga_red_reg[3]_i_4_n_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I0_O)        0.124    19.627 r  VGA/vga_red_reg[3]_i_11_comp_2/O
                         net (fo=1, routed)           0.779    20.406    VGA/vga_red_reg[3]_i_11_n_0_repN_2
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.124    20.530 r  VGA/vga_green_reg[2]_i_1_comp_1/O
                         net (fo=2, routed)           0.193    20.723    VGA/vga_green_reg[2]_i_1_n_0
    SLICE_X44Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457     1.457    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.439     1.439    VGA/pxl_clk
    SLICE_X44Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]/C

Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            VGA/vga_green_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.530ns  (logic 2.659ns (12.952%)  route 17.871ns (87.048%))
  Logic Levels:           11  (CARRY4=2 FDPE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.860     7.528    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.356     7.884 r  SHIP/lives[1]_i_153/O
                         net (fo=56, routed)          5.335    13.219    VGA/vga_red_reg_reg[3]_i_64_1
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.348    13.567 r  VGA/vga_red_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    13.567    SHIP/vga_red_reg_reg[3]_i_26_2[1]
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.968 r  SHIP/vga_red_reg_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.968    SHIP/vga_red_reg_reg[3]_i_64_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.125 f  SHIP/vga_red_reg_reg[3]_i_26/CO[1]
                         net (fo=1, routed)           0.796    14.921    VGA/vga_green_reg[2]_i_3_0[0]
    SLICE_X36Y62         LUT4 (Prop_lut4_I0_O)        0.329    15.250 f  VGA/vga_red_reg[3]_i_13/O
                         net (fo=5, routed)           2.131    17.381    VGA/vga_red_reg[3]_i_13_n_0
    SLICE_X47Y97         LUT2 (Prop_lut2_I1_O)        0.124    17.505 f  VGA/vga_green_reg[2]_i_4/O
                         net (fo=1, routed)           1.086    18.591    VGA/vga_green_reg[2]_i_4_n_0
    SLICE_X41Y97         LUT3 (Prop_lut3_I0_O)        0.124    18.715 r  VGA/vga_red_reg[3]_i_4_comp/O
                         net (fo=1, routed)           0.788    19.503    VGA/vga_red_reg[3]_i_4_n_0
    SLICE_X47Y98         LUT2 (Prop_lut2_I0_O)        0.124    19.627 r  VGA/vga_red_reg[3]_i_11_comp_2/O
                         net (fo=1, routed)           0.779    20.406    VGA/vga_red_reg[3]_i_11_n_0_repN_2
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.124    20.530 r  VGA/vga_green_reg[2]_i_1_comp_1/O
                         net (fo=2, routed)           0.000    20.530    VGA/vga_green_reg[2]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457     1.457    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.439     1.439    VGA/pxl_clk
    SLICE_X45Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 SHIP/xIn_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            VGA/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.653ns  (logic 2.535ns (12.899%)  route 17.118ns (87.101%))
  Logic Levels:           10  (CARRY4=2 FDPE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE                         0.000     0.000 r  SHIP/xIn_reg[1]/C
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SHIP/xIn_reg[1]/Q
                         net (fo=184, routed)         6.096     6.552    SHIP/Q[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.116     6.668 r  SHIP/xIn[10]_i_11/O
                         net (fo=3, routed)           0.860     7.528    SHIP/xIn[10]_i_11_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.356     7.884 r  SHIP/lives[1]_i_153/O
                         net (fo=56, routed)          5.335    13.219    VGA/vga_red_reg_reg[3]_i_64_1
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.348    13.567 r  VGA/vga_red_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    13.567    SHIP/vga_red_reg_reg[3]_i_26_2[1]
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.968 r  SHIP/vga_red_reg_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.968    SHIP/vga_red_reg_reg[3]_i_64_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.125 f  SHIP/vga_red_reg_reg[3]_i_26/CO[1]
                         net (fo=1, routed)           0.796    14.921    VGA/vga_green_reg[2]_i_3_0[0]
    SLICE_X36Y62         LUT4 (Prop_lut4_I0_O)        0.329    15.250 f  VGA/vga_red_reg[3]_i_13/O
                         net (fo=5, routed)           2.045    17.294    VGA/vga_red_reg[3]_i_13_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.124    17.418 r  VGA/vga_green_reg[1]_i_27/O
                         net (fo=1, routed)           1.188    18.606    VGA/vga_green_reg[1]_i_27_n_0
    SLICE_X46Y98         LUT4 (Prop_lut4_I2_O)        0.124    18.730 r  VGA/vga_green_reg[1]_i_8_comp_1/O
                         net (fo=1, routed)           0.799    19.529    VGA/vga_green_reg[1]_i_8_n_0_repN
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.124    19.653 r  VGA/vga_green_reg[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.653    VGA/vga_green_reg[1]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457     1.457    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.438     1.438    VGA/pxl_clk
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[1]/C

Slack:                    inf
  Source:                 INVADERBULLETS[10].INVADERBULLET/y_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.015ns  (logic 2.989ns (18.664%)  route 13.026ns (81.336%))
  Logic Levels:           12  (CARRY4=1 LDCE=1 LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          LDCE                         0.000     0.000 r  INVADERBULLETS[10].INVADERBULLET/y_reg[2]_LDC/G
    SLICE_X9Y30          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  INVADERBULLETS[10].INVADERBULLET/y_reg[2]_LDC/Q
                         net (fo=11, routed)          1.314     2.077    INVADERBULLETS[10].INVADERBULLET/y_reg[2]_LDC_n_0
    SLICE_X11Y30         LUT3 (Prop_lut3_I1_O)        0.152     2.229 f  INVADERBULLETS[10].INVADERBULLET/y[6]_C_i_3__19/O
                         net (fo=7, routed)           1.872     4.102    INVADERBULLETS[10].INVADERBULLET/bulletInvaderY[10][2]
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.326     4.428 r  INVADERBULLETS[10].INVADERBULLET/vga_green_reg[3]_i_1338/O
                         net (fo=5, routed)           0.989     5.416    INVADERBULLETS[10].INVADERBULLET/vga_green_reg[3]_i_1338_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.124     5.540 r  INVADERBULLETS[10].INVADERBULLET/vga_green_reg[3]_i_807/O
                         net (fo=1, routed)           0.000     5.540    VGA/vga_green_reg[3]_i_198_0[2]
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.858 f  VGA/vga_green_reg_reg[3]_i_442/CO[2]
                         net (fo=1, routed)           1.360     7.219    VGA/vga_green_reg_reg[3]_i_442_n_1
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.310     7.529 r  VGA/vga_green_reg[3]_i_198/O
                         net (fo=2, routed)           1.348     8.877    VGA/Red1383_out
    SLICE_X45Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.001 r  VGA/vga_green_reg[3]_i_60/O
                         net (fo=2, routed)           1.161    10.162    VGA/vga_green_reg[3]_i_60_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.286 f  VGA/vga_green_reg[3]_i_18/O
                         net (fo=3, routed)           1.604    11.890    VGA/vga_green_reg[3]_i_18_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.014 r  VGA/vga_green_reg[3]_i_5_comp_1/O
                         net (fo=2, routed)           1.574    13.587    VGA/vga_green_reg[3]_i_5_n_0_repN
    SLICE_X46Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.711 f  VGA/vga_green_reg[3]_i_19_comp/O
                         net (fo=1, routed)           0.859    14.571    VGA/vga_green_reg[3]_i_19_n_0
    SLICE_X46Y97         LUT2 (Prop_lut2_I0_O)        0.152    14.723 f  VGA/vga_red_reg[3]_i_11_comp/O
                         net (fo=1, routed)           0.944    15.667    VGA/vga_red_reg[3]_i_11_n_0_repN
    SLICE_X47Y96         LUT6 (Prop_lut6_I4_O)        0.348    16.015 r  VGA/vga_green_reg[3]_i_1_comp_2/O
                         net (fo=1, routed)           0.000    16.015    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457     1.457    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.438     1.438    VGA/pxl_clk
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 INVADERBULLETS[19].INVADERBULLET/y_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.068ns  (logic 2.393ns (15.881%)  route 12.675ns (84.119%))
  Logic Levels:           11  (CARRY4=1 FDPE=1 LUT2=1 LUT3=1 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDPE                         0.000     0.000 r  INVADERBULLETS[19].INVADERBULLET/y_reg[5]_P/C
    SLICE_X54Y32         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  INVADERBULLETS[19].INVADERBULLET/y_reg[5]_P/Q
                         net (fo=5, routed)           2.023     2.541    INVADERBULLETS[19].INVADERBULLET/y_reg[5]_P_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.124     2.665 r  INVADERBULLETS[19].INVADERBULLET/y[6]_C_i_6__11/O
                         net (fo=7, routed)           1.060     3.726    INVADERBULLETS[19].INVADERBULLET/bulletInvaderY[19][5]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.124     3.850 r  INVADERBULLETS[19].INVADERBULLET/vga_blue_reg[2]_i_781/O
                         net (fo=4, routed)           0.815     4.664    INVADERBULLETS[19].INVADERBULLET/vga_blue_reg[2]_i_781_n_0
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.788 r  INVADERBULLETS[19].INVADERBULLET/vga_blue_reg[2]_i_783/O
                         net (fo=2, routed)           0.593     5.381    INVADERBULLETS[19].INVADERBULLET/vga_blue_reg[2]_i_783_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.505 r  INVADERBULLETS[19].INVADERBULLET/vga_blue_reg[2]_i_348/O
                         net (fo=1, routed)           0.000     5.505    VGA/vga_blue_reg[2]_i_47_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.075 r  VGA/vga_blue_reg_reg[2]_i_137/CO[2]
                         net (fo=1, routed)           1.267     7.342    VGA/vga_blue_reg_reg[2]_i_137_n_1
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.313     7.655 f  VGA/vga_blue_reg[2]_i_47/O
                         net (fo=4, routed)           2.170     9.826    VGA/Red1491_out
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.950 f  VGA/vga_blue_reg[2]_i_12/O
                         net (fo=1, routed)           1.178    11.128    VGA/vga_blue_reg[2]_i_12_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.252 r  VGA/vga_blue_reg[2]_i_4/O
                         net (fo=2, routed)           1.783    13.034    VGA/vga_blue_reg[2]_i_4_n_0
    SLICE_X42Y96         LUT2 (Prop_lut2_I0_O)        0.124    13.158 r  VGA/vga_red_reg[3]_i_6/O
                         net (fo=4, routed)           1.454    14.612    VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    14.736 r  VGA/vga_blue_reg[3]_i_1_comp/O
                         net (fo=2, routed)           0.332    15.068    VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457     1.457    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.442     1.442    VGA/pxl_clk
    SLICE_X48Y99         FDRE                                         r  VGA/vga_blue_reg_reg[3]/C

Slack:                    inf
  Source:                 INVADERBULLETS[19].INVADERBULLET/y_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            VGA/vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.736ns  (logic 2.393ns (16.239%)  route 12.343ns (83.761%))
  Logic Levels:           11  (CARRY4=1 FDPE=1 LUT2=1 LUT3=1 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDPE                         0.000     0.000 r  INVADERBULLETS[19].INVADERBULLET/y_reg[5]_P/C
    SLICE_X54Y32         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  INVADERBULLETS[19].INVADERBULLET/y_reg[5]_P/Q
                         net (fo=5, routed)           2.023     2.541    INVADERBULLETS[19].INVADERBULLET/y_reg[5]_P_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.124     2.665 r  INVADERBULLETS[19].INVADERBULLET/y[6]_C_i_6__11/O
                         net (fo=7, routed)           1.060     3.726    INVADERBULLETS[19].INVADERBULLET/bulletInvaderY[19][5]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.124     3.850 r  INVADERBULLETS[19].INVADERBULLET/vga_blue_reg[2]_i_781/O
                         net (fo=4, routed)           0.815     4.664    INVADERBULLETS[19].INVADERBULLET/vga_blue_reg[2]_i_781_n_0
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.788 r  INVADERBULLETS[19].INVADERBULLET/vga_blue_reg[2]_i_783/O
                         net (fo=2, routed)           0.593     5.381    INVADERBULLETS[19].INVADERBULLET/vga_blue_reg[2]_i_783_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.505 r  INVADERBULLETS[19].INVADERBULLET/vga_blue_reg[2]_i_348/O
                         net (fo=1, routed)           0.000     5.505    VGA/vga_blue_reg[2]_i_47_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.075 r  VGA/vga_blue_reg_reg[2]_i_137/CO[2]
                         net (fo=1, routed)           1.267     7.342    VGA/vga_blue_reg_reg[2]_i_137_n_1
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.313     7.655 f  VGA/vga_blue_reg[2]_i_47/O
                         net (fo=4, routed)           2.170     9.826    VGA/Red1491_out
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.950 f  VGA/vga_blue_reg[2]_i_12/O
                         net (fo=1, routed)           1.178    11.128    VGA/vga_blue_reg[2]_i_12_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.252 r  VGA/vga_blue_reg[2]_i_4/O
                         net (fo=2, routed)           1.783    13.034    VGA/vga_blue_reg[2]_i_4_n_0
    SLICE_X42Y96         LUT2 (Prop_lut2_I0_O)        0.124    13.158 r  VGA/vga_red_reg[3]_i_6/O
                         net (fo=4, routed)           1.454    14.612    VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    14.736 r  VGA/vga_blue_reg[3]_i_1_comp/O
                         net (fo=2, routed)           0.000    14.736    VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  VGA/vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.457     1.457    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         1.442     1.442    VGA/pxl_clk
    SLICE_X48Y99         FDRE                                         r  VGA/vga_blue_reg_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameOver_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.253ns (15.646%)  route 1.364ns (84.354%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE                         0.000     0.000 r  gameOver_reg/C
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  gameOver_reg/Q
                         net (fo=3, routed)           0.371     0.535    VGA/vga_blue_reg_reg[2]_0
    SLICE_X44Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.580 r  VGA/vga_blue_reg[2]_i_2/O
                         net (fo=9, routed)           0.993     1.573    VGA/vga_blue_reg[2]_i_2_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I0_O)        0.044     1.617 r  VGA/vga_red_reg[3]_i_2_comp/O
                         net (fo=2, routed)           0.000     1.617    VGA/vga_red_reg[3]_i_2_n_0
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.832     0.832    VGA/pxl_clk
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]/C

Slack:                    inf
  Source:                 gameOver_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.253ns (15.646%)  route 1.364ns (84.354%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE                         0.000     0.000 r  gameOver_reg/C
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  gameOver_reg/Q
                         net (fo=3, routed)           0.371     0.535    VGA/vga_blue_reg_reg[2]_0
    SLICE_X44Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.580 r  VGA/vga_blue_reg[2]_i_2/O
                         net (fo=9, routed)           0.993     1.573    VGA/vga_blue_reg[2]_i_2_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I0_O)        0.044     1.617 r  VGA/vga_red_reg[3]_i_2_comp/O
                         net (fo=2, routed)           0.000     1.617    VGA/vga_red_reg[3]_i_2_n_0
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.832     0.832    VGA/pxl_clk
    SLICE_X41Y97         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 hideBullet_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.231ns (14.176%)  route 1.399ns (85.824%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE                         0.000     0.000 r  hideBullet_reg/C
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hideBullet_reg/Q
                         net (fo=5, routed)           0.422     0.563    VGA/hideBullet
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.608 r  VGA/vga_blue_reg[2]_i_3/O
                         net (fo=5, routed)           0.921     1.528    VGA/Red11141_out
    SLICE_X48Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.573 r  VGA/vga_blue_reg[2]_i_1/O
                         net (fo=2, routed)           0.056     1.630    VGA/vga_blue_reg[2]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  VGA/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.833     0.833    VGA/pxl_clk
    SLICE_X49Y96         FDRE                                         r  VGA/vga_blue_reg_reg[2]/C

Slack:                    inf
  Source:                 hideBullet_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vga_blue_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.231ns (14.176%)  route 1.399ns (85.824%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE                         0.000     0.000 r  hideBullet_reg/C
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hideBullet_reg/Q
                         net (fo=5, routed)           0.422     0.563    VGA/hideBullet
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.608 r  VGA/vga_blue_reg[2]_i_3/O
                         net (fo=5, routed)           0.921     1.528    VGA/Red11141_out
    SLICE_X48Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.573 r  VGA/vga_blue_reg[2]_i_1/O
                         net (fo=2, routed)           0.056     1.630    VGA/vga_blue_reg[2]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  VGA/vga_blue_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.833     0.833    VGA/pxl_clk
    SLICE_X49Y96         FDRE                                         r  VGA/vga_blue_reg_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 hideBulletInvader_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.276ns (16.251%)  route 1.422ns (83.749%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE                         0.000     0.000 r  hideBulletInvader_reg[26]/C
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hideBulletInvader_reg[26]/Q
                         net (fo=40, routed)          0.487     0.628    VGA/p_0_in937_in
    SLICE_X43Y67         LUT5 (Prop_lut5_I2_O)        0.045     0.673 f  VGA/vga_green_reg[3]_i_2/O
                         net (fo=1, routed)           0.677     1.350    VGA/Red1574_out
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.395 r  VGA/vga_red_reg[2]_i_2_comp_2/O
                         net (fo=1, routed)           0.259     1.653    VGA/vga_red_reg[2]_i_2_n_0_repN_1
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.698 r  VGA/vga_green_reg[3]_i_1_comp_2/O
                         net (fo=1, routed)           0.000     1.698    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.831     0.831    VGA/pxl_clk
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 gameOver_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vga_green_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.254ns (14.302%)  route 1.522ns (85.698%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE                         0.000     0.000 r  gameOver_reg/C
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  gameOver_reg/Q
                         net (fo=3, routed)           0.371     0.535    VGA/vga_blue_reg_reg[2]_0
    SLICE_X44Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.580 r  VGA/vga_blue_reg[2]_i_2/O
                         net (fo=9, routed)           1.151     1.731    VGA/vga_blue_reg[2]_i_2_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  VGA/vga_green_reg[2]_i_1_comp_1/O
                         net (fo=2, routed)           0.000     1.776    VGA/vga_green_reg[2]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.833     0.833    VGA/pxl_clk
    SLICE_X45Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 hideInvader_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.232ns (12.728%)  route 1.591ns (87.272%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE                         0.000     0.000 r  hideInvader_reg[2]/C
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hideInvader_reg[2]/Q
                         net (fo=11, routed)          0.311     0.452    VGA/vga_green_reg[3]_i_208_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.497 r  VGA/vga_red_reg[2]_i_3/O
                         net (fo=4, routed)           1.280     1.777    VGA/eqOp
    SLICE_X46Y97         LUT5 (Prop_lut5_I0_O)        0.046     1.823 r  VGA/vga_red_reg[2]_i_1_comp/O
                         net (fo=2, routed)           0.000     1.823    VGA/vga_red_reg[2]_i_1_n_0
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.833     0.833    VGA/pxl_clk
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]/C

Slack:                    inf
  Source:                 hideInvader_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.232ns (12.728%)  route 1.591ns (87.272%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE                         0.000     0.000 r  hideInvader_reg[2]/C
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hideInvader_reg[2]/Q
                         net (fo=11, routed)          0.311     0.452    VGA/vga_green_reg[3]_i_208_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.497 r  VGA/vga_red_reg[2]_i_3/O
                         net (fo=4, routed)           1.280     1.777    VGA/eqOp
    SLICE_X46Y97         LUT5 (Prop_lut5_I0_O)        0.046     1.823 r  VGA/vga_red_reg[2]_i_1_comp/O
                         net (fo=2, routed)           0.000     1.823    VGA/vga_red_reg[2]_i_1_n_0
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.833     0.833    VGA/pxl_clk
    SLICE_X46Y97         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 gameOver_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.254ns (13.845%)  route 1.581ns (86.155%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE                         0.000     0.000 r  gameOver_reg/C
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  gameOver_reg/Q
                         net (fo=3, routed)           0.371     0.535    VGA/vga_blue_reg_reg[2]_0
    SLICE_X44Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.580 r  VGA/vga_blue_reg[2]_i_2/O
                         net (fo=9, routed)           1.151     1.731    VGA/vga_blue_reg[2]_i_2_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  VGA/vga_green_reg[2]_i_1_comp_1/O
                         net (fo=2, routed)           0.059     1.835    VGA/vga_green_reg[2]_i_1_n_0
    SLICE_X44Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.833     0.833    VGA/pxl_clk
    SLICE_X44Y97         FDRE                                         r  VGA/vga_green_reg_reg[2]/C

Slack:                    inf
  Source:                 hideBulletInvader_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.845ns  (logic 0.276ns (14.958%)  route 1.569ns (85.042%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE                         0.000     0.000 r  hideBulletInvader_reg[5]/C
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hideBulletInvader_reg[5]/Q
                         net (fo=36, routed)          0.462     0.603    VGA/p_0_in916_in
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.648 f  VGA/vga_green_reg[3]_i_67/O
                         net (fo=3, routed)           0.911     1.559    VGA/Red1323_out
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.604 f  VGA/vga_green_reg[1]_i_8_comp/O
                         net (fo=1, routed)           0.197     1.800    VGA/vga_green_reg[1]_i_8_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  VGA/vga_green_reg[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.845    VGA/vga_green_reg[1]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=141, routed)         0.831     0.831    VGA/pxl_clk
    SLICE_X47Y96         FDRE                                         r  VGA/vga_green_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/spi_rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.938ns  (logic 2.328ns (16.704%)  route 11.610ns (83.296%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=982, routed)         9.952    11.408    JOYSTICK/reset_IBUF
    SLICE_X56Y104        LUT4 (Prop_lut4_I3_O)        0.157    11.565 r  JOYSTICK/spi_rx_data[17]_i_2/O
                         net (fo=2, routed)           0.862    12.427    JOYSTICK/spi_master_0/spi_rx_data_reg[17]_0
    SLICE_X56Y104        LUT5 (Prop_lut5_I0_O)        0.384    12.811 r  JOYSTICK/spi_master_0/spi_rx_data[7]_i_2/O
                         net (fo=3, routed)           0.796    13.607    JOYSTICK/spi_master_0/spi_rx_data[7]_i_2_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.331    13.938 r  JOYSTICK/spi_master_0/spi_rx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    13.938    JOYSTICK/spi_master_0_n_13
    SLICE_X57Y101        FDRE                                         r  JOYSTICK/spi_rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.614     4.955    JOYSTICK/clk
    SLICE_X57Y101        FDRE                                         r  JOYSTICK/spi_rx_data_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/spi_rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.701ns  (logic 2.328ns (16.993%)  route 11.373ns (83.007%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=982, routed)         9.952    11.408    JOYSTICK/reset_IBUF
    SLICE_X56Y104        LUT4 (Prop_lut4_I3_O)        0.157    11.565 r  JOYSTICK/spi_rx_data[17]_i_2/O
                         net (fo=2, routed)           0.862    12.427    JOYSTICK/spi_master_0/spi_rx_data_reg[17]_0
    SLICE_X56Y104        LUT5 (Prop_lut5_I0_O)        0.384    12.811 r  JOYSTICK/spi_master_0/spi_rx_data[7]_i_2/O
                         net (fo=3, routed)           0.559    13.370    JOYSTICK/spi_master_0/spi_rx_data[7]_i_2_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.331    13.701 r  JOYSTICK/spi_master_0/spi_rx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    13.701    JOYSTICK/spi_master_0_n_12
    SLICE_X57Y101        FDRE                                         r  JOYSTICK/spi_rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.614     4.955    JOYSTICK/clk
    SLICE_X57Y101        FDRE                                         r  JOYSTICK/spi_rx_data_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/spi_rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.695ns  (logic 2.322ns (16.956%)  route 11.373ns (83.044%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=982, routed)         9.952    11.408    JOYSTICK/reset_IBUF
    SLICE_X56Y104        LUT4 (Prop_lut4_I3_O)        0.157    11.565 r  JOYSTICK/spi_rx_data[17]_i_2/O
                         net (fo=2, routed)           0.862    12.427    JOYSTICK/spi_master_0/spi_rx_data_reg[17]_0
    SLICE_X56Y104        LUT5 (Prop_lut5_I0_O)        0.384    12.811 r  JOYSTICK/spi_master_0/spi_rx_data[7]_i_2/O
                         net (fo=3, routed)           0.559    13.370    JOYSTICK/spi_master_0/spi_rx_data[7]_i_2_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.325    13.695 r  JOYSTICK/spi_master_0/spi_rx_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.695    JOYSTICK/spi_master_0_n_11
    SLICE_X57Y101        FDRE                                         r  JOYSTICK/spi_rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.614     4.955    JOYSTICK/clk
    SLICE_X57Y101        FDRE                                         r  JOYSTICK/spi_rx_data_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.793ns  (logic 1.456ns (11.382%)  route 11.337ns (88.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=982, routed)        11.337    12.793    JOYSTICK/reset_IBUF
    SLICE_X52Y109        FDCE                                         f  JOYSTICK/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.610     4.951    JOYSTICK/clk
    SLICE_X52Y109        FDCE                                         r  JOYSTICK/count_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.793ns  (logic 1.456ns (11.382%)  route 11.337ns (88.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=982, routed)        11.337    12.793    JOYSTICK/reset_IBUF
    SLICE_X52Y109        FDCE                                         f  JOYSTICK/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.610     4.951    JOYSTICK/clk
    SLICE_X52Y109        FDCE                                         r  JOYSTICK/count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/spi_rx_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.594ns  (logic 1.968ns (15.628%)  route 10.625ns (84.372%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=982, routed)         9.952    11.408    JOYSTICK/reset_IBUF
    SLICE_X56Y104        LUT4 (Prop_lut4_I3_O)        0.157    11.565 r  JOYSTICK/spi_rx_data[17]_i_2/O
                         net (fo=2, routed)           0.674    12.239    JOYSTICK/spi_master_0/spi_rx_data_reg[17]_0
    SLICE_X57Y104        LUT5 (Prop_lut5_I1_O)        0.355    12.594 r  JOYSTICK/spi_master_0/spi_rx_data[17]_i_1/O
                         net (fo=1, routed)           0.000    12.594    JOYSTICK/spi_master_0_n_10
    SLICE_X57Y104        FDRE                                         r  JOYSTICK/spi_rx_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.613     4.954    JOYSTICK/clk
    SLICE_X57Y104        FDRE                                         r  JOYSTICK/spi_rx_data_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.473ns  (logic 1.456ns (11.675%)  route 11.017ns (88.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=982, routed)        11.017    12.473    JOYSTICK/reset_IBUF
    SLICE_X51Y109        FDCE                                         f  JOYSTICK/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.610     4.951    JOYSTICK/clk
    SLICE_X51Y109        FDCE                                         r  JOYSTICK/count_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.325ns  (logic 1.456ns (11.815%)  route 10.869ns (88.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=982, routed)        10.869    12.325    JOYSTICK/reset_IBUF
    SLICE_X51Y108        FDCE                                         f  JOYSTICK/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.611     4.952    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.325ns  (logic 1.456ns (11.815%)  route 10.869ns (88.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=982, routed)        10.869    12.325    JOYSTICK/reset_IBUF
    SLICE_X51Y108        FDCE                                         f  JOYSTICK/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.611     4.952    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.325ns  (logic 1.456ns (11.815%)  route 10.869ns (88.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=982, routed)        10.869    12.325    JOYSTICK/reset_IBUF
    SLICE_X51Y108        FDCE                                         f  JOYSTICK/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.611     4.952    JOYSTICK/clk
    SLICE_X51Y108        FDCE                                         r  JOYSTICK/count_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            JOYSTICK/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.221ns (25.892%)  route 0.634ns (74.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    JOYSTICK/spi_master_0/rx_buffer_reg[0]_0[0]
    SLICE_X55Y101        FDRE                                         r  JOYSTICK/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.920     2.048    JOYSTICK/spi_master_0/clk
    SLICE_X55Y101        FDRE                                         r  JOYSTICK/spi_master_0/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/x_position_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.664ns  (logic 0.224ns (6.120%)  route 3.440ns (93.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=982, routed)         3.440     3.664    JOYSTICK/reset_IBUF
    SLICE_X57Y84         FDCE                                         f  JOYSTICK/x_position_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.956    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/x_position_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.664ns  (logic 0.224ns (6.120%)  route 3.440ns (93.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=982, routed)         3.440     3.664    JOYSTICK/reset_IBUF
    SLICE_X57Y84         FDCE                                         f  JOYSTICK/x_position_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.956    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/x_position_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.664ns  (logic 0.224ns (6.120%)  route 3.440ns (93.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=982, routed)         3.440     3.664    JOYSTICK/reset_IBUF
    SLICE_X57Y84         FDCE                                         f  JOYSTICK/x_position_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.956    JOYSTICK/clk
    SLICE_X57Y84         FDCE                                         r  JOYSTICK/x_position_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/spi_master_0/assert_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.184ns  (logic 0.269ns (6.435%)  route 3.915ns (93.565%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=982, routed)         3.915     4.139    JOYSTICK/spi_master_0/reset_IBUF
    SLICE_X62Y97         LUT5 (Prop_lut5_I1_O)        0.045     4.184 r  JOYSTICK/spi_master_0/assert_data_i_1/O
                         net (fo=1, routed)           0.000     4.184    JOYSTICK/spi_master_0/assert_data_i_1_n_0
    SLICE_X62Y97         FDRE                                         r  JOYSTICK/spi_master_0/assert_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.992    JOYSTICK/spi_master_0/clk
    SLICE_X62Y97         FDRE                                         r  JOYSTICK/spi_master_0/assert_data_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/spi_master_0/ss_n_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.188ns  (logic 0.224ns (5.354%)  route 3.964ns (94.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=982, routed)         3.964     4.188    JOYSTICK/spi_master_0/reset_IBUF
    SLICE_X63Y98         FDPE                                         f  JOYSTICK/spi_master_0/ss_n_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.992    JOYSTICK/spi_master_0/clk
    SLICE_X63Y98         FDPE                                         r  JOYSTICK/spi_master_0/ss_n_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/spi_master_0/tx_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.235ns  (logic 0.269ns (6.359%)  route 3.965ns (93.641%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=982, routed)         3.965     4.190    JOYSTICK/spi_master_0/reset_IBUF
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.045     4.235 r  JOYSTICK/spi_master_0/tx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     4.235    JOYSTICK/spi_master_0/tx_buffer[6]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/tx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.992    JOYSTICK/spi_master_0/clk
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/tx_buffer_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/spi_master_0/state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.243ns  (logic 0.224ns (5.285%)  route 4.019ns (94.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=982, routed)         4.019     4.243    JOYSTICK/spi_master_0/reset_IBUF
    SLICE_X61Y99         FDCE                                         f  JOYSTICK/spi_master_0/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.990    JOYSTICK/spi_master_0/clk
    SLICE_X61Y99         FDCE                                         r  JOYSTICK/spi_master_0/state_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/spi_master_0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.257ns  (logic 0.269ns (6.325%)  route 3.988ns (93.675%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=982, routed)         3.988     4.212    JOYSTICK/spi_master_0/reset_IBUF
    SLICE_X63Y97         LUT4 (Prop_lut4_I1_O)        0.045     4.257 r  JOYSTICK/spi_master_0/sclk_i_1/O
                         net (fo=1, routed)           0.000     4.257    JOYSTICK/spi_master_0/sclk_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.992    JOYSTICK/spi_master_0/clk
    SLICE_X63Y97         FDRE                                         r  JOYSTICK/spi_master_0/sclk_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            JOYSTICK/spi_master_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.290ns  (logic 0.270ns (6.299%)  route 4.020ns (93.701%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=982, routed)         3.872     4.097    JOYSTICK/spi_master_0/reset_IBUF
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.046     4.143 r  JOYSTICK/spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.148     4.290    JOYSTICK/spi_master_0/count[31]_i_1_n_0
    SLICE_X60Y99         FDRE                                         r  JOYSTICK/spi_master_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.990    JOYSTICK/spi_master_0/clk
    SLICE_X60Y99         FDRE                                         r  JOYSTICK/spi_master_0/count_reg[29]/C





