

================================================================
== Vivado HLS Report for 'vlsiModel'
================================================================
* Date:           Thu Apr 18 00:48:38 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1568|  1568|         2|          -|          -|   784|    no    |
        |- Loop 2  |    20|    20|         2|          -|          -|    10|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (!tmp_2)
16 --> 
	15  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %dense_input_input_array), !map !315"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_input_input_ndim), !map !319"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_input_input_numel), !map !323"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_input_input_shape), !map !327"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %dense_3_output_array), !map !331"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_3_output_ndim), !map !335"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_3_output_numel), !map !339"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_3_output_shape), !map !343"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @vlsiModel_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.35ns)   --->   "br label %1" [vlsiModel.c:85415]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%z1 = phi i10 [ 0, %0 ], [ %z1_1, %2 ]"   --->   Operation 27 'phi' 'z1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%z1_cast2 = zext i10 %z1 to i64" [vlsiModel.c:85415]   --->   Operation 28 'zext' 'z1_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.43ns)   --->   "%tmp = icmp eq i10 %z1, -240" [vlsiModel.c:85415]   --->   Operation 29 'icmp' 'tmp' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.74ns)   --->   "%z1_1 = add i10 %z1, 1" [vlsiModel.c:85415]   --->   Operation 31 'add' 'z1_1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [vlsiModel.c:85415]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dense_input_input_a = getelementptr [784 x float]* %dense_input_input_array, i64 0, i64 %z1_cast2" [vlsiModel.c:85417]   --->   Operation 33 'getelementptr' 'dense_input_input_a' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.77ns)   --->   "%dense_input_input_a_1 = load float* %dense_input_input_a, align 4" [vlsiModel.c:85417]   --->   Operation 34 'load' 'dense_input_input_a_1' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%dense_input_input_s = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 0" [vlsiModel.c:85422]   --->   Operation 35 'getelementptr' 'dense_input_input_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.75ns)   --->   "%dense_input_input_s_1 = load i64* %dense_input_input_s, align 8" [vlsiModel.c:85422]   --->   Operation 36 'load' 'dense_input_input_s_1' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_output_ndim, align 8" [vlsiModel.c:85430]   --->   Operation 37 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i64 100, i64* @dense_output_numel, align 8" [vlsiModel.c:85431]   --->   Operation 38 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_1_output_ndim, align 8" [vlsiModel.c:85476]   --->   Operation 39 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "store i64 50, i64* @dense_1_output_numel, align 8" [vlsiModel.c:85477]   --->   Operation 40 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "store i64 2, i64* @dense_1_kernel_ndim, align 8" [vlsiModel.c:85491]   --->   Operation 41 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i64 5000, i64* @dense_1_kernel_numel, align 8" [vlsiModel.c:85492]   --->   Operation 42 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i64 50, i64* @dense_1_bias_numel, align 8" [vlsiModel.c:85507]   --->   Operation 43 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_2_output_ndim, align 8" [vlsiModel.c:85522]   --->   Operation 44 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i64 25, i64* @dense_2_output_numel, align 8" [vlsiModel.c:85523]   --->   Operation 45 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i64 2, i64* @dense_2_kernel_ndim, align 8" [vlsiModel.c:85536]   --->   Operation 46 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i64 1250, i64* @dense_2_kernel_numel, align 8" [vlsiModel.c:85537]   --->   Operation 47 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "store i64 25, i64* @dense_2_bias_numel, align 8" [vlsiModel.c:85552]   --->   Operation 48 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "store i64 2, i64* @dense_3_kernel_ndim, align 8" [vlsiModel.c:85566]   --->   Operation 49 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "store i64 250, i64* @dense_3_kernel_numel, align 8" [vlsiModel.c:85567]   --->   Operation 50 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "store i64 10, i64* @dense_3_bias_numel, align 8" [vlsiModel.c:85585]   --->   Operation 51 'store' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 52 [1/2] (2.77ns)   --->   "%dense_input_input_a_1 = load float* %dense_input_input_a, align 4" [vlsiModel.c:85417]   --->   Operation 52 'load' 'dense_input_input_a_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%dense_input_input_ar_1 = getelementptr inbounds [784 x float]* @dense_input_input_ar, i64 0, i64 %z1_cast2" [vlsiModel.c:85417]   --->   Operation 53 'getelementptr' 'dense_input_input_ar_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.77ns)   --->   "store float %dense_input_input_a_1, float* %dense_input_input_ar_1, align 4" [vlsiModel.c:85417]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %1" [vlsiModel.c:85415]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.51>
ST_4 : Operation 56 [1/2] (1.75ns)   --->   "%dense_input_input_s_1 = load i64* %dense_input_input_s, align 8" [vlsiModel.c:85422]   --->   Operation 56 'load' 'dense_input_input_s_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 57 [1/1] (1.75ns)   --->   "store i64 %dense_input_input_s_1, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 0), align 8" [vlsiModel.c:85422]   --->   Operation 57 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%dense_input_input_s_2 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 1" [vlsiModel.c:85423]   --->   Operation 58 'getelementptr' 'dense_input_input_s_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (1.75ns)   --->   "%dense_input_input_s_3 = load i64* %dense_input_input_s_2, align 8" [vlsiModel.c:85423]   --->   Operation 59 'load' 'dense_input_input_s_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%dense_input_input_s_4 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 2" [vlsiModel.c:85424]   --->   Operation 60 'getelementptr' 'dense_input_input_s_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.75ns)   --->   "%dense_input_input_s_5 = load i64* %dense_input_input_s_4, align 8" [vlsiModel.c:85424]   --->   Operation 61 'load' 'dense_input_input_s_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 62 [1/1] (1.75ns)   --->   "store i64 784, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85447]   --->   Operation 62 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 5 <SV = 3> <Delay = 3.51>
ST_5 : Operation 63 [1/2] (1.75ns)   --->   "%dense_input_input_s_3 = load i64* %dense_input_input_s_2, align 8" [vlsiModel.c:85423]   --->   Operation 63 'load' 'dense_input_input_s_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 64 [1/1] (1.75ns)   --->   "store i64 %dense_input_input_s_3, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 1), align 8" [vlsiModel.c:85423]   --->   Operation 64 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 65 [1/2] (1.75ns)   --->   "%dense_input_input_s_5 = load i64* %dense_input_input_s_4, align 8" [vlsiModel.c:85424]   --->   Operation 65 'load' 'dense_input_input_s_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 66 [1/1] (1.75ns)   --->   "store i64 %dense_input_input_s_5, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 2), align 8" [vlsiModel.c:85424]   --->   Operation 66 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%dense_input_input_s_6 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 3" [vlsiModel.c:85425]   --->   Operation 67 'getelementptr' 'dense_input_input_s_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (1.75ns)   --->   "%dense_input_input_s_7 = load i64* %dense_input_input_s_6, align 8" [vlsiModel.c:85425]   --->   Operation 68 'load' 'dense_input_input_s_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%dense_input_input_s_8 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 4" [vlsiModel.c:85426]   --->   Operation 69 'getelementptr' 'dense_input_input_s_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (1.75ns)   --->   "%dense_input_input_s_9 = load i64* %dense_input_input_s_8, align 8" [vlsiModel.c:85426]   --->   Operation 70 'load' 'dense_input_input_s_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 71 [1/1] (1.75ns)   --->   "store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85448]   --->   Operation 71 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 72 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85449]   --->   Operation 72 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 6 <SV = 4> <Delay = 3.51>
ST_6 : Operation 73 [1/2] (1.75ns)   --->   "%dense_input_input_s_7 = load i64* %dense_input_input_s_6, align 8" [vlsiModel.c:85425]   --->   Operation 73 'load' 'dense_input_input_s_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 74 [1/1] (1.75ns)   --->   "store i64 %dense_input_input_s_7, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 3), align 8" [vlsiModel.c:85425]   --->   Operation 74 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 75 [1/2] (1.75ns)   --->   "%dense_input_input_s_9 = load i64* %dense_input_input_s_8, align 8" [vlsiModel.c:85426]   --->   Operation 75 'load' 'dense_input_input_s_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 76 [1/1] (1.75ns)   --->   "store i64 %dense_input_input_s_9, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 4), align 8" [vlsiModel.c:85426]   --->   Operation 76 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 77 [1/1] (1.75ns)   --->   "store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 0), align 8" [vlsiModel.c:85432]   --->   Operation 77 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 78 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85450]   --->   Operation 78 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 79 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85451]   --->   Operation 79 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 80 [1/1] (1.75ns)   --->   "store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85493]   --->   Operation 80 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 7 <SV = 5> <Delay = 2.99>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%dense_input_input_n = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_input_input_ndim)" [vlsiModel.c:85420]   --->   Operation 81 'read' 'dense_input_input_n' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%dense_input_input_n_1 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_input_input_numel)" [vlsiModel.c:85421]   --->   Operation 82 'read' 'dense_input_input_n_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 1), align 8" [vlsiModel.c:85433]   --->   Operation 83 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 84 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 2), align 8" [vlsiModel.c:85434]   --->   Operation 84 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 85 [1/1] (1.75ns)   --->   "store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85494]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 86 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85495]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 87 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense(i64 %dense_input_input_n, i64 %dense_input_input_n_1, [5 x i64]* @dense_input_input_sh, [5 x i64]* @dense_kernel_shape, [784 x float]* @dense_input_input_ar)" [vlsiModel.c:85594]   --->   Operation 87 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.75>
ST_8 : Operation 88 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 3), align 8" [vlsiModel.c:85435]   --->   Operation 88 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 89 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 4), align 8" [vlsiModel.c:85436]   --->   Operation 89 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 90 [1/1] (1.75ns)   --->   "store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 0), align 8" [vlsiModel.c:85478]   --->   Operation 90 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 91 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85496]   --->   Operation 91 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 92 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85497]   --->   Operation 92 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 93 [1/1] (1.75ns)   --->   "store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85538]   --->   Operation 93 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense(i64 %dense_input_input_n, i64 %dense_input_input_n_1, [5 x i64]* @dense_input_input_sh, [5 x i64]* @dense_kernel_shape, [784 x float]* @dense_input_input_ar)" [vlsiModel.c:85594]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 2.99>
ST_9 : Operation 95 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 1), align 8" [vlsiModel.c:85479]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 96 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 2), align 8" [vlsiModel.c:85480]   --->   Operation 96 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 97 [1/1] (1.75ns)   --->   "store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85539]   --->   Operation 97 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 98 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85540]   --->   Operation 98 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%dense_1_output_numel_1 = load i64* @dense_1_output_numel, align 8" [vlsiModel.c:85595]   --->   Operation 99 'load' 'dense_1_output_numel_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%dense_output_ndim_lo = load i64* @dense_output_ndim, align 8" [vlsiModel.c:85595]   --->   Operation 100 'load' 'dense_output_ndim_lo' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%dense_output_numel_l = load i64* @dense_output_numel, align 8" [vlsiModel.c:85595]   --->   Operation 101 'load' 'dense_output_numel_l' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%dense_1_kernel_ndim_s = load i64* @dense_1_kernel_ndim, align 8" [vlsiModel.c:85595]   --->   Operation 102 'load' 'dense_1_kernel_ndim_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%dense_1_kernel_numel_1 = load i64* @dense_1_kernel_numel, align 8" [vlsiModel.c:85595]   --->   Operation 103 'load' 'dense_1_kernel_numel_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%dense_1_bias_numel_l = load i64* @dense_1_bias_numel, align 8" [vlsiModel.c:85595]   --->   Operation 104 'load' 'dense_1_bias_numel_l' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.3(i64 %dense_1_output_numel_1, i64 %dense_output_ndim_lo, i64 %dense_output_numel_l, [5 x i64]* @dense_output_shape, i64 %dense_1_kernel_ndim_s, i64 %dense_1_kernel_numel_1, [5 x i64]* @dense_1_kernel_shape, i64 %dense_1_bias_numel_l)" [vlsiModel.c:85595]   --->   Operation 105 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 1.75>
ST_10 : Operation 106 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 3), align 8" [vlsiModel.c:85481]   --->   Operation 106 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 107 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 4), align 8" [vlsiModel.c:85482]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 108 [1/1] (1.75ns)   --->   "store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 0), align 8" [vlsiModel.c:85524]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 109 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85541]   --->   Operation 109 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 110 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85542]   --->   Operation 110 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 111 [1/1] (1.75ns)   --->   "store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85568]   --->   Operation 111 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 112 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.3(i64 %dense_1_output_numel_1, i64 %dense_output_ndim_lo, i64 %dense_output_numel_l, [5 x i64]* @dense_output_shape, i64 %dense_1_kernel_ndim_s, i64 %dense_1_kernel_numel_1, [5 x i64]* @dense_1_kernel_shape, i64 %dense_1_bias_numel_l)" [vlsiModel.c:85595]   --->   Operation 112 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 2.99>
ST_11 : Operation 113 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 1), align 8" [vlsiModel.c:85525]   --->   Operation 113 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 114 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 2), align 8" [vlsiModel.c:85526]   --->   Operation 114 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 115 [1/1] (1.75ns)   --->   "store i64 10, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85569]   --->   Operation 115 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 116 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85570]   --->   Operation 116 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%dense_2_output_numel_1 = load i64* @dense_2_output_numel, align 8" [vlsiModel.c:85596]   --->   Operation 117 'load' 'dense_2_output_numel_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%dense_1_output_ndim_s = load i64* @dense_1_output_ndim, align 8" [vlsiModel.c:85596]   --->   Operation 118 'load' 'dense_1_output_ndim_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%dense_1_output_numel_2 = load i64* @dense_1_output_numel, align 8" [vlsiModel.c:85596]   --->   Operation 119 'load' 'dense_1_output_numel_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%dense_2_kernel_ndim_s = load i64* @dense_2_kernel_ndim, align 8" [vlsiModel.c:85596]   --->   Operation 120 'load' 'dense_2_kernel_ndim_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%dense_2_kernel_numel_1 = load i64* @dense_2_kernel_numel, align 8" [vlsiModel.c:85596]   --->   Operation 121 'load' 'dense_2_kernel_numel_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%dense_2_bias_numel_l = load i64* @dense_2_bias_numel, align 8" [vlsiModel.c:85596]   --->   Operation 122 'load' 'dense_2_bias_numel_l' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.2(i64 %dense_2_output_numel_1, i64 %dense_1_output_ndim_s, i64 %dense_1_output_numel_2, [5 x i64]* @dense_1_output_shape, i64 %dense_2_kernel_ndim_s, i64 %dense_2_kernel_numel_1, [5 x i64]* @dense_2_kernel_shape, i64 %dense_2_bias_numel_l)" [vlsiModel.c:85596]   --->   Operation 123 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 1.75>
ST_12 : Operation 124 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 3), align 8" [vlsiModel.c:85527]   --->   Operation 124 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_12 : Operation 125 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 4), align 8" [vlsiModel.c:85528]   --->   Operation 125 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_12 : Operation 126 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85571]   --->   Operation 126 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_12 : Operation 127 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85572]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_12 : Operation 128 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.2(i64 %dense_2_output_numel_1, i64 %dense_1_output_ndim_s, i64 %dense_1_output_numel_2, [5 x i64]* @dense_1_output_shape, i64 %dense_2_kernel_ndim_s, i64 %dense_2_kernel_numel_1, [5 x i64]* @dense_2_kernel_shape, i64 %dense_2_bias_numel_l)" [vlsiModel.c:85596]   --->   Operation 128 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 2.99>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%dense_2_output_ndim_s = load i64* @dense_2_output_ndim, align 8" [vlsiModel.c:85597]   --->   Operation 129 'load' 'dense_2_output_ndim_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%dense_2_output_numel_2 = load i64* @dense_2_output_numel, align 8" [vlsiModel.c:85597]   --->   Operation 130 'load' 'dense_2_output_numel_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%dense_3_kernel_ndim_s = load i64* @dense_3_kernel_ndim, align 8" [vlsiModel.c:85597]   --->   Operation 131 'load' 'dense_3_kernel_ndim_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%dense_3_kernel_numel_1 = load i64* @dense_3_kernel_numel, align 8" [vlsiModel.c:85597]   --->   Operation 132 'load' 'dense_3_kernel_numel_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%dense_3_bias_numel_l = load i64* @dense_3_bias_numel, align 8" [vlsiModel.c:85597]   --->   Operation 133 'load' 'dense_3_bias_numel_l' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.1(i64 %dense_2_output_ndim_s, i64 %dense_2_output_numel_2, [5 x i64]* @dense_2_output_shape, i64 %dense_3_kernel_ndim_s, i64 %dense_3_kernel_numel_1, [5 x i64]* @dense_3_kernel_shape, i64 %dense_3_bias_numel_l, [10 x float]* @dense_3_output_array_r)" [vlsiModel.c:85597]   --->   Operation 134 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 1.35>
ST_14 : Operation 135 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.1(i64 %dense_2_output_ndim_s, i64 %dense_2_output_numel_2, [5 x i64]* @dense_2_output_shape, i64 %dense_3_kernel_ndim_s, i64 %dense_3_kernel_numel_1, [5 x i64]* @dense_3_kernel_shape, i64 %dense_3_bias_numel_l, [10 x float]* @dense_3_output_array_r)" [vlsiModel.c:85597]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 136 [1/1] (1.35ns)   --->   "br label %4" [vlsiModel.c:85599]   --->   Operation 136 'br' <Predicate = true> <Delay = 1.35>

State 15 <SV = 13> <Delay = 1.75>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%z2 = phi i4 [ 0, %3 ], [ %z2_1, %5 ]"   --->   Operation 137 'phi' 'z2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%z2_cast1 = zext i4 %z2 to i64" [vlsiModel.c:85599]   --->   Operation 138 'zext' 'z2_cast1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (1.21ns)   --->   "%tmp_2 = icmp eq i4 %z2, -6" [vlsiModel.c:85599]   --->   Operation 139 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 140 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (1.49ns)   --->   "%z2_1 = add i4 %z2, 1" [vlsiModel.c:85599]   --->   Operation 141 'add' 'z2_1' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %6, label %5" [vlsiModel.c:85599]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%dense_3_output_array_1 = getelementptr inbounds [10 x float]* @dense_3_output_array_r, i64 0, i64 %z2_cast1" [vlsiModel.c:85601]   --->   Operation 143 'getelementptr' 'dense_3_output_array_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_15 : Operation 144 [2/2] (1.75ns)   --->   "%dense_3_output_array_2 = load float* %dense_3_output_array_1, align 4" [vlsiModel.c:85601]   --->   Operation 144 'load' 'dense_3_output_array_2' <Predicate = (!tmp_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [vlsiModel.c:85603]   --->   Operation 145 'ret' <Predicate = (tmp_2)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 4.52>
ST_16 : Operation 146 [1/2] (1.75ns)   --->   "%dense_3_output_array_2 = load float* %dense_3_output_array_1, align 4" [vlsiModel.c:85601]   --->   Operation 146 'load' 'dense_3_output_array_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%dense_3_output_arra = getelementptr [784 x float]* %dense_3_output_array, i64 0, i64 %z2_cast1" [vlsiModel.c:85601]   --->   Operation 147 'getelementptr' 'dense_3_output_arra' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (2.77ns)   --->   "store float %dense_3_output_array_2, float* %dense_3_output_arra, align 4" [vlsiModel.c:85601]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "br label %4" [vlsiModel.c:85599]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('z1') with incoming values : ('z1', vlsiModel.c:85415) [61]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('z1') with incoming values : ('z1', vlsiModel.c:85415) [61]  (0 ns)
	'getelementptr' operation ('dense_input_input_a', vlsiModel.c:85417) [68]  (0 ns)
	'load' operation ('dense_input_input_a_1', vlsiModel.c:85417) on array 'dense_input_input_array' [69]  (2.77 ns)

 <State 3>: 5.54ns
The critical path consists of the following:
	'load' operation ('dense_input_input_a_1', vlsiModel.c:85417) on array 'dense_input_input_array' [69]  (2.77 ns)
	'store' operation (vlsiModel.c:85417) of variable 'dense_input_input_a_1', vlsiModel.c:85417 on array 'dense_input_input_ar' [71]  (2.77 ns)

 <State 4>: 3.51ns
The critical path consists of the following:
	'load' operation ('dense_input_input_s_1', vlsiModel.c:85422) on array 'dense_input_input_shape' [77]  (1.75 ns)
	'store' operation (vlsiModel.c:85422) of variable 'dense_input_input_s_1', vlsiModel.c:85422 on array 'dense_input_input_sh' [78]  (1.75 ns)

 <State 5>: 3.51ns
The critical path consists of the following:
	'load' operation ('dense_input_input_s_3', vlsiModel.c:85423) on array 'dense_input_input_shape' [80]  (1.75 ns)
	'store' operation (vlsiModel.c:85423) of variable 'dense_input_input_s_3', vlsiModel.c:85423 on array 'dense_input_input_sh' [81]  (1.75 ns)

 <State 6>: 3.51ns
The critical path consists of the following:
	'load' operation ('dense_input_input_s_7', vlsiModel.c:85425) on array 'dense_input_input_shape' [86]  (1.75 ns)
	'store' operation (vlsiModel.c:85425) of variable 'dense_input_input_s_7', vlsiModel.c:85425 on array 'dense_input_input_sh' [87]  (1.75 ns)

 <State 7>: 3ns
The critical path consists of the following:
	wire read on port 'dense_input_input_ndim' (vlsiModel.c:85420) [74]  (0 ns)
	'call' operation (vlsiModel.c:85594) to 'k2c_dense' [141]  (3 ns)

 <State 8>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85435) of constant 1 on array 'dense_output_shape' [96]  (1.75 ns)

 <State 9>: 3ns
The critical path consists of the following:
	'load' operation ('dense_1_output_numel_1', vlsiModel.c:85595) on global variable 'dense_1_output_numel' [142]  (0 ns)
	'call' operation (vlsiModel.c:85595) to 'k2c_dense.3' [148]  (3 ns)

 <State 10>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85481) of constant 1 on array 'dense_1_output_shape' [108]  (1.75 ns)

 <State 11>: 3ns
The critical path consists of the following:
	'load' operation ('dense_2_output_numel_1', vlsiModel.c:85596) on global variable 'dense_2_output_numel' [149]  (0 ns)
	'call' operation (vlsiModel.c:85596) to 'k2c_dense.2' [155]  (3 ns)

 <State 12>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85527) of constant 1 on array 'dense_2_output_shape' [123]  (1.75 ns)

 <State 13>: 3ns
The critical path consists of the following:
	'load' operation ('dense_2_output_ndim_s', vlsiModel.c:85597) on global variable 'dense_2_output_ndim' [156]  (0 ns)
	'call' operation (vlsiModel.c:85597) to 'k2c_dense.1' [161]  (3 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('z2') with incoming values : ('z2', vlsiModel.c:85599) [164]  (1.35 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'phi' operation ('z2') with incoming values : ('z2', vlsiModel.c:85599) [164]  (0 ns)
	'getelementptr' operation ('dense_3_output_array_1', vlsiModel.c:85601) [171]  (0 ns)
	'load' operation ('dense_3_output_array_2', vlsiModel.c:85601) on array 'dense_3_output_array_r' [172]  (1.75 ns)

 <State 16>: 4.53ns
The critical path consists of the following:
	'load' operation ('dense_3_output_array_2', vlsiModel.c:85601) on array 'dense_3_output_array_r' [172]  (1.75 ns)
	'store' operation (vlsiModel.c:85601) of variable 'dense_3_output_array_2', vlsiModel.c:85601 on array 'dense_3_output_array' [174]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
