
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v
# synth_design -part xc7z020clg484-3 -top PE -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top PE -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 51088 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 247705 ; free virtual = 315561
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PE' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:17]
INFO: [Synth 8-6157] synthesizing module 'PPG' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:1923]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:122]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:122]
INFO: [Synth 8-6155] done synthesizing module 'PPG' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:1923]
INFO: [Synth 8-6157] synthesizing module 'v0' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:1326]
INFO: [Synth 8-6155] done synthesizing module 'v0' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:1326]
INFO: [Synth 8-6157] synthesizing module 'v1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:729]
INFO: [Synth 8-6155] done synthesizing module 'v1' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:729]
INFO: [Synth 8-6157] synthesizing module 'v2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:132]
INFO: [Synth 8-6155] done synthesizing module 'v2' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:132]
INFO: [Synth 8-6157] synthesizing module 'mod_p' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:103]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:117]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:89]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:89]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:117]
INFO: [Synth 8-6155] done synthesizing module 'mod_p' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:103]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:79]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:79]
INFO: [Synth 8-6155] done synthesizing module 'PE' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:17]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1185]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1184]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1173]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1172]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1171]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1170]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1169]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1168]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1157]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1156]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1155]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1154]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1153]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1152]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1141]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1140]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1139]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1138]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1137]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1136]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1125]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1124]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1123]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1122]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1121]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1120]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1109]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1108]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1107]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1106]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1105]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1104]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1093]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1092]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1091]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1090]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1089]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1088]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1077]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1076]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1075]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1074]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1073]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1072]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1061]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1060]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1059]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1058]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1057]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1056]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1045]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1044]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1043]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1042]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1041]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1040]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1037]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1036]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1035]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1034]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1033]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1032]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1031]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1030]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1029]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1028]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1027]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1026]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1025]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1024]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1023]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1022]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1021]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1020]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1019]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1018]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1017]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1016]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1015]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1014]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1013]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1012]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1011]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1010]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1009]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1008]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1007]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1006]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1005]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1004]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1003]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1002]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1001]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1000]
WARNING: [Synth 8-3331] design v2 has unconnected port a[999]
WARNING: [Synth 8-3331] design v2 has unconnected port a[998]
WARNING: [Synth 8-3331] design v2 has unconnected port a[997]
WARNING: [Synth 8-3331] design v2 has unconnected port a[996]
WARNING: [Synth 8-3331] design v2 has unconnected port a[995]
WARNING: [Synth 8-3331] design v2 has unconnected port a[994]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1580.301 ; gain = 106.660 ; free physical = 247676 ; free virtual = 315534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1580.301 ; gain = 106.660 ; free physical = 247662 ; free virtual = 315521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.297 ; gain = 114.656 ; free physical = 247664 ; free virtual = 315523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.371 ; gain = 211.730 ; free physical = 247315 ; free virtual = 315174
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |PE__GB0       |           1|     54916|
|2     |PE__GB1       |           1|     32019|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register R3_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:60]
INFO: [Synth 8-3538] Detected potentially large (wide) register R0_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:46]
INFO: [Synth 8-3538] Detected potentially large (wide) register R1_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:40]
INFO: [Synth 8-3538] Detected potentially large (wide) register R2_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:43]
Detailed RTL Component Info : 
+---Registers : 
	             1188 Bit    Registers := 1     
	             1186 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1188 Bit        Muxes := 1     
	   2 Input   1186 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register R3_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:60]
INFO: [Synth 8-3538] Detected potentially large (wide) register R0_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:46]
INFO: [Synth 8-3538] Detected potentially large (wide) register R1_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:40]
INFO: [Synth 8-3538] Detected potentially large (wide) register R2_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v:43]
Hierarchical RTL Component report 
Module PE 
Detailed RTL Component Info : 
+---Registers : 
	             1188 Bit    Registers := 1     
	             1186 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1188 Bit        Muxes := 1     
	   2 Input   1186 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2153.961 ; gain = 680.320 ; free physical = 245507 ; free virtual = 313415
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |PE__GB0       |           1|     50144|
|2     |PE__GB1       |           1|     24911|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 2153.965 ; gain = 680.324 ; free physical = 245508 ; free virtual = 313414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |PE__GB0       |           1|     50144|
|2     |PE__GB1       |           1|     24911|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 2472.883 ; gain = 999.242 ; free physical = 244986 ; free virtual = 312892
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 2472.887 ; gain = 999.246 ; free physical = 245097 ; free virtual = 313002
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 2472.887 ; gain = 999.246 ; free physical = 245103 ; free virtual = 313009
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 2472.887 ; gain = 999.246 ; free physical = 245107 ; free virtual = 313013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 2472.887 ; gain = 999.246 ; free physical = 245102 ; free virtual = 313008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2472.887 ; gain = 999.246 ; free physical = 244969 ; free virtual = 312875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2472.887 ; gain = 999.246 ; free physical = 244963 ; free virtual = 312869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |  1191|
|2     |LUT3 |  3958|
|3     |LUT4 |  4030|
|4     |LUT5 |  1054|
|5     |LUT6 |  3486|
|6     |FDRE |  4774|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 18493|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2472.887 ; gain = 999.246 ; free physical = 244962 ; free virtual = 312868
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2028 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2472.887 ; gain = 999.246 ; free physical = 244963 ; free virtual = 312869
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2472.891 ; gain = 999.246 ; free physical = 244972 ; free virtual = 312878
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'PE' is not ideal for floorplanning, since the cellview 'PE' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2535.059 ; gain = 0.000 ; free physical = 246070 ; free virtual = 313977
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2535.059 ; gain = 1061.516 ; free physical = 246129 ; free virtual = 314035
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.094 ; gain = 72.035 ; free physical = 245430 ; free virtual = 313334
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.094 ; gain = 0.000 ; free physical = 245432 ; free virtual = 313336
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2631.105 ; gain = 0.000 ; free physical = 245389 ; free virtual = 313304
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245934 ; free virtual = 313838

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 134fd5d14

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245926 ; free virtual = 313830

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 134fd5d14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245660 ; free virtual = 313564
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 134fd5d14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245749 ; free virtual = 313653
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 134fd5d14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245798 ; free virtual = 313702
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 134fd5d14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245805 ; free virtual = 313710
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 134fd5d14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245671 ; free virtual = 313575
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 134fd5d14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245662 ; free virtual = 313566
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245641 ; free virtual = 313545
Ending Logic Optimization Task | Checksum: 134fd5d14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245630 ; free virtual = 313534

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 134fd5d14

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245612 ; free virtual = 313517

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 134fd5d14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245605 ; free virtual = 313509

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245604 ; free virtual = 313508
Ending Netlist Obfuscation Task | Checksum: 134fd5d14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245598 ; free virtual = 313502
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245596 ; free virtual = 313500
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 134fd5d14
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module PE ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245665 ; free virtual = 313569
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.314 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.152 ; gain = 0.000 ; free physical = 245658 ; free virtual = 313563
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2854.406 ; gain = 168.254 ; free physical = 245144 ; free virtual = 313050
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244911 ; free virtual = 312817
Power optimization passes: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2854.406 ; gain = 168.254 ; free physical = 244911 ; free virtual = 312817

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244860 ; free virtual = 312766


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design PE ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 4774
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 134fd5d14

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244885 ; free virtual = 312791
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 134fd5d14
Power optimization: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2854.406 ; gain = 168.254 ; free physical = 244866 ; free virtual = 312772
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26419312 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 134fd5d14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244916 ; free virtual = 312822
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 134fd5d14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244902 ; free virtual = 312808
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 134fd5d14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244806 ; free virtual = 312713
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 134fd5d14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244789 ; free virtual = 312695
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 134fd5d14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244757 ; free virtual = 312663

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244752 ; free virtual = 312659
Ending Netlist Obfuscation Task | Checksum: 134fd5d14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244736 ; free virtual = 312642
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2854.406 ; gain = 168.254 ; free physical = 244735 ; free virtual = 312642
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243961 ; free virtual = 311867
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3560765d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243960 ; free virtual = 311867
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243965 ; free virtual = 311872

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d1d36cd4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243671 ; free virtual = 311578

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bc34f86b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243109 ; free virtual = 311018

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bc34f86b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243113 ; free virtual = 311022
Phase 1 Placer Initialization | Checksum: 1bc34f86b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243111 ; free virtual = 311020

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19f1315b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 242963 ; free virtual = 310870

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243777 ; free virtual = 311752

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18e2bb371

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243772 ; free virtual = 311746
Phase 2 Global Placement | Checksum: e6aec61e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243815 ; free virtual = 311766

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e6aec61e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243810 ; free virtual = 311763

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 143e663fb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243730 ; free virtual = 311690

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 163726297

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243712 ; free virtual = 311675

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 163726297

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243708 ; free virtual = 311673

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18fb59cfd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243173 ; free virtual = 311111

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 170cc1bfa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 242753 ; free virtual = 310690

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 170cc1bfa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 242789 ; free virtual = 310727
Phase 3 Detail Placement | Checksum: 170cc1bfa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 242864 ; free virtual = 310802

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b9fb596a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net R0[1187]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b9fb596a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243555 ; free virtual = 311477
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.287. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d6a8e7b9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243601 ; free virtual = 311521
Phase 4.1 Post Commit Optimization | Checksum: 1d6a8e7b9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243606 ; free virtual = 311528

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d6a8e7b9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243589 ; free virtual = 311505

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d6a8e7b9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243560 ; free virtual = 311475

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243550 ; free virtual = 311466
Phase 4.4 Final Placement Cleanup | Checksum: 1fb0c8819

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243536 ; free virtual = 311454
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fb0c8819

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243536 ; free virtual = 311455
Ending Placer Task | Checksum: 11e777a01

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243589 ; free virtual = 311507
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243592 ; free virtual = 311507
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243594 ; free virtual = 311509
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243585 ; free virtual = 311504
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 243521 ; free virtual = 311452
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 72d24a36 ConstDB: 0 ShapeSum: aba52fcb RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "d0[354]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[354]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ctrl[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ctrl[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[355]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[355]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[360]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[360]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[361]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[361]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[366]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[366]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[367]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[367]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[372]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[372]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[373]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[373]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[582]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[582]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[583]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[583]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[558]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[558]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[559]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[559]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[564]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[564]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[565]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[565]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[570]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[570]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[571]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[571]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[576]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[576]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[577]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[577]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[454]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[454]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[455]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[455]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[460]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[460]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[461]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[461]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[466]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[466]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[467]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[467]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[472]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[472]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[473]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[473]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[430]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[430]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[431]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[431]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[436]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[436]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[437]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[437]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[442]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[442]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[443]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[443]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[448]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[448]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[449]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[449]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[532]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[532]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[533]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[533]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[538]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[538]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[539]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[539]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[544]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[544]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[545]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[545]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[550]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[550]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[551]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[551]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[556]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[556]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[557]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[557]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[562]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[562]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[563]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[563]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[568]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[568]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[569]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[569]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[664]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[664]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[665]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[665]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[670]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[670]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[671]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[671]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[676]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[676]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[677]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[677]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[682]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[682]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[683]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[683]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[688]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[688]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[689]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[689]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[822]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[822]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[823]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[823]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[828]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[828]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[829]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[829]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[834]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[834]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[835]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[835]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[840]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[840]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[841]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[841]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[694]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[694]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[695]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[695]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[700]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[700]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[701]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[701]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[810]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[810]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[811]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[811]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[816]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[816]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[817]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[817]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[256]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[256]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[257]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[257]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[262]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[262]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[263]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[263]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[268]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[268]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[269]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[269]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[478]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[478]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[479]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[479]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[484]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[484]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d0[485]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d0[485]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: e06b4256

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244123 ; free virtual = 312038
Post Restoration Checksum: NetGraph: a87d34dc NumContArr: 37ee0d7a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e06b4256

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 244285 ; free virtual = 312215

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e06b4256

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245243 ; free virtual = 313181

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e06b4256

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245239 ; free virtual = 313179
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c8cb4ca8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245217 ; free virtual = 313158
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.443  | TNS=0.000  | WHS=0.113  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 206272416

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245211 ; free virtual = 313153

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c3cf8458

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245194 ; free virtual = 313136

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2486
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.219  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 186eeae7b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245088 ; free virtual = 313031
Phase 4 Rip-up And Reroute | Checksum: 186eeae7b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245088 ; free virtual = 313031

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 186eeae7b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245092 ; free virtual = 313035

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 186eeae7b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245090 ; free virtual = 313033
Phase 5 Delay and Skew Optimization | Checksum: 186eeae7b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245090 ; free virtual = 313033

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22b6992c9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245069 ; free virtual = 313012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.219  | TNS=0.000  | WHS=0.122  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22b6992c9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245063 ; free virtual = 313006
Phase 6 Post Hold Fix | Checksum: 22b6992c9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245060 ; free virtual = 313003

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.80134 %
  Global Horizontal Routing Utilization  = 4.15137 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1755c422f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245063 ; free virtual = 313006

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1755c422f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245058 ; free virtual = 313001

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 129252dd1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245013 ; free virtual = 312956

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.219  | TNS=0.000  | WHS=0.122  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 129252dd1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245020 ; free virtual = 312963
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245053 ; free virtual = 312996

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245053 ; free virtual = 312996
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245049 ; free virtual = 312992
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245032 ; free virtual = 312981
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2854.406 ; gain = 0.000 ; free physical = 245004 ; free virtual = 312966
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2858.438 ; gain = 0.000 ; free physical = 245582 ; free virtual = 313487
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:24:40 2022...
