// Seed: 4050691710
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output wand id_2,
    input wor id_3,
    input supply1 id_4,
    input supply0 id_5
    , id_13,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wire id_10,
    input tri0 id_11
);
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd87,
    parameter id_5 = 32'd12
) (
    input supply1 id_0,
    input uwire _id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply1 _id_5,
    output logic id_6,
    output logic id_7,
    input tri id_8,
    output supply0 id_9
);
  always id_7 = -1;
  always id_6 = -1;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_9,
      id_0,
      id_8,
      id_8,
      id_2,
      id_8,
      id_4,
      id_4,
      id_9,
      id_0
  );
  wire [id_5  ^  -1 : -1 'b0 +  id_1] id_11;
  assign id_7 = -1;
endmodule
