module uart_mult_byte_rx#(
        parameter  CLK_FREQ = 50_000_000,                 //ç³»ç»Ÿæ—¶é’Ÿé¢‘ç‡
        parameter  UART_BPS = 115200                     //ä¸²å£æ³¢ç‰¹ï¿???????
    )
    (
    input			    sys_clk,                  //ç³»ç»Ÿæ—¶é’Ÿ
    input             sys_rst_n,                //ç³»ç»Ÿå¤ä½ï¼Œä½ç”µå¹³æœ‰æ•ˆ
    input             uart_rxd,                 //UARTæ¥æ”¶ç«?å?

	 output  reg [ 7:0] uart_data,	
	 output  reg        uart_done,
	 output  reg        uart_get,               //é‡‡æ ·ï¿???????
	 
	 output  reg [7:0] pack_cnt,                //å­—èŠ‚è®¡æ•°
	 output  reg       pack_ing, 	            //æ¥æ”¶è¿‡ç¨‹æ ‡å¿—ï¿???????
	 output  reg       pack_done_d1,               //å¸§æ¥æ”¶å®Œæˆæ ‡å¿—ä½
	 output  reg [7:0] pack_num,                //æ¥æ”¶åˆ°çš„å­—èŠ‚ï¿???????
	 output  reg       recv_done,              //æ¥æ”¶å®Œä¸€å¸§æ•°æ?çš„æ¥æ”¶å’Œè§£ï¿½??????

     output  reg [7:0]     rev_data0   ,
     output  reg [7:0]     rev_data1   ,
     output  reg [7:0]     rev_data2   ,
     output  reg [7:0]     rev_data3   ,
     output  reg [7:0]     rev_data4   ,
     output  reg [7:0]     rev_data5   , 
     output  reg [7:0]     rev_data6   ,
     output  reg [7:0]     rev_data7   ,
     output  reg [7:0]     rev_data8   ,
     output  reg [7:0]     rev_data9   ,
     output  reg [7:0]     rev_data10  ,
     output  reg [7:0]     response_data // å“åº”æ•°æ®å¯„å­˜ï¿?? 
    );
    
localparam  DATA_NUM = 14;
integer j;

reg [7:0] pack_data [DATA_NUM-1:0];           //æ¥æ”¶çš„æ•°ï¿???????
//parameter define
// parameter  CLK_FREQ = 50_000_000;                 //ç³»ç»Ÿæ—¶é’Ÿé¢‘ç‡
// parameter  UART_BPS = 115200;                     //ä¸²å£æ³¢ç‰¹ï¿???????
localparam BPS_CNT  = CLK_FREQ/UART_BPS;        //ä¸ºå¾—åˆ°æŒ‡å®šæ³¢ç‰¹ç‡
 
localparam  TimeOut = BPS_CNT*DATA_NUM*10*2;//è¶…æ—¶æ—¶é—´

//èµ·å?‹ä¿¡å·ä¸‹é™æ²¿æ•ï¿½??????
wire       start_flag;
reg        uart_rxd_d0;
reg        uart_rxd_d1;

reg [15:0] clk_cnt;                             //ç³»ç»Ÿæ—¶é’Ÿè®¡æ•°ï¿???????
reg [ 3:0] rx_cnt;                              //æ¥æ”¶æ•°æ®è®¡æ•°ï¿???????
reg        rx_flag;                             //æ¥æ”¶è¿‡ç¨‹æ ‡å¿—ä¿¡å·
reg [ 7:0] rxdata;                              //æ¥æ”¶æ•°æ®å¯„å­˜ï¿???????

//æ¥æ”¶ä¿¡å·å®Œæˆæ ‡å¿—ä½ä¸Šå‡æ²¿
wire  rxdone_flag;
reg   uart_done_d0;
reg   uart_done_d1;
//åŒ…æ•°æ?æ¥æ”¶å®Œï¿½??????
wire  packdone_flag;
reg   pack_done;
reg   pack_done_d0;
// Add CRC8 calculation signals
wire [7:0] crc8_value;  // CRC8 calculated value
reg        crc8_en;     // CRC calculation enable
reg        crc8_clr;    // CRC clear signal
reg        crc_valid;  // CRC valid signal
// reg [7:0]     rev_data11;                            //æ¥æ”¶æ•°æ®åŒ…åŠŸèƒ½å·
//wire [7:0] crc8_value;  // å½“å‰CRCï¿???
//reg        crc8_en;     // CRCè®¡ç®—ä½¿èƒ½
// reg [7:0] reg_func;                            //æ¥æ”¶æ•°æ®åŒ…åŠŸèƒ½å·
//*****************************************************
//**                    main code
//*****************************************************
//æ•è·æ¥æ”¶ç«?å£ä¸‹é™ï¿½??????(èµ·å?‹ï¿½??????)ï¼Œå¾—åˆ°ä¸€ä¸?æ—¶é’Ÿå‘¨æœŸçš„è„‰å†²ä¿¡å?
assign  start_flag = uart_rxd_d1 & (~uart_rxd_d0);    
//å¯¹UARTæ¥æ”¶ç«?å£çš„æ•°æ®å»¶è¿Ÿä¸¤ä¸ªæ—¶é’Ÿå‘?ï¿???????
always @(posedge sys_clk or posedge sys_rst_n) begin 
    if (sys_rst_n) begin 
        uart_rxd_d0 <= 1'b0;
        uart_rxd_d1 <= 1'b0;          
    end
    else begin
        uart_rxd_d0  <= uart_rxd;                   
        uart_rxd_d1  <= uart_rxd_d0;
    end   
end
//å½“è„‰å†²ä¿¡å·start_flagåˆ°è¾¾æ—¶ï¼Œè¿›å…¥æ¥æ”¶è¿‡ç¨‹           
always @(posedge sys_clk or posedge sys_rst_n) begin         
    if (sys_rst_n)                                  
        rx_flag <= 1'b0;
    else begin
        if(start_flag)                          //ï¿???????æµ‹åˆ°èµ·å?‹ï¿½??????
            rx_flag <= 1'b1;                    //è¿›å…¥æ¥æ”¶è¿‡ç¨‹ï¼Œæ ‡å¿—ä½rx_flagæ‹‰é«˜
        else if((rx_cnt == 4'd9)&&(clk_cnt == BPS_CNT/2))
            rx_flag <= 1'b0;                    //è®¡æ•°åˆ°åœæ­?ä½ä¸­é—´æ—¶ï¼Œåœæ­¢æ¥æ”¶è¿‡ç¨?
        else
            rx_flag <= rx_flag;
    end
end
//è¿›å…¥æ¥æ”¶è¿‡ç¨‹åï¼Œå?åŠ¨ç³»ç»Ÿæ—¶é’Ÿè?¡æ•°å™¨ä¸æ¥æ”¶æ•°æ®è®¡æ•°ï¿???????
always @(posedge sys_clk or posedge sys_rst_n) begin         
    if (sys_rst_n) begin                             
        clk_cnt <= 16'd0;                                  
        rx_cnt  <= 4'd0;
    end                                                      
    else if ( rx_flag ) begin                   //å¤„äºæ¥æ”¶è¿‡ç¨‹
            if (clk_cnt < BPS_CNT - 1) begin
                clk_cnt <= clk_cnt + 1'b1;
                rx_cnt  <= rx_cnt;
            end
            else begin
                clk_cnt <= 16'd0;               //å¯¹ç³»ç»Ÿæ—¶é’Ÿè?¡æ•°è¾¾ï¿½??????ä¸?æ³¢ç‰¹ç‡å‘¨æœŸåæ¸…ï¿½??????
                rx_cnt  <= rx_cnt + 1'b1;       //æ­¤æ—¶æ¥æ”¶æ•°æ®è®¡æ•°å™¨åŠ 1
            end
        end
        else begin                              //æ¥æ”¶è¿‡ç¨‹ç»“æŸï¼Œè?¡æ•°å™¨æ¸…é›?
            clk_cnt <= 16'd0;
            rx_cnt  <= 4'd0;
        end
end
//æ ¹æ®æ¥æ”¶æ•°æ®è®¡æ•°å™¨æ¥å¯„å­˜uartæ¥æ”¶ç«?å£æ•°æ?
always @(posedge sys_clk or posedge sys_rst_n) begin 
    if (sys_rst_n)  begin
        rxdata <= 8'd0;     
		  uart_get<=1'b0;		
	 end  
    else if(rx_flag)                            //ç³»ç»Ÿå¤„äºæ¥æ”¶è¿‡ç¨‹
        if (clk_cnt == BPS_CNT/2) begin         //åˆ¤æ–­ç³»ç»Ÿæ—¶é’Ÿè®¡æ•°å™¨è?¡æ•°åˆ°æ•°æ?ä½ä¸­ï¿???????
            case ( rx_cnt )
             4'd1 : rxdata[0] <= uart_rxd_d1;   //å¯„å­˜æ•°æ®ä½æœ€ä½ä½
             4'd2 : rxdata[1] <= uart_rxd_d1;
             4'd3 : rxdata[2] <= uart_rxd_d1;
             4'd4 : rxdata[3] <= uart_rxd_d1;
             4'd5 : rxdata[4] <= uart_rxd_d1;
             4'd6 : rxdata[5] <= uart_rxd_d1;
             4'd7 : rxdata[6] <= uart_rxd_d1;
             4'd8 : rxdata[7] <= uart_rxd_d1;   //å¯„å­˜æ•°æ®ä½æœ€é«˜ä½
             default:;                                    
            endcase
				uart_get<=1'b1;	
        end
        else  begin
            rxdata <= rxdata;
				uart_get<=1'b0;	
		  end
    else begin
        rxdata <= 8'd0;
		  uart_get<=1'b0;	
	 end
end


//æ•°æ®æ¥æ”¶å®Œæ¯•åç»™å‡ºæ ‡å¿—ä¿¡å·å¹¶å¯„å­˜è¾“å‡ºæ¥æ”¶åˆ°çš„æ•°æ®
always @(posedge sys_clk or posedge sys_rst_n) begin        
    if (sys_rst_n) begin
        uart_data <= 8'd0;                               
        uart_done <= 1'b0;
    end
    else if(rx_cnt == 4'd9) begin               //æ¥æ”¶æ•°æ®è®¡æ•°å™¨è?¡æ•°åˆ°åœæ­?ä½æ—¶           
        uart_data <= rxdata;                    //å¯„å­˜è¾“å‡ºæ¥æ”¶åˆ°çš„æ•°æ®
        uart_done <= 1'b1;                      //å¹¶å°†æ¥æ”¶å®Œæˆæ ‡å¿—ä½æ‹‰ï¿???????
    end
    else begin
        uart_data <= 8'd0;                                   
        uart_done <= 1'b0; 
    end    
end

//---å•å­—èŠ‚æ¥æ”¶ç¨‹åºï¼Œuart_doneæ¥æ”¶å®Œæˆæ ‡å¿—ä½ä¼šæŒç»­åŠä¸ªæ³¢ç‰¹ç‡å‘¨æœŸï¼Œæ•æ‰ä¸Šå‡æ²¿å¯ä»¥è?¡æ•°ï¼Œé«˜ç”µå¹³çŠ¶æ?ï¼Œæ¥æ”¶æ•°æ®æœ‰æ•ˆ
//==============================================æ¥æ”¶å¤šä¸ªå­—èŠ‚ï¼Œæ·»åŠ çš„æ¨¡å—====================================================//

//æ•è·æ¥æ”¶å®Œæˆæ ‡å¿—ä½çš„ä¸Šå‡æ²¿ï¼Œå¾—åˆ°ï¿???????ä¸?æ—¶é’Ÿå‘¨æœŸçš„è„‰å†²ä¿¡å?
assign  rxdone_flag = uart_done_d0 & (~uart_done_d1);    
//å¯¹UARTå®Œæˆæ ‡å¿—çš„æ•°æ?å»¶è¿Ÿä¸¤ä¸ªæ—¶é’Ÿå‘?ï¿???????
always @(posedge sys_clk or posedge sys_rst_n) begin 
    if (sys_rst_n) begin 
        uart_done_d0 <= 1'b0;
        uart_done_d1 <= 1'b0;          
    end
    else begin
        uart_done_d0  <= uart_done;                   
        uart_done_d1  <= uart_done_d0;
    end   
end

//æ¥æ”¶åˆ°çš„æ•°æ®å­˜å…¥æ•°ç»„ä¸?ï¼Œå¹¶è®¡ï¿½??????
always @(posedge sys_clk or posedge sys_rst_n) begin      //æ¥æ”¶åˆ°æ•°ï¿???????  
    if (sys_rst_n) begin                             
		  pack_cnt <=8'd0;
		  pack_num <=8'd0;
		  pack_done<=1'b0; 
		  pack_ing <=1'b0;
          crc8_en  <= 1'b0;
          crc8_clr <= 1'b0;
          crc_valid <= 1'b0;
		  for (j=0;j<DATA_NUM;j=j+1) 
		    pack_data[j] <= 8'd0;		 
    end
	 else if(rxdone_flag) begin //æ¥æ”¶å®Œæˆæ ‡å¿—ä½çš„ä¸Šå‡æ²¿ï¼Œå»¶è¿Ÿäº†ä¸¤ä¸?æ—¶é’Ÿå‘?ï¿???????
		 if (pack_cnt < DATA_NUM-1) begin       //å¤„äºæ¥æ”¶è¿‡ç¨‹ï¿???????
				 for (j=0;j<DATA_NUM;j=j+1) begin
				     if(j==pack_cnt)
					    pack_data[pack_cnt] <= uart_data;//å¯„å­˜è¾“å‡ºæ¥æ”¶åˆ°çš„æ•°æ®
					  else
					    pack_data[j] <= pack_data[j];	
				 end
				 pack_cnt  <= pack_cnt + 1'b1; 
             pack_num <= 8'd0;	
		       pack_done<=1'b0; 
		       pack_ing <=1'b1;		 
		 end
		 else begin //æ¥æ”¶å®Œæˆ---ï¿???????åä¸€ä¸?å­—èŠ‚çš„æ¥æ”?
				 for (j=0;j<DATA_NUM;j=j+1) begin
				     if(j==pack_cnt)
					  pack_data[pack_cnt] <= uart_data;//å¯„å­˜è¾“å‡ºæ¥æ”¶åˆ°çš„æ•°æ®
					  else
					  pack_data[j] <= pack_data[j];	
				 end
				 pack_num <= pack_cnt + 1'b1; //åŠ ä¸Šï¿???????åä¸€ä¸?å­—ï¿½??????
			    pack_cnt  <= 8'd0;               //æ­¤æ—¶æ¥æ”¶æ•°æ®è®¡æ•°å™¨å½’é›¶ï¼Œå?æœ‰æ¥æ”¶å®Œæˆæ—¶æ‰æ¸…é›?
				 pack_done<=1'b1;      			 //è¾“å‡ºå¸§æ¥æ”¶å®Œæˆæ ‡å¿—ä½ï¼Œåªå­˜åœ¨ï¿???????ä¸?å‘?ï¿???????
				 pack_ing <=1'b0;
		 end  

        if (pack_cnt >= 1 && pack_cnt <= (DATA_NUM - 3)) begin
            crc8_en <= 1'b1;
        end
        else begin
            crc8_en <= 1'b0;
        end

        // Clear CRC at the start of a new frame
        if (pack_cnt == 0) begin
            crc8_clr <= 1'b1;
        end
        else begin
            crc8_clr <= 1'b0;
        end

        // Check CRC at byte 10 (index 10)
        if (pack_cnt == (DATA_NUM - 2)) begin
            crc_valid <= (pack_data[DATA_NUM - 2] == crc8_value);
        end
	 end
	 else begin
		  pack_cnt <=pack_cnt;
		  pack_ing <=pack_ing;//ä¿æŒ
		  pack_num <=pack_num;
		  pack_done<=1'b0;  
          crc8_en  <= 1'b0;
          crc8_clr <= 1'b0;
		  for (j=0;j<DATA_NUM;j=j+1) 
		    pack_data[j] <= pack_data[j];	
	 end
end
// ================== æ§åˆ¶é€»è¾‘ ==================
//always @(posedge sys_clk or negedge sys_rst_n) begin
//    if (sys_rst_n) begin
//        crc8_en <= 1'b0;
//    end else begin
//        // åœ¨æ¥æ”¶æ•°æ?æ—¶ä½¿èƒ½CRCè®¡ç®—
//        crc8_en <= uart_done;  // uart_doneä¸ºå­—èŠ‚æ¥æ”¶å®Œæˆæ ‡ï¿???
//    end
//end
//crc8 u_crc8 (
//    .clk      (sys_clk),
//    .rst_n    (~sys_rst_n),
//    .crc_en   (crc8_en),
//    .crc_clr  (pack_done),  // ï¿???å¸§æ¥æ”¶å®Œæˆæ—¶æ¸…é™¤CRC
//    .data_in  (uart_data),  // æ¥æ”¶åˆ°çš„å­—èŠ‚
//    .crc_out  (crc8_value)
//);

//------------è§£ç -------------------------//
//æ•è·æ¥æ”¶å®Œæˆæ ‡å¿—ä½çš„ä¸Šå‡æ²¿ï¼Œå¾—åˆ°ï¿???????ä¸?æ—¶é’Ÿå‘¨æœŸçš„è„‰å†²ä¿¡å?
assign  packdone_flag = pack_done_d0 & (~pack_done_d1);    
//å¯¹UARTå®Œæˆæ ‡å¿—çš„æ•°æ?å»¶è¿Ÿä¸¤ä¸ªæ—¶é’Ÿå‘?ï¿???????
always @(posedge sys_clk or posedge sys_rst_n) begin 
    if (sys_rst_n) begin 
        pack_done_d0 <= 1'b0;
        pack_done_d1 <= 1'b0;          
    end
    else begin
        pack_done_d0  <= pack_done;                   
        pack_done_d1  <= pack_done_d0;
    end   
end

always @(posedge sys_clk or posedge sys_rst_n) begin         
    if (sys_rst_n) begin                             
	    recv_done <=1'b0;
        rev_data0  <= 8'd0;
        rev_data1  <= 8'd0;
        rev_data2  <= 8'd0;
        rev_data3  <= 8'd0;
        rev_data4  <= 8'd0;
        rev_data5  <= 8'd0;
        rev_data6  <= 8'd0;
        rev_data7  <= 8'd0;
        rev_data8  <= 8'd0;
        rev_data9  <= 8'd0;
        rev_data10 <= 8'd0;
        // rev_data11 <= 8'd0;
        response_data <= 8'h00; // å“åº”æ•°æ®å¯„å­˜å™¨æ¸…ï¿??
    end  
	 else if(packdone_flag) begin //æ•°æ®æ¥æ”¶å®Œæˆï¼Œè¿›è¡Œè§£ï¿???????
		//  if((pack_num==DATA_NUM) && (pack_data[0]==8'h55) &&(pack_data[DATA_NUM - 1]==8'haa) ) begin  //åˆ¤æ–­æ•°æ®æ­£è??
         if((pack_num==DATA_NUM) && (pack_data[0]==8'h55) &&(pack_data[DATA_NUM - 1]==8'haa) ) begin  //åˆ¤æ–­æ•°æ®æ­£è??
                    // rev_data11      <= pack_data[12]; //æ•°æ®ï¿??????7 8 9 10 
                if(pack_data[DATA_NUM - 2]==crc8_value) begin
                    response_data <= 8'h01;
                    recv_done <=1'b1;
                    rev_data0       <= pack_data[1]; //æ•°æ®ï¿??????1
                    rev_data1       <= pack_data[2]; //æ•°æ®ï¿??????2
                    rev_data2       <= pack_data[3]; //æ•°æ®ï¿??????3
                    rev_data3       <= pack_data[4]; //æ•°æ®ï¿??????4 5
                    rev_data4       <= pack_data[5]; //æ•°æ®ï¿??????6
                    rev_data5       <= pack_data[6]; //æ•°æ®ï¿??????7 8 9 10
                    rev_data6       <= pack_data[7]; //æ•°æ®ï¿??????2
                    rev_data7       <= pack_data[8]; //æ•°æ®ï¿??????3
                    rev_data8       <= pack_data[9]; //æ•°æ®ï¿??????4 5
                    rev_data9       <= pack_data[10]; //æ•°æ®ï¿??????6
                    rev_data10      <= pack_data[11]; //æ•°æ®ï¿??????7 8 9 10
                end
                else begin
                    response_data <= 8'h04; // CRCæ ¡éªŒå¤±è´¥
                    recv_done <=1'b1;
                    rev_data0       <= rev_data0  ; //æ•°æ®ï¿??????1
                    rev_data1       <= rev_data1  ; //æ•°æ®ï¿??????2
                    rev_data2       <= rev_data2  ; //æ•°æ®ï¿??????3
                    rev_data3       <= rev_data3  ; //æ•°æ®ï¿??????4 5
                    rev_data4       <= rev_data4  ; //æ•°æ®ï¿??????6
                    rev_data5       <= rev_data5  ; //æ•°æ®ï¿??????7 8 9 10
                    rev_data6       <= rev_data6  ; //æ•°æ®ï¿??????2
                    rev_data7       <= rev_data7  ; //æ•°æ®ï¿??????3
                    rev_data8       <= rev_data8  ; //æ•°æ®ï¿??????4 5
                    rev_data9       <= rev_data9  ; //æ•°æ®ï¿??????6
                    rev_data10      <= rev_data10 ; //æ•°æ®ï¿??????7 8 9 10
                end
            end 
            else begin
            response_data <= 8'hff;
            recv_done <=1'b0;
            rev_data0       <=  rev_data0 ;
            rev_data1       <=  rev_data1 ;
            rev_data2       <=  rev_data2 ;
            rev_data3       <=  rev_data3 ;
            rev_data4       <=  rev_data4 ;
            rev_data5       <=  rev_data5 ;
            rev_data6       <=  rev_data6 ;
            rev_data7       <=  rev_data7 ;
            rev_data8       <=  rev_data8 ;
            rev_data9       <=  rev_data9 ;
            rev_data10      <=  rev_data10;
            // rev_data11      <=  rev_data11;

		 end
	 end
	 else begin //æ•°æ®ä¿æŒåˆ°ä¸‹ï¿???????ä¸?å‘¨æœŸï¼Œæ ‡å¿—ä½ä¿æŒä¸?ä¸?å‘?ï¿???????
            recv_done <=1'b0;
            rev_data0       <=  rev_data0 ;
            rev_data1       <=  rev_data1 ;
            rev_data2       <=  rev_data2 ;
            rev_data3       <=  rev_data3 ;
            rev_data4       <=  rev_data4 ;
            rev_data5       <=  rev_data5 ;
            rev_data6       <=  rev_data6 ;
            rev_data7       <=  rev_data7 ;
            rev_data8       <=  rev_data8 ;
            rev_data9       <=  rev_data9 ;
            rev_data10      <=  rev_data10;
            // rev_data11      <=  rev_data11;
            response_data <= response_data;
	 end	 
end
// CRC8 module instantiation
crc8 u_crc8 (
    .clk      (sys_clk),
    .rst_n    (~sys_rst_n),
    .crc_en   (crc8_en),
    .crc_clr  (crc8_clr),
    .data_in  (uart_data),
    .crc_out  (crc8_value)
);
// Modify the pack_data storage logic to include CRC validation


//  ila_0 u_ila_1(
//  .clk	(sys_clk),
//  .probe0	(crc8_value),
//  .probe1	(rev_data0),
//  .probe2	(rev_data1),
//  .probe3	({pack_done_d0,recv_done,uart_rxd_d0,packdone_flag}),
//  .probe4	(rev_data4),
//  .probe5	(rev_data2),
//  .probe6	(pack_cnt),
//  .probe7	(rev_data3)
//  );

endmodule	
