# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/soc/andes/andestech,plicsw.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Andes Technology Software Interrupt Controller

maintainers:
  - Dylan Jhong <dylan@andestech.com>
  - Yu Chien Peter Lin <peterlin@andestech.com>

description:
  PLICSW is used to request inter-processor interrupt in M-mode, which
  is an implementation akin to PLIC with software programmable memory
  mapped registers according to RISC-V PLIC specification.

properties:
  compatible:
    items:
      - const: andestech,plicsw

  reg:
    maxItems: 1

  interrupts-extended:
    minItems: 1
    maxItems: 8

additionalProperties: true

required:
  - compatible
  - reg
  - interrupts-extended

examples:
  - |
    soc {
        #address-cells = <2>;
        #size-cells = <2>;

        plicsw: interrupt-controller@e6400000 {
          #interrupt-cells = <2>;
          compatible = "andestech,plicsw";
          reg = <0x00 0xe6400000 0x00 0x00400000>;
          interrupts-extended = <&CPU0_intc 3
                                 &CPU1_intc 3
                                 &CPU2_intc 3
                                 &CPU3_intc 3>;
          interrupt-controller;
          riscv,ndev = <4>;
        };
    };
