// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_bf16_fmax_u16 (
        ap_ready,
        a,
        b,
        ap_return
);


output   ap_ready;
input  [15:0] a;
input  [15:0] b;
output  [15:0] ap_return;

wire   [7:0] tmp_fu_46_p4;
wire   [14:0] expa_fu_56_p3;
wire   [6:0] fraca_fu_42_p1;
wire   [0:0] icmp_ln117_fu_64_p2;
wire   [0:0] icmp_ln117_1_fu_70_p2;
wire   [7:0] tmp_3_fu_82_p4;
wire   [14:0] expb_fu_92_p3;
wire   [6:0] fracb_fu_38_p1;
wire   [0:0] icmp_ln121_fu_100_p2;
wire   [0:0] icmp_ln121_1_fu_106_p2;
wire   [0:0] a_is_nan_fu_76_p2;
wire   [0:0] b_is_nan_fu_112_p2;
wire   [0:0] and_ln124_fu_118_p2;
wire   [15:0] select_ln124_fu_124_p3;
wire   [0:0] tmp_5_fu_146_p3;
wire   [15:0] select_ln130_fu_154_p3;
wire   [0:0] tmp_6_fu_168_p3;
wire   [15:0] select_ln131_fu_176_p3;
wire   [15:0] ka_fu_162_p2;
wire   [15:0] kb_fu_184_p2;
wire   [0:0] icmp_ln135_fu_190_p2;
wire   [0:0] or_ln124_fu_132_p2;
wire   [15:0] select_ln124_1_fu_138_p3;
wire   [15:0] select_ln135_fu_196_p3;
wire    ap_ce_reg;

assign a_is_nan_fu_76_p2 = (icmp_ln117_fu_64_p2 & icmp_ln117_1_fu_70_p2);

assign and_ln124_fu_118_p2 = (b_is_nan_fu_112_p2 & a_is_nan_fu_76_p2);

assign ap_ready = 1'b1;

assign b_is_nan_fu_112_p2 = (icmp_ln121_fu_100_p2 & icmp_ln121_1_fu_106_p2);

assign expa_fu_56_p3 = {{tmp_fu_46_p4}, {7'd0}};

assign expb_fu_92_p3 = {{tmp_3_fu_82_p4}, {7'd0}};

assign fraca_fu_42_p1 = a[6:0];

assign fracb_fu_38_p1 = b[6:0];

assign icmp_ln135_fu_190_p2 = ((ka_fu_162_p2 < kb_fu_184_p2) ? 1'b1 : 1'b0);

assign ka_fu_162_p2 = (select_ln130_fu_154_p3 ^ a);

assign kb_fu_184_p2 = (select_ln131_fu_176_p3 ^ b);

assign or_ln124_fu_132_p2 = (b_is_nan_fu_112_p2 | a_is_nan_fu_76_p2);

assign select_ln124_1_fu_138_p3 = ((a_is_nan_fu_76_p2[0:0] == 1'b1) ? select_ln124_fu_124_p3 : a);

assign select_ln124_fu_124_p3 = ((and_ln124_fu_118_p2[0:0] == 1'b1) ? a : b);

assign select_ln130_fu_154_p3 = ((tmp_5_fu_146_p3[0:0] == 1'b1) ? 16'd65535 : 16'd32768);

assign select_ln131_fu_176_p3 = ((tmp_6_fu_168_p3[0:0] == 1'b1) ? 16'd65535 : 16'd32768);

assign select_ln135_fu_196_p3 = ((icmp_ln135_fu_190_p2[0:0] == 1'b1) ? b : a);

assign tmp_3_fu_82_p4 = {{b[14:7]}};

assign tmp_5_fu_146_p3 = a[32'd15];

assign tmp_6_fu_168_p3 = b[32'd15];

assign tmp_fu_46_p4 = {{a[14:7]}};

assign ap_return = ((or_ln124_fu_132_p2[0:0] == 1'b1) ? select_ln124_1_fu_138_p3 : select_ln135_fu_196_p3);

assign icmp_ln117_1_fu_70_p2 = ((fraca_fu_42_p1 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln117_fu_64_p2 = ((expa_fu_56_p3 == 15'd32640) ? 1'b1 : 1'b0);

assign icmp_ln121_1_fu_106_p2 = ((fracb_fu_38_p1 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_100_p2 = ((expb_fu_92_p3 == 15'd32640) ? 1'b1 : 1'b0);

endmodule //activation_accelerator_bf16_fmax_u16
