============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           May 08 2025  11:24:57 am
  Module:                 sparc_exu_alu
  Library domain:         gpdk045_wc_lib
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         gpdk045_bc_lib
    Domain index:         1
    Technology library:   fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        1  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           1  100.00                     65.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                64   33.16                     65.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops             64   33.16                         -  
 Total Ungated Flip-flops          129   66.84                         -  
 Enable not found                  129  100.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                  193  100.00                         -  
--------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     193        193      64 (33.16%)  129 (66.84%) 
--------------------------------------------------------


