#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 11 13:51:38 2020
# Process ID: 14564
# Current directory: C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14632 C:\Users\Kayn\Documents\Facultate\SMP\lab02\project_2\project_2.xpr
# Log file: C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/vivado.log
# Journal file: C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.xpr
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.37) then the current supported version (0.36).
Data could be potentially be lost
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2/simulare_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 32ca49687b48402b9ce1a813cbc04caf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2/simulare_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2/simulare_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulare_behav -key {Behavioral:sim_1:Functional:simulare} -tclbatch {simulare.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source simulare.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulare_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 780.531 ; gain = 20.832
update_compile_order -fileset sources_1
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simulare/lab2/design_1_i}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 32ca49687b48402b9ce1a813cbc04caf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simulare/lab2/design_1_i/ram8kx8_0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simulare/lab2/design_1_i/ram8kx8_1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 32ca49687b48402b9ce1a813cbc04caf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
run 10 us
open_bd_design {C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:gateand:1.0 - gateand_0
Adding cell -- xilinx.com:module_ref:gateor:1.0 - gateor_0
Adding cell -- xilinx.com:module_ref:gatenegare:1.0 - gatenegare_0
Adding cell -- xilinx.com:module_ref:gateand:1.0 - gateand_1
Adding cell -- xilinx.com:module_ref:gateand:1.0 - gateand_2
Adding cell -- xilinx.com:module_ref:impartitor_d:1.0 - impartitor_d_0
Adding cell -- xilinx.com:module_ref:impartitor_a:1.0 - impartitor_a_0
Adding cell -- xilinx.com:module_ref:mc68000:1.0 - mc68000_0
Adding cell -- xilinx.com:module_ref:ram8kx8:1.0 - ram8kx8_0
Adding cell -- xilinx.com:module_ref:ram8kx8:1.0 - ram8kx8_1
Adding cell -- xilinx.com:module_ref:decoder:1.0 - decoder_0
Successfully read diagram <design_1> from BD file <C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design {C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simulare/lab2/design_1_i/ram8kx8_0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simulare/lab2/design_1_i/ram8kx8_1}} 
save_wave_config {C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/simulare_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/simulare_behav.wcfg
set_property xsim.view {C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2/simulare_behav.wcfg C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/simulare_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 14:23:52 2020...
