<stg><name>Loop_neuronLoop_proc</name>


<trans_list>

<trans id="196" from="1" to="2">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="3">
<condition id="75">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="11">
<condition id="93">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="3" to="4">
<condition id="77">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="3" to="7">
<condition id="76">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="4" to="5">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="5" to="6">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="6" to="3">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="7" to="8">
<condition id="84">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="7" to="10">
<condition id="88">
<or_exp><and_exp><literal name="tmp_4_i" val="1"/>
</and_exp><and_exp><literal name="tmp_10_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="8" to="9">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="9" to="10">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="10" to="2">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="11" to="12">
<condition id="95">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="11" to="15">
<condition id="94">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="12" to="13">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="13" to="14">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="14" to="11">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="15" to="16">
<condition id="102">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
<literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="15" to="18">
<condition id="107">
<or_exp><and_exp><literal name="tmp_i_39" val="1"/>
</and_exp><and_exp><literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="16" to="17">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="17" to="18">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="18" to="19">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="19" to="20">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="20" to="21">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="21" to="22">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="22" to="23">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="23" to="24">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %layerWeigth_V, [1 x i8]* @p_str33, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str33, i32 -1, [1 x i8]* @p_str33, [1 x i8]* @p_str33, [1 x i8]* @p_str33, [1 x i8]* @p_str33, [1 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:1  %empty_32 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %bias_V, [1 x i8]* @p_str34, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str34, i32 -1, [1 x i8]* @p_str34, [1 x i8]* @p_str34, [1 x i8]* @p_str34, [1 x i8]* @p_str34, [1 x i8]* @p_str34)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %outputLayerWeigth_V, [1 x i8]* @p_str35, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str35, i32 -1, [1 x i8]* @p_str35, [1 x i8]* @p_str35, [1 x i8]* @p_str35, [1 x i8]* @p_str35, [1 x i8]* @p_str35)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerBias_V, [1 x i8]* @p_str36, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str36, i32 -1, [1 x i8]* @p_str36, [1 x i8]* @p_str36, [1 x i8]* @p_str36, [1 x i8]* @p_str36, [1 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="26" op_0_bw="64">
<![CDATA[
entry:4  %layerResult_V = alloca [3 x i26], align 4

]]></Node>
<StgValue><ssdm name="layerResult_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i32* %result_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 1, [8 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %result_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str29, [1 x i8]* @p_str30, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str31, [1 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7  %result_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %result_V_offset)

]]></Node>
<StgValue><ssdm name="result_V_offset_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8  %result_V_offset1_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %result_V_offset_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="result_V_offset1_i"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="30">
<![CDATA[
entry:9  %tmp_8_i = zext i30 %result_V_offset1_i to i64

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:10  %result_V_addr = getelementptr i32* %result_V, i64 %tmp_8_i

]]></Node>
<StgValue><ssdm name="result_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(i32* %result_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 1, [8 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:12  br label %burst.rd.end.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
burst.rd.end.i:0  %neuronIndex_i = phi i2 [ %neuronIndex, %0 ], [ 0, %entry ]

]]></Node>
<StgValue><ssdm name="neuronIndex_i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.end.i:1  %exitcond1_i = icmp eq i2 %neuronIndex_i, -1

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.end.i:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.end.i:3  %neuronIndex = add i2 %neuronIndex_i, 1

]]></Node>
<StgValue><ssdm name="neuronIndex"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end.i:4  br i1 %exitcond1_i, label %.preheader.i.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="2">
<![CDATA[
:2  %tmp_i = zext i2 %neuronIndex_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="2">
<![CDATA[
:3  %tmp_cast_i = zext i2 %neuronIndex_i to i5

]]></Node>
<StgValue><ssdm name="tmp_cast_i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %bias_V_addr = getelementptr [3 x i32]* %bias_V, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5  %tmp_9_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %neuronIndex_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="4">
<![CDATA[
:6  %p_shl_cast_i = zext i4 %tmp_9_i to i5

]]></Node>
<StgValue><ssdm name="p_shl_cast_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %tmp_23_i = sub i5 %p_shl_cast_i, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_4 = phi i32 [ 0, %2 ], [ %tmpCalc_V_3, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i" ]

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %i_i = phi i2 [ 0, %2 ], [ %i_1, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i" ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond2_i = icmp eq i2 %i_i, -1

]]></Node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %i_1 = add i2 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond2_i, label %._crit_edge.i389.i, label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:1  %tmp_5_i = zext i2 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:2  %tmp_5_cast_i = zext i2 %i_i to i5

]]></Node>
<StgValue><ssdm name="tmp_5_cast_i"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:3  %tmp_24_i = add i5 %tmp_23_i, %tmp_5_cast_i

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:4  %tmp_24_cast_i = sext i5 %tmp_24_i to i64

]]></Node>
<StgValue><ssdm name="tmp_24_cast_i"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:5  %layerWeigth_V_addr = getelementptr [9 x i32]* %layerWeigth_V, i64 0, i64 %tmp_24_cast_i

]]></Node>
<StgValue><ssdm name="layerWeigth_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:6  %layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4

]]></Node>
<StgValue><ssdm name="layerWeigth_V_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:8  %Ainputs_addr = getelementptr [3 x i32]* %Ainputs, i64 0, i64 %tmp_5_i

]]></Node>
<StgValue><ssdm name="Ainputs_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:9  %Ainputs_load = load i32* %Ainputs_addr, align 4

]]></Node>
<StgValue><ssdm name="Ainputs_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge.i389.i:0  %p_Val2_5 = load i32* %bias_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:6  %layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4

]]></Node>
<StgValue><ssdm name="layerWeigth_V_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:9  %Ainputs_load = load i32* %Ainputs_addr, align 4

]]></Node>
<StgValue><ssdm name="Ainputs_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:7  %OP1_V = sext i32 %layerWeigth_V_load to i64

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:10  %OP2_V = sext i32 %Ainputs_load to i64

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:11  %p_Val2_6 = mul nsw i64 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:12  %p_Val2_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_6, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="23" op_0_bw="64">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:14  %tmp_8 = trunc i64 %p_Val2_6 to i23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:13  %qbit = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 23)

]]></Node>
<StgValue><ssdm name="qbit"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:15  %r_1 = icmp ne i23 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:16  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:17  %r_i_i1_i = or i1 %tmp_9, %r_1

]]></Node>
<StgValue><ssdm name="r_i_i1_i"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:18  %qb_assign_3_i = and i1 %r_i_i1_i, %qbit

]]></Node>
<StgValue><ssdm name="qb_assign_3_i"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:19  %tmp_1_i = zext i1 %qb_assign_3_i to i32

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:20  %tmp_20_i = add i32 %p_Val2_7, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:21  %tmpCalc_V_3 = add i32 %tmp_20_i, %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmpCalc_V_3"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i:22  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge.i389.i:0  %p_Val2_5 = load i32* %bias_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="28" op_0_bw="32">
<![CDATA[
._crit_edge.i389.i:1  %tmp_5 = trunc i32 %p_Val2_4 to i28

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="32">
<![CDATA[
._crit_edge.i389.i:2  %tmp_6 = trunc i32 %p_Val2_5 to i28

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i389.i:3  %tmpCalc_V = add i32 %p_Val2_5, %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmpCalc_V"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i389.i:4  %tmp_4_i = icmp sgt i32 %tmpCalc_V, 83886080

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i389.i:5  br i1 %tmp_4_i, label %._crit_edge.i367.i, label %._crit_edge.i345.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i345.i:0  %tmp_10_i = icmp slt i32 %tmpCalc_V, -83886080

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i345.i:1  br i1 %tmp_10_i, label %._crit_edge.i323.i, label %._crit_edge.i301_ifconv.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge.i301_ifconv.i:0  %tmp1_i = add i28 83886080, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp1_i"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge.i301_ifconv.i:1  %r_V_2 = add i28 %tmp_5, %tmp1_i

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
<literal name="tmp_10_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i323.i:0  %layerResult_V_addr_5 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="layerResult_V_addr_5"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
<literal name="tmp_10_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="26" op_1_bw="2">
<![CDATA[
._crit_edge.i323.i:1  store i26 -16777216, i26* %layerResult_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
<literal name="tmp_10_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i323.i:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i367.i:0  %layerResult_V_addr_2 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="layerResult_V_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="26" op_1_bw="2">
<![CDATA[
._crit_edge.i367.i:1  store i26 16777216, i26* %layerResult_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i367.i:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="60" op_0_bw="28">
<![CDATA[
._crit_edge.i301_ifconv.i:2  %OP1_V_3_cast_i = zext i28 %r_V_2 to i60

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast_i"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
._crit_edge.i301_ifconv.i:3  %r_V_4 = mul i60 -1728053248, %OP1_V_3_cast_i

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i301_ifconv.i:4  %tmp_22_i = call i12 @_ssdm_op_PartSelect.i12.i60.i32.i32(i60 %r_V_4, i32 48, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="48" op_0_bw="60">
<![CDATA[
._crit_edge.i301_ifconv.i:7  %tmp_13 = trunc i60 %r_V_4 to i48

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.i301_ifconv.i:5  %ret_V_2_cast_i = sext i12 %tmp_22_i to i13

]]></Node>
<StgValue><ssdm name="ret_V_2_cast_i"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
._crit_edge.i301_ifconv.i:6  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i60.i32(i60 %r_V_4, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge.i301_ifconv.i:8  %tmp_13_i = icmp eq i48 %tmp_13, 0

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i301_ifconv.i:9  %ret_V_1 = add i13 1, %ret_V_2_cast_i

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.i301_ifconv.i:10  %p_i = select i1 %tmp_13_i, i13 %ret_V_2_cast_i, i13 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.i301_ifconv.i:11  %p_3_i = select i1 %tmp_12, i13 %p_i, i13 %ret_V_2_cast_i

]]></Node>
<StgValue><ssdm name="p_3_i"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.i301_ifconv.i:12  %tmp_14_i = sext i13 %p_3_i to i64

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i301_ifconv.i:13  %coeTanSig_V_addr_1 = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_14_i

]]></Node>
<StgValue><ssdm name="coeTanSig_V_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="12">
<![CDATA[
._crit_edge.i301_ifconv.i:14  %coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coeTanSig_V_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="12">
<![CDATA[
._crit_edge.i301_ifconv.i:14  %coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coeTanSig_V_load_1"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="25">
<![CDATA[
._crit_edge.i301_ifconv.i:15  %coeTanSig_V_load_1_c = sext i25 %coeTanSig_V_load_1 to i26

]]></Node>
<StgValue><ssdm name="coeTanSig_V_load_1_c"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i301_ifconv.i:16  %layerResult_V_addr_6 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="layerResult_V_addr_6"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="26" op_1_bw="2">
<![CDATA[
._crit_edge.i301_ifconv.i:17  store i26 %coeTanSig_V_load_1_c, i26* %layerResult_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i301_ifconv.i:18  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_2_i)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %burst.rd.end.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %p_Val2_s = phi i32 [ %tmpCalc_V_1, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i" ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i:1  %i2_i = phi i2 [ %i, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i" ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i2_i"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:2  %exitcond_i = icmp eq i2 %i2_i, -1

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:4  %i = add i2 %i2_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_i, label %._crit_edge.i.i, label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:1  %tmp_6_i = zext i2 %i2_i to i64

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:2  %outputLayerWeigth_V_s = getelementptr [3 x i32]* %outputLayerWeigth_V, i64 0, i64 %tmp_6_i

]]></Node>
<StgValue><ssdm name="outputLayerWeigth_V_s"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:3  %outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4

]]></Node>
<StgValue><ssdm name="outputLayerWeigth_V_1"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:5  %layerResult_V_addr = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_6_i

]]></Node>
<StgValue><ssdm name="layerResult_V_addr"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="26" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:6  %layerResult_V_load = load i26* %layerResult_V_addr, align 4

]]></Node>
<StgValue><ssdm name="layerResult_V_load"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:0  %outputLayerBias_V_ad = getelementptr [1 x i32]* %outputLayerBias_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="outputLayerBias_V_ad"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.i.i:1  %p_Val2_1 = load i32* %outputLayerBias_V_ad, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:3  %outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4

]]></Node>
<StgValue><ssdm name="outputLayerWeigth_V_1"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="26" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:6  %layerResult_V_load = load i26* %layerResult_V_addr, align 4

]]></Node>
<StgValue><ssdm name="layerResult_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="58" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:4  %OP1_V_cast_i = sext i32 %outputLayerWeigth_V_1 to i58

]]></Node>
<StgValue><ssdm name="OP1_V_cast_i"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="58" op_0_bw="26">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:7  %OP2_V_cast_i = sext i26 %layerResult_V_load to i58

]]></Node>
<StgValue><ssdm name="OP2_V_cast_i"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:8  %p_Val2_2 = mul i58 %OP1_V_cast_i, %OP2_V_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:9  %p_Val2_3 = call i32 @_ssdm_op_PartSelect.i32.i58.i32.i32(i58 %p_Val2_2, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="23" op_0_bw="58">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:11  %tmp_3 = trunc i58 %p_Val2_2 to i23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="58" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:10  %qbit_1 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_2, i32 23)

]]></Node>
<StgValue><ssdm name="qbit_1"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:12  %r = icmp ne i23 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="58" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:13  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_2, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:14  %r_i_i_i = or i1 %tmp_4, %r

]]></Node>
<StgValue><ssdm name="r_i_i_i"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:15  %qb_assign_1_i = and i1 %r_i_i_i, %qbit_1

]]></Node>
<StgValue><ssdm name="qb_assign_1_i"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:16  %tmp_7_i = zext i1 %qb_assign_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:17  %tmp_17_i = add i32 %tmp_7_i, %p_Val2_3

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:18  %tmpCalc_V_1 = add i32 %p_Val2_s, %tmp_17_i

]]></Node>
<StgValue><ssdm name="tmpCalc_V_1"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i:19  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="152" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.i.i:1  %p_Val2_1 = load i32* %outputLayerBias_V_ad, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="28" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:2  %tmp = trunc i32 %p_Val2_s to i28

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="28" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:3  %tmp_1 = trunc i32 %p_Val2_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:4  %tmpCalc_V_4 = add i32 %p_Val2_1, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmpCalc_V_4"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:5  %tmp_i_39 = icmp sgt i32 %tmpCalc_V_4, 83886080

]]></Node>
<StgValue><ssdm name="tmp_i_39"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i:6  br i1 %tmp_i_39, label %._crit_edge88.i265.i, label %._crit_edge88.i419.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge88.i419.i:0  %tmp_3_i = icmp slt i32 %tmpCalc_V_4, -83886080

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge88.i419.i:1  br i1 %tmp_3_i, label %._crit_edge88.i441.i, label %._crit_edge88.i463_ifconv.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
<literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge88.i463_ifconv.i:0  %tmp2_i = add i28 83886080, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp2_i"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
<literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge88.i463_ifconv.i:1  %r_V = add i28 %tmp, %tmp2_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge88.i441.i:0  %layerResult_V_addr_3 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="layerResult_V_addr_3"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="26" op_1_bw="2">
<![CDATA[
._crit_edge88.i441.i:1  store i26 -16777216, i26* %layerResult_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge88.i441.i:2  br label %.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_i_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge88.i265.i:0  %layerResult_V_addr_1 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="layerResult_V_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_i_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="26" op_1_bw="2">
<![CDATA[
._crit_edge88.i265.i:1  store i26 16777216, i26* %layerResult_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_i_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge88.i265.i:2  br label %.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="60" op_0_bw="28">
<![CDATA[
._crit_edge88.i463_ifconv.i:2  %OP1_V_2_cast_i = zext i28 %r_V to i60

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast_i"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
._crit_edge88.i463_ifconv.i:3  %r_V_5 = mul i60 -1728053248, %OP1_V_2_cast_i

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge88.i463_ifconv.i:4  %tmp_21_i = call i12 @_ssdm_op_PartSelect.i12.i60.i32.i32(i60 %r_V_5, i32 48, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="48" op_0_bw="60">
<![CDATA[
._crit_edge88.i463_ifconv.i:7  %tmp_11 = trunc i60 %r_V_5 to i48

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge88.i463_ifconv.i:5  %ret_V_cast_i = sext i12 %tmp_21_i to i13

]]></Node>
<StgValue><ssdm name="ret_V_cast_i"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
._crit_edge88.i463_ifconv.i:6  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i60.i32(i60 %r_V_5, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge88.i463_ifconv.i:8  %tmp_11_i = icmp eq i48 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge88.i463_ifconv.i:9  %ret_V = add i13 1, %ret_V_cast_i

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge88.i463_ifconv.i:10  %p_1_i = select i1 %tmp_11_i, i13 %ret_V_cast_i, i13 %ret_V

]]></Node>
<StgValue><ssdm name="p_1_i"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge88.i463_ifconv.i:11  %p_2_i = select i1 %tmp_10, i13 %p_1_i, i13 %ret_V_cast_i

]]></Node>
<StgValue><ssdm name="p_2_i"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge88.i463_ifconv.i:12  %tmp_12_i = sext i13 %p_2_i to i64

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge88.i463_ifconv.i:13  %coeTanSig_V_addr = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_12_i

]]></Node>
<StgValue><ssdm name="coeTanSig_V_addr"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="25" op_0_bw="12">
<![CDATA[
._crit_edge88.i463_ifconv.i:14  %coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4

]]></Node>
<StgValue><ssdm name="coeTanSig_V_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="181" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
<literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="25" op_0_bw="12">
<![CDATA[
._crit_edge88.i463_ifconv.i:14  %coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4

]]></Node>
<StgValue><ssdm name="coeTanSig_V_load"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
<literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="25">
<![CDATA[
._crit_edge88.i463_ifconv.i:15  %coeTanSig_V_load_cas = sext i25 %coeTanSig_V_load to i26

]]></Node>
<StgValue><ssdm name="coeTanSig_V_load_cas"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
<literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge88.i463_ifconv.i:16  %layerResult_V_addr_4 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="layerResult_V_addr_4"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
<literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="26" op_1_bw="2">
<![CDATA[
._crit_edge88.i463_ifconv.i:17  store i26 %coeTanSig_V_load_cas, i26* %layerResult_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_i_39" val="0"/>
<literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge88.i463_ifconv.i:18  br label %.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exit:2  %result_V_addr_i_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %result_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="result_V_addr_i_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="0" op_2_bw="26">
<![CDATA[
.exit:0  %layerResult_V_gep_i = phi i26 [ 16777216, %._crit_edge88.i265.i ], [ %coeTanSig_V_load_cas, %._crit_edge88.i463_ifconv.i ], [ -16777216, %._crit_edge88.i441.i ]

]]></Node>
<StgValue><ssdm name="layerResult_V_gep_i"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="26">
<![CDATA[
.exit:1  %layerResult_V_gep24_s = sext i26 %layerResult_V_gep_i to i32

]]></Node>
<StgValue><ssdm name="layerResult_V_gep24_s"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
.exit:3  call void @_ssdm_op_Write.m_axi.i32P(i32* %result_V_addr, i32 %layerResult_V_gep24_s, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="190" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:4  %result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)

]]></Node>
<StgValue><ssdm name="result_V_addr_i_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="191" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:4  %result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)

]]></Node>
<StgValue><ssdm name="result_V_addr_i_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="192" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:4  %result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)

]]></Node>
<StgValue><ssdm name="result_V_addr_i_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="193" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:4  %result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)

]]></Node>
<StgValue><ssdm name="result_V_addr_i_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="194" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:4  %result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)

]]></Node>
<StgValue><ssdm name="result_V_addr_i_resp"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0">
<![CDATA[
.exit:5  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
