<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>hc08kernel: GPIO register offsets and bits</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">hc08kernel
   &#160;<span id="projectnumber">1.00</span>
   </div>
   <div id="projectbrief">Minimal Embedded-Kernel</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">GPIO register offsets and bits<div class="ingroups"><a class="el" href="group__peripherals.html">Peripheral Memory Map and Bit Positions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address.  <a href="#gacce3b8a909ed8b957b4e411dfb7cbd91">More...</a><br /></td></tr>
<tr class="separator:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad52d5a2e8e20d36a49892c5c063bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga4ad52d5a2e8e20d36a49892c5c063bee">GPIO_DATA_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 0)</td></tr>
<tr class="memdesc:ga4ad52d5a2e8e20d36a49892c5c063bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">RW, data register, from input on read, to output on write.  <a href="#ga4ad52d5a2e8e20d36a49892c5c063bee">More...</a><br /></td></tr>
<tr class="separator:ga4ad52d5a2e8e20d36a49892c5c063bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff02fe74d9c8e727868299e2a4b22e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaff02fe74d9c8e727868299e2a4b22e7f">GPIO_IEN_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 1)</td></tr>
<tr class="memdesc:gaff02fe74d9c8e727868299e2a4b22e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, interrupt enable/disable control register.  <a href="#gaff02fe74d9c8e727868299e2a4b22e7f">More...</a><br /></td></tr>
<tr class="separator:gaff02fe74d9c8e727868299e2a4b22e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf422d52e16664a550278ed718b832fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaf422d52e16664a550278ed718b832fac">GPIO_CLR_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 2)</td></tr>
<tr class="memdesc:gaf422d52e16664a550278ed718b832fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, clear interrupt register. data is don't care.  <a href="#gaf422d52e16664a550278ed718b832fac">More...</a><br /></td></tr>
<tr class="separator:gaf422d52e16664a550278ed718b832fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57614c46187ded9b63b417823bab7701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga57614c46187ded9b63b417823bab7701">GPIO_STAT_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 1)</td></tr>
<tr class="memdesc:ga57614c46187ded9b63b417823bab7701"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO, status register.  <a href="#ga57614c46187ded9b63b417823bab7701">More...</a><br /></td></tr>
<tr class="separator:ga57614c46187ded9b63b417823bab7701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb3ff85f0033104ce5454d5b869f215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga8bb3ff85f0033104ce5454d5b869f215">GPIO_CFG0_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 2)</td></tr>
<tr class="memdesc:ga8bb3ff85f0033104ce5454d5b869f215"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO, configuration register 0: mode and peripherals.  <a href="#ga8bb3ff85f0033104ce5454d5b869f215">More...</a><br /></td></tr>
<tr class="separator:ga8bb3ff85f0033104ce5454d5b869f215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6d2037235ac4497c06c9c79d7efa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga1a6d2037235ac4497c06c9c79d7efa4f">GPIO_CFG1_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 3)</td></tr>
<tr class="memdesc:ga1a6d2037235ac4497c06c9c79d7efa4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO, configuration register 1: processor frequency in mhz.  <a href="#ga1a6d2037235ac4497c06c9c79d7efa4f">More...</a><br /></td></tr>
<tr class="separator:ga1a6d2037235ac4497c06c9c79d7efa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe1cbaa5790e4109fc5d4897ce49de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga1fe1cbaa5790e4109fc5d4897ce49de5">GPIO_CFG2_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 4)</td></tr>
<tr class="memdesc:ga1fe1cbaa5790e4109fc5d4897ce49de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RO, configuration register 2: vga mode.  <a href="#ga1fe1cbaa5790e4109fc5d4897ce49de5">More...</a><br /></td></tr>
<tr class="separator:ga1fe1cbaa5790e4109fc5d4897ce49de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb700f96cd296db2fb3fb019063f9d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gadb700f96cd296db2fb3fb019063f9d14">GPIO_VGALO_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 5)</td></tr>
<tr class="memdesc:gadb700f96cd296db2fb3fb019063f9d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, VGA framebuffer base address in SRAM, low.  <a href="#gadb700f96cd296db2fb3fb019063f9d14">More...</a><br /></td></tr>
<tr class="separator:gadb700f96cd296db2fb3fb019063f9d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5233b0ac886dd5d7bfad54301efe2525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga5233b0ac886dd5d7bfad54301efe2525">GPIO_VGAHI_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 6)</td></tr>
<tr class="memdesc:ga5233b0ac886dd5d7bfad54301efe2525"><td class="mdescLeft">&#160;</td><td class="mdescRight">WO, VGA framebuffer base address in SRAM, high.  <a href="#ga5233b0ac886dd5d7bfad54301efe2525">More...</a><br /></td></tr>
<tr class="separator:ga5233b0ac886dd5d7bfad54301efe2525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8561c86e263ad20447200ec80b7c278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gab8561c86e263ad20447200ec80b7c278">GPIO_STATBIT_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab8561c86e263ad20447200ec80b7c278"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register: interrupt status (1: IRQ active)  <a href="#gab8561c86e263ad20447200ec80b7c278">More...</a><br /></td></tr>
<tr class="separator:gab8561c86e263ad20447200ec80b7c278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5884ed0b09da5f06e9761bf37ffe4441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga5884ed0b09da5f06e9761bf37ffe4441">GPIO_CFG0BIT_SIM</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5884ed0b09da5f06e9761bf37ffe4441"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: simulation mode.  <a href="#ga5884ed0b09da5f06e9761bf37ffe4441">More...</a><br /></td></tr>
<tr class="separator:ga5884ed0b09da5f06e9761bf37ffe4441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77acb741ee10070d38f017fd730af9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaa77acb741ee10070d38f017fd730af9b">GPIO_CFG0BIT_TIMER</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaa77acb741ee10070d38f017fd730af9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: timer present.  <a href="#gaa77acb741ee10070d38f017fd730af9b">More...</a><br /></td></tr>
<tr class="separator:gaa77acb741ee10070d38f017fd730af9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834b92f0cf885f8dd994a2705144379a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga834b92f0cf885f8dd994a2705144379a">GPIO_CFG0BIT_UART</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga834b92f0cf885f8dd994a2705144379a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: uart present.  <a href="#ga834b92f0cf885f8dd994a2705144379a">More...</a><br /></td></tr>
<tr class="separator:ga834b92f0cf885f8dd994a2705144379a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3521a76c9840138876692ea3c940ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gafb3521a76c9840138876692ea3c940ea">GPIO_CFG0BIT_PWM</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafb3521a76c9840138876692ea3c940ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: pwm present.  <a href="#gafb3521a76c9840138876692ea3c940ea">More...</a><br /></td></tr>
<tr class="separator:gafb3521a76c9840138876692ea3c940ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961553d8125d468faeeac007595a5d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga961553d8125d468faeeac007595a5d4d">GPIO_CFG0BIT_I2C</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga961553d8125d468faeeac007595a5d4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: i2c present.  <a href="#ga961553d8125d468faeeac007595a5d4d">More...</a><br /></td></tr>
<tr class="separator:ga961553d8125d468faeeac007595a5d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc53bd76569d13486a9adb865e3bf56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gafc53bd76569d13486a9adb865e3bf56e">GPIO_CFG0BIT_SPI</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gafc53bd76569d13486a9adb865e3bf56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: spi present.  <a href="#gafc53bd76569d13486a9adb865e3bf56e">More...</a><br /></td></tr>
<tr class="separator:gafc53bd76569d13486a9adb865e3bf56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ac0fe87ae16504d52a4c067c9be4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gae2ac0fe87ae16504d52a4c067c9be4c5">GPIO_CFG0BIT_SDRAM</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gae2ac0fe87ae16504d52a4c067c9be4c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 0: sdram present.  <a href="#gae2ac0fe87ae16504d52a4c067c9be4c5">More...</a><br /></td></tr>
<tr class="separator:gae2ac0fe87ae16504d52a4c067c9be4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7f8261e67e8c282334aba7d046c024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga9c7f8261e67e8c282334aba7d046c024">GPIO_CFG2BIT_VGA</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga9c7f8261e67e8c282334aba7d046c024"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration bit, config register 2: vga present.  <a href="#ga9c7f8261e67e8c282334aba7d046c024">More...</a><br /></td></tr>
<tr class="separator:ga9c7f8261e67e8c282334aba7d046c024"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gacce3b8a909ed8b957b4e411dfb7cbd91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacce3b8a909ed8b957b4e411dfb7cbd91">&#9670;&nbsp;</a></span>GPIO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BASE&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00012">12</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="ga8bb3ff85f0033104ce5454d5b869f215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb3ff85f0033104ce5454d5b869f215">&#9670;&nbsp;</a></span>GPIO_CFG0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CFG0_ADDR&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00017">17</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="ga961553d8125d468faeeac007595a5d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga961553d8125d468faeeac007595a5d4d">&#9670;&nbsp;</a></span>GPIO_CFG0BIT_I2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CFG0BIT_I2C&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00027">27</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="gafb3521a76c9840138876692ea3c940ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb3521a76c9840138876692ea3c940ea">&#9670;&nbsp;</a></span>GPIO_CFG0BIT_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CFG0BIT_PWM&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00026">26</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="gae2ac0fe87ae16504d52a4c067c9be4c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2ac0fe87ae16504d52a4c067c9be4c5">&#9670;&nbsp;</a></span>GPIO_CFG0BIT_SDRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CFG0BIT_SDRAM&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00029">29</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="ga5884ed0b09da5f06e9761bf37ffe4441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5884ed0b09da5f06e9761bf37ffe4441">&#9670;&nbsp;</a></span>GPIO_CFG0BIT_SIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CFG0BIT_SIM&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00023">23</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="gafc53bd76569d13486a9adb865e3bf56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc53bd76569d13486a9adb865e3bf56e">&#9670;&nbsp;</a></span>GPIO_CFG0BIT_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CFG0BIT_SPI&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00028">28</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="gaa77acb741ee10070d38f017fd730af9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa77acb741ee10070d38f017fd730af9b">&#9670;&nbsp;</a></span>GPIO_CFG0BIT_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CFG0BIT_TIMER&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00024">24</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="ga834b92f0cf885f8dd994a2705144379a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga834b92f0cf885f8dd994a2705144379a">&#9670;&nbsp;</a></span>GPIO_CFG0BIT_UART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CFG0BIT_UART&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00025">25</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="ga1a6d2037235ac4497c06c9c79d7efa4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a6d2037235ac4497c06c9c79d7efa4f">&#9670;&nbsp;</a></span>GPIO_CFG1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CFG1_ADDR&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00018">18</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="ga1fe1cbaa5790e4109fc5d4897ce49de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fe1cbaa5790e4109fc5d4897ce49de5">&#9670;&nbsp;</a></span>GPIO_CFG2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CFG2_ADDR&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00019">19</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="ga9c7f8261e67e8c282334aba7d046c024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c7f8261e67e8c282334aba7d046c024">&#9670;&nbsp;</a></span>GPIO_CFG2BIT_VGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CFG2BIT_VGA&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00030">30</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="gaf422d52e16664a550278ed718b832fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf422d52e16664a550278ed718b832fac">&#9670;&nbsp;</a></span>GPIO_CLR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CLR_ADDR&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00015">15</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="ga4ad52d5a2e8e20d36a49892c5c063bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ad52d5a2e8e20d36a49892c5c063bee">&#9670;&nbsp;</a></span>GPIO_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DATA_ADDR&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00013">13</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="gaff02fe74d9c8e727868299e2a4b22e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff02fe74d9c8e727868299e2a4b22e7f">&#9670;&nbsp;</a></span>GPIO_IEN_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IEN_ADDR&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00014">14</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="ga57614c46187ded9b63b417823bab7701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57614c46187ded9b63b417823bab7701">&#9670;&nbsp;</a></span>GPIO_STAT_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_STAT_ADDR&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00016">16</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="gab8561c86e263ad20447200ec80b7c278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8561c86e263ad20447200ec80b7c278">&#9670;&nbsp;</a></span>GPIO_STATBIT_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_STATBIT_IRQ&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00022">22</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="ga5233b0ac886dd5d7bfad54301efe2525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5233b0ac886dd5d7bfad54301efe2525">&#9670;&nbsp;</a></span>GPIO_VGAHI_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_VGAHI_ADDR&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00021">21</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
<a id="gadb700f96cd296db2fb3fb019063f9d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb700f96cd296db2fb3fb019063f9d14">&#9670;&nbsp;</a></span>GPIO_VGALO_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_VGALO_ADDR&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="peripherals_8h_source.html#l00020">20</a> of file <a class="el" href="peripherals_8h_source.html">peripherals.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
