---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF32768,PQ16
  # nprobe: 35
  # QPS 4206.098843322818
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 512.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 4254.5432443931195
  # Cycles per query: 32906
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 21157.35
  #         LUT: 22950.45
  #         DSP48E: 0
  #         
  # QPS: 4266.601651784354
  # Cycles per query: 32813
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 1
  #         BRAM_18K: 351.0
  #         URAM: 40
  #         FF: 64425
  #         LUT: 46529
  #         DSP48E: 270
  #         
  # QPS: 4670.402989057913
  # Cycles per query: 29976
  # PE_NUM_TABLE_CONSTRUCTION: 5
  # Stage 5:
  # 
  #         HBM_bank: 14.0
  #         BRAM_18K: 147.0
  #         URAM: 0.0
  #         FF: 41167.0
  #         LUT: 38299.333333333336
  #         DSP48E: 210.0
  #         
  # QPS: 4206.098843322818
  # Cycles per query: 33285.0
  # HBM_CHANNEL_NUM: 14
  # STAGE5_COMP_PE_NUM: 7.0
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 30.0
  #         URAM: 0
  #         FF: 296955.0
  #         LUT: 324855.0
  #         DSP48E: 0
  #         
  # QPS: 6378.132118451025
  # Cycles per query: 21950
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 1580601
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 15.0
  #         BRAM_18K: 1012.0
  #         URAM: 552.0
  #         FF: 934706.35
  #         LUT: 771856.7833333333
  #         DSP48E: 1432.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 15.0
  #         BRAM_18K: 572.0
  #         URAM: 552.0
  #         FF: 610562.35
  #         LUT: 578095.7833333333
  #         DSP48E: 1428.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '53.333333333333336%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.8114472109720177%', 'LUT': '1.7604358431516938%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '8.705357142857142%', 'DSP48E': '2.992021276595745%', 'FF': '2.470890095729013%', 'LUT': '3.5690506872852232%', 'URAM': '4.166666666666666%'}
  # Stage 5: {'BRAM_18K': '3.6458333333333335%', 'DSP48E': '2.327127659574468%', 'FF': '1.5788767182130583%', 'LUT': '2.9377863688430703%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.744047619047619%', 'DSP48E': '0.0%', 'FF': '11.38910622238586%', 'LUT': '24.91830817378498%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '6.468531468531468%', 'DSP48E': '1.400560224089636%', 'FF': '0.435500158173854%', 'LUT': '0.372256650548711%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.17482517482517482%', 'DSP48E': '64.9859943977591%', 'FF': '30.168745255910395%', 'LUT': '24.790009567906957%', 'URAM': '92.7536231884058%'}
  # Stage 3: {'BRAM_18K': '1.048951048951049%', 'DSP48E': '0.0%', 'FF': '3.4652234943736704%', 'LUT': '3.9700081996215912%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '61.36363636363637%', 'DSP48E': '18.907563025210084%', 'FF': '10.551747909120175%', 'LUT': '8.048666214396363%', 'URAM': '7.246376811594203%'}
  # Stage 5: {'BRAM_18K': '25.699300699300696%', 'DSP48E': '14.705882352941178%', 'FF': '6.742472738451692%', 'LUT': '6.625084361020105%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '5.244755244755245%', 'DSP48E': '0.0%', 'FF': '48.636310443970224%', 'LUT': '56.19397500650628%', 'URAM': '0.0%'}
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '25.099206349206348%', 'DSP48E': '15.868794326241135%', 'FF': '35.84876465083456%', 'LUT': '59.20600019432172%', 'URAM': '57.49999999999999%'}


  # Constants
  NLIST: 32768
  NPROBE: 35
  D: 128
  M: 16
  K: 256
  TOPK: 100

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 5

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 14 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 7

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 1000M # 1M to 1000M
  FPGA_NUM: 8 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
