Fatma Abouelella , Tom Davidson , Wim Meeus , Karel Bruneel , Dirk Stroobandt, How to efficiently implement dynamic circuit specialization systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.3, p.1-38, July 2013[doi>10.1145/2491477.2491479]
Altera. 2013. Design planning for partial reconfiguration. Altera Corporation.
Lyonel Barthe , Luis Vitorio Cargnini , Pascal Benoit , Lionel Torres, The SecretBlaze: A Configurable and Cost-Effective Open-Source Soft-Core Processor, Proceedings of the 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum, p.310-313, May 16-20, 2011[doi>10.1109/IPDPS.2011.154]
Christian Beckhoff , Dirk Koch , Jim Torresen, Go Ahead: A Partial Reconfiguration Framework, Proceedings of the 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, p.37-44, April 29-May 01, 2012[doi>10.1109/FCCM.2012.17]
Berkeley Logic Synthesis and Verification Group. 2007. ABC: A system for sequential synthesis and verification. http://www.eecs.berkeley.edu/∼alanmi/abc.
Coen Bron , Joep Kerbosch, Algorithm 457: finding all cliques of an undirected graph, Communications of the ACM, v.16 n.9, p.575-577, Sept. 1973[doi>10.1145/362342.362367]
Karel Bruneel , Wim Heirman , Dirk Stroobandt, Dynamic data folding with parameterizable FPGA configurations, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.4, p.1-29, October 2011[doi>10.1145/2003695.2003703]
Buddy. 2014. Binary Decision Diagram Library. http://buddy.sourceforge.net/.
Satrajit Chatterjee , Alan Mishchenko , Robert K. Brayton , Xinning Wang , Timothy Kam, Reducing Structural Bias in Technology Mapping, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.12, p.2894-2903, December 2006[doi>10.1109/TCAD.2006.882484]
D. Chen , J. Cong, DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.752-759, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382677]
J. Cong , Yuzheng Ding, FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.1, p.1-12, November 2006[doi>10.1109/43.273754]
Jason Cong , Chang Wu , Yuzheng Ding, Cut ranking and pruning: enabling a general and efficient FPGA mapping solution, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.29-35, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296425]
Tom Davidson , Fatma Abouelella , Karel Bruneel , Dirk Stroobandt, Dynamic circuit specialisation for key-based encryption algorithms and DNA alignment, International Journal of Reconfigurable Computing, 2012, p.5-5, January 2012[doi>10.1155/2012/716984]
Ghent University. 2012. The TLUT Tool Flow. Hardware and Embedded Systems Group, Computer Systems Lab, ELIS Department. https://github.com/UGent-HES/tlut_flow.
Karel Heyse, Karel Bruneel, and Dirk Stroobandt. 2012. Mapping logic to reconfigurable FPGA routing. In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications. 315--321.
Karel Heyse, Tom Davidson, Karel Bruneel, and Dirk Stroobandt. 2013a. (Virtual) coarse grained reconfigurable architecture for regular expression matching. Tech. Rep. http://users.elis.ugent.be/∼kheyse/tech_report/vcgra_regex.
Karel Heyse, Tom Davidson, Elias Vansteenkiste, Karel Bruneel, and Dirk Stroobandt. 2013b. Efficient implementation of virtual coarse grained reconfigurable arrays on FPGAs. In Proceedings of the 23rd International Conference on Field Programmable Logic and Applications (FPL'13). 1--8.
JavaBDD. 2013. Java Binary Decision Diagram Library, Release 1.0b2. http://javabdd.sourceforge.net.
Dirk Koch, Christian Beckhoff, and Guy G. F. Lemieux. 2013. An efficient FPGA overlay for portable custom instruction set extensions. In Proceedings of the 23rd International Conference on Field Programmable Logic and Applications (FPL).
Christopher Lavin , Marc Padilla , Jaren Lamprecht , Philip Lundrigan , Brent Nelson , Brad Hutchings, RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs, Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications, p.349-355, September 05-07, 2011[doi>10.1109/FPL.2011.69]
V. Manohararajah , S. D. Brown , Z. G. Vranesic, Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2331-2340, November 2006[doi>10.1109/TCAD.2006.882119]
Christoph Meinel , Thorsten Theobald, Algorithms and Data Structures in VLSI Design, Springer-Verlag New York, Inc., Secaucus, NJ, 1998
Alan Mishchenko , Sungmin Cho , Satrajit Chatterjee , Robert Brayton, Combinational and sequential mapping with priority cuts, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Alan Mishchenko, Satrajit Chatterjee, Robert Brayton, Xinning Wang, and Timothy Kam. 2005. Technology mapping with Boolean matching, supergates and choices. ERL Tech. Rep. EECS Dept., University of California, Berkeley.
Ritesh Kumar Soni , Neil Steiner , Matthew French, Open-Source Bitstream Generation, Proceedings of the 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines, p.105-112, April 28-30, 2013[doi>10.1109/FCCM.2013.45]
Neil Steiner , Aaron Wood , Hamid Shojaei , Jacob Couch , Peter Athanas , Matthew French, Torc: towards an open-source tool flow, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA[doi>10.1145/1950413.1950425]
Elias Vansteenkiste , Brahim Al Farisi , Karel Bruneel , Dirk Stroobandt, TPaR: Place and Route Tools for the Dynamic Reconfiguration of the FPGA's Interconnect Network, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.33 n.3, p.370-383, March 2014[doi>10.1109/TCAD.2013.2291659]
Michael J. Wirthlin , Brad L. Hutchings, Improving functional density through run-time constant propagation, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.86-92, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258316]
Xilinx. 2010. Partial Reconfiguration User Guide Xilinx.
