

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:34:48 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.345 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 10 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_11 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %p_Val2_11 to i18" [firmware/myproject.cpp:53]   --->   Operation 13 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_1, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 15 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.49ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1193 = mul i18 -39, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 16 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_30 = add i18 %mul_ln1193, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 17 'add' 'ret_V_30' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_30, i32 6, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i12 %p_Val2_s to i18" [firmware/myproject.cpp:52]   --->   Operation 21 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i18 %sext_ln728_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 22 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_PartSelect.i11.i192.i32.i32(i192 %x_V_read, i32 36, i32 46)" [firmware/myproject.cpp:51]   --->   Operation 23 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_s = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %tmp_7, i7 0)" [firmware/myproject.cpp:51]   --->   Operation 24 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln1192_7 = add i18 -896, %r_V_s" [firmware/myproject.cpp:51]   --->   Operation 25 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_7, i32 6, i32 17)" [firmware/myproject.cpp:51]   --->   Operation 26 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [4/4] (2.53ns)   --->   "%p_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 27 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_V_16 = sext i12 %p_Val2_1 to i24" [firmware/myproject.cpp:52]   --->   Operation 28 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %p_Val2_1 to i18" [firmware/myproject.cpp:54]   --->   Operation 29 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul i24 %r_V_16, %r_V_16" [firmware/myproject.cpp:53]   --->   Operation 30 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i18 210, %sext_ln703_4" [firmware/myproject.cpp:53]   --->   Operation 31 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i18 -6976, %r_V_s" [firmware/myproject.cpp:54]   --->   Operation 32 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i18 %lhs_V_1, %add_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 33 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_28, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 34 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [4/4] (2.53ns)   --->   "%p_2 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 35 'call' 'p_2' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.49ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln703_1 = mul i18 59, %sext_ln703_4" [firmware/myproject.cpp:54]   --->   Operation 36 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_25 = add i18 4096, %mul_ln703_1" [firmware/myproject.cpp:54]   --->   Operation 37 'add' 'ret_V_25' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 38 [4/4] (2.53ns)   --->   "%p_s = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 38 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_V_3 = sext i12 %p_Val2_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 39 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i24 %r_V_3, %r_V_3" [firmware/myproject.cpp:50]   --->   Operation 40 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [4/4] (2.53ns)   --->   "%p_Val2_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 41 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_3, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 42 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.79ns)   --->   "%add_ln1192_8 = add i18 %mul_ln1192_6, %lhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 43 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_11, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 44 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i18 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 45 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_35 = add i18 -6400, %sub_ln1192" [firmware/myproject.cpp:51]   --->   Operation 46 'add' 'ret_V_35' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_35, i32 6, i32 17)" [firmware/myproject.cpp:51]   --->   Operation 47 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [4/4] (2.53ns)   --->   "%p_Val2_s_28 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 48 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [3/4] (4.33ns)   --->   "%p_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 49 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [1/1] (0.79ns)   --->   "%ret_V_38 = add i18 -4544, %mul_ln1192_6" [firmware/myproject.cpp:52]   --->   Operation 50 'add' 'ret_V_38' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_38, i32 6, i32 17)" [firmware/myproject.cpp:52]   --->   Operation 51 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [4/4] (2.53ns)   --->   "%p_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 52 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_1, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 53 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i17 %shl_ln1118_7 to i18" [firmware/myproject.cpp:52]   --->   Operation 54 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 55 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i15 %shl_ln1118_8 to i18" [firmware/myproject.cpp:52]   --->   Operation 56 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "%r_V_29 = add i18 %sext_ln1118_15, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 57 'add' 'r_V_29' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_11, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 58 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i17 %shl_ln1118_9 to i18" [firmware/myproject.cpp:52]   --->   Operation 59 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_11, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 60 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i15 %shl_ln1118_s to i18" [firmware/myproject.cpp:52]   --->   Operation 61 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.79ns)   --->   "%r_V_30 = add i18 %sext_ln1118_17, %sext_ln1118_18" [firmware/myproject.cpp:52]   --->   Operation 62 'add' 'r_V_30' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i18 %r_V_29 to i19" [firmware/myproject.cpp:52]   --->   Operation 63 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i18 %r_V_30 to i19" [firmware/myproject.cpp:52]   --->   Operation 64 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_39 = sub i19 %sext_ln703_5, %sext_ln703_6" [firmware/myproject.cpp:52]   --->   Operation 65 'sub' 'ret_V_39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_15 = add i19 4096, %ret_V_39" [firmware/myproject.cpp:52]   --->   Operation 66 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i19 %add_ln1192_15 to i36" [firmware/myproject.cpp:52]   --->   Operation 67 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i36 %sext_ln1118_19, %sext_ln1118_19" [firmware/myproject.cpp:52]   --->   Operation 68 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_2 = mul i24 210, %r_V_17" [firmware/myproject.cpp:53]   --->   Operation 69 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %mul_ln700_3, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 70 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i24 %mul_ln700_2, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 71 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i18 420, %sext_ln728" [firmware/myproject.cpp:53]   --->   Operation 72 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %mul_ln728_1, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 73 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.83ns)   --->   "%ret_V_41 = add i24 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 74 'add' 'ret_V_41' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_41, i32 12, i32 23)" [firmware/myproject.cpp:53]   --->   Operation 75 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [3/4] (4.33ns)   --->   "%p_2 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 76 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i18 %ret_V_25 to i36" [firmware/myproject.cpp:54]   --->   Operation 77 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i36 %sext_ln1118_25, %sext_ln1118_25" [firmware/myproject.cpp:54]   --->   Operation 78 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_8 = mul i18 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 79 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i18 -2112, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 80 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_46, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 81 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 82 [3/4] (4.33ns)   --->   "%p_s = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 82 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_5 = sext i12 %p_Val2_s to i24" [firmware/myproject.cpp:50]   --->   Operation 83 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.49ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln1192 = mul i24 %r_V_5, %r_V_4" [firmware/myproject.cpp:50]   --->   Operation 84 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %p_Val2_3, i12 0)" [firmware/myproject.cpp:50]   --->   Operation 85 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_31 = add i24 %mul_ln1192, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 86 'add' 'ret_V_31' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_31, i32 12, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 87 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [3/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 88 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 89 [3/4] (4.33ns)   --->   "%p_Val2_s_28 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 89 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 90 [2/4] (4.33ns)   --->   "%p_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 90 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 91 [4/4] (2.53ns)   --->   "%p_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 91 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 92 [3/4] (4.33ns)   --->   "%p_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 92 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 93 [1/1] (3.07ns)   --->   "%r_V_31 = mul i36 156, %mul_ln1118" [firmware/myproject.cpp:52]   --->   Operation 93 'mul' 'r_V_31' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %r_V_31, i32 24, i32 35)" [firmware/myproject.cpp:52]   --->   Operation 94 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.74ns)   --->   "%add_ln703 = add i12 -45, %p_Val2_11" [firmware/myproject.cpp:53]   --->   Operation 95 'add' 'add_ln703' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [4/4] (2.53ns)   --->   "%p_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 96 'call' 'p_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 97 [4/4] (2.53ns)   --->   "%p_1 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 97 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 98 [1/1] (0.74ns)   --->   "%add_ln703_1 = add i12 %p_Val2_3, %p_Val2_11" [firmware/myproject.cpp:53]   --->   Operation 98 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [4/4] (2.53ns)   --->   "%p_Val2_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 99 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [2/4] (4.33ns)   --->   "%p_2 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 100 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 101 [1/1] (3.07ns)   --->   "%r_V_37 = mul i36 293, %mul_ln1118_5" [firmware/myproject.cpp:54]   --->   Operation 101 'mul' 'r_V_37' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %r_V_37, i32 24, i32 35)" [firmware/myproject.cpp:54]   --->   Operation 102 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [4/4] (2.53ns)   --->   "%p_Val2_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 103 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 104 [2/4] (4.33ns)   --->   "%p_s = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 104 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 105 [4/4] (2.53ns)   --->   "%p_Val2_4 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 105 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i18 49, %sext_ln728_1" [firmware/myproject.cpp:50]   --->   Operation 106 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [2/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 107 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [2/4] (4.33ns)   --->   "%p_Val2_s_28 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 108 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %p_Val2_3 to i17" [firmware/myproject.cpp:51]   --->   Operation 109 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/4] (2.86ns)   --->   "%p_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 110 'call' 'p_5' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [3/4] (4.33ns)   --->   "%p_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 111 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [2/4] (4.33ns)   --->   "%p_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 112 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [4/4] (2.53ns)   --->   "%p_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 113 'call' 'p_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [3/4] (4.33ns)   --->   "%p_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 114 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [3/4] (4.33ns)   --->   "%p_1 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 115 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 116 [3/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 116 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_3, i4 0)" [firmware/myproject.cpp:54]   --->   Operation 117 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i16 %shl_ln1118_3 to i17" [firmware/myproject.cpp:54]   --->   Operation 118 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.78ns)   --->   "%r_V_34 = sub i17 %sext_ln1118_23, %sext_ln1118_2" [firmware/myproject.cpp:54]   --->   Operation 119 'sub' 'r_V_34' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i11 @_ssdm_op_PartSelect.i11.i17.i32.i32(i17 %r_V_34, i32 6, i32 16)" [firmware/myproject.cpp:54]   --->   Operation 120 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i11 %trunc_ln708_11 to i12" [firmware/myproject.cpp:54]   --->   Operation 121 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [4/4] (2.53ns)   --->   "%p_Val2_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 122 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [1/4] (2.86ns)   --->   "%p_2 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 123 'call' 'p_2' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [4/4] (2.53ns)   --->   "%p_Val2_10 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 124 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [3/4] (4.33ns)   --->   "%p_Val2_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 125 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 126 [1/4] (2.86ns)   --->   "%p_s = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 126 'call' 'p_s' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 127 [3/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 127 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %p_Val2_3 to i18" [firmware/myproject.cpp:50]   --->   Operation 128 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_1 = mul i18 -49, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 129 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i18 %mul_ln1192_2, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 130 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [1/1] (0.79ns)   --->   "%ret_V_33 = add i18 3136, %add_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 131 'add' 'ret_V_33' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_33, i32 6, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 132 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/4] (2.86ns)   --->   "%p_Val2_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 133 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [1/4] (2.86ns)   --->   "%p_Val2_s_28 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 134 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [2/4] (4.33ns)   --->   "%p_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 135 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [1/4] (2.86ns)   --->   "%p_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 136 'call' 'p_7' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %p_7, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 137 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i11 %tmp_s to i12" [firmware/myproject.cpp:52]   --->   Operation 138 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_7, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 139 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i9 %tmp_1 to i12" [firmware/myproject.cpp:52]   --->   Operation 140 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.73ns)   --->   "%r_V_27 = sub i12 %sext_ln1118_8, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 141 'sub' 'r_V_27' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [3/4] (4.33ns)   --->   "%p_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 142 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [2/4] (4.33ns)   --->   "%p_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 143 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 144 [2/4] (4.33ns)   --->   "%p_1 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 144 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [2/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 145 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 146 [3/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 146 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 147 [3/4] (4.33ns)   --->   "%p_Val2_10 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 147 'call' 'p_Val2_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 148 [2/4] (4.33ns)   --->   "%p_Val2_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 148 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [1/1] (0.74ns)   --->   "%add_ln703_2 = add i12 94, %p_Val2_1" [firmware/myproject.cpp:54]   --->   Operation 149 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [4/4] (2.53ns)   --->   "%p_0 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 150 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.34>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%lhs_V = sext i12 %p_Val2_s to i13" [firmware/myproject.cpp:50]   --->   Operation 151 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add nsw i13 -59, %lhs_V" [firmware/myproject.cpp:50]   --->   Operation 152 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = sext i13 %ret_V to i26" [firmware/myproject.cpp:50]   --->   Operation 153 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i26 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 154 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i26 %r_V_1 to i27" [firmware/myproject.cpp:50]   --->   Operation 155 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln1193 = trunc i26 %r_V_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 156 'trunc' 'trunc_ln1193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl = call i27 @_ssdm_op_BitConcatenate.i27.i24.i3(i24 %trunc_ln1193, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 157 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193 = sub i27 %sext_ln1118, %p_shl" [firmware/myproject.cpp:50]   --->   Operation 158 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i27 110592, %sub_ln1193" [firmware/myproject.cpp:50]   --->   Operation 159 'add' 'ret_V_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i12 %p_Val2_1 to i17" [firmware/myproject.cpp:50]   --->   Operation 160 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %p_s to i16" [firmware/myproject.cpp:50]   --->   Operation 161 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_23 = mul i16 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 162 'mul' 'r_V_23' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 163 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i16 -576, %r_V_23" [firmware/myproject.cpp:50]   --->   Operation 163 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 164 [2/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 164 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 165 [4/4] (2.53ns)   --->   "%p_Val2_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 165 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %p_Val2_6 to i9" [firmware/myproject.cpp:51]   --->   Operation 166 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into DSP with root node r_V_6)   --->   "%ret_V_8 = add i9 -88, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 167 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i8 %p_Val2_s_28 to i9" [firmware/myproject.cpp:51]   --->   Operation 168 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.70ns)   --->   "%ret_V_10 = add i9 -60, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 169 'add' 'ret_V_10' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns) (grouped into DSP with root node r_V_6)   --->   "%sext_ln1116_2 = sext i9 %ret_V_8 to i18" [firmware/myproject.cpp:51]   --->   Operation 170 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %ret_V_10 to i18" [firmware/myproject.cpp:51]   --->   Operation 171 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i18 %sext_ln1116_2, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 172 'mul' 'r_V_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%r_V_24 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_Val2_3, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 173 'bitconcatenate' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i13 %r_V_24 to i18" [firmware/myproject.cpp:51]   --->   Operation 174 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i13 %r_V_24 to i16" [firmware/myproject.cpp:51]   --->   Operation 175 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i8 %p_5 to i14" [firmware/myproject.cpp:51]   --->   Operation 176 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.49ns) (grouped into DSP with root node ret_V_36)   --->   "%mul_ln703 = mul i14 19, %sext_ln703_3" [firmware/myproject.cpp:51]   --->   Operation 177 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i13 %r_V_24 to i14" [firmware/myproject.cpp:51]   --->   Operation 178 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_36 = add i14 %sext_ln1192, %mul_ln703" [firmware/myproject.cpp:51]   --->   Operation 179 'add' 'ret_V_36' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 180 [1/4] (2.86ns)   --->   "%p_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 180 'call' 'p_6' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_1, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 181 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %shl_ln to i17" [firmware/myproject.cpp:52]   --->   Operation 182 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i17 0, %sext_ln1118_5" [firmware/myproject.cpp:52]   --->   Operation 183 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_25 = sub i17 %sub_ln1118, %sext_ln727" [firmware/myproject.cpp:52]   --->   Operation 184 'sub' 'r_V_25' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_3, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 185 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i17 %shl_ln1118_1 to i18" [firmware/myproject.cpp:52]   --->   Operation 186 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%r_V_8 = add i18 %sext_ln1118_6, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 187 'add' 'r_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_3, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 188 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i15 %shl_ln1118_2 to i16" [firmware/myproject.cpp:52]   --->   Operation 189 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_26 = sub i16 %sext_ln1118_7, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 190 'sub' 'r_V_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i12 %r_V_27 to i16" [firmware/myproject.cpp:52]   --->   Operation 191 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192_12 = add i16 %r_V_26, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 192 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%sext_ln1192_7 = sext i18 %r_V_8 to i30" [firmware/myproject.cpp:52]   --->   Operation 193 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i16 %add_ln1192_12 to i30" [firmware/myproject.cpp:52]   --->   Operation 194 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%mul_ln1192_5 = mul i30 %sext_ln1192_7, %sext_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 195 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %r_V_25, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 196 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i29 %lhs_V_4 to i30" [firmware/myproject.cpp:52]   --->   Operation 197 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_1 = sub i30 %sext_ln1192_9, %mul_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 198 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i18 35, %sext_ln728_1" [firmware/myproject.cpp:52]   --->   Operation 199 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %mul_ln728, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 200 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_17 = add i30 %sub_ln1192_1, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 201 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %p_6, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 202 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i13 %tmp_2 to i14" [firmware/myproject.cpp:52]   --->   Operation 203 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_6, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 204 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i9 %tmp_4 to i14" [firmware/myproject.cpp:52]   --->   Operation 205 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.75ns)   --->   "%r_V_28 = add i14 %sext_ln1118_12, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 206 'add' 'r_V_28' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%tmp = call i26 @_ssdm_op_BitConcatenate.i26.i14.i12(i14 %r_V_28, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 207 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i26 %tmp to i30" [firmware/myproject.cpp:52]   --->   Operation 208 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_18 = add i30 %add_ln1192_17, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 209 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [2/4] (4.33ns)   --->   "%p_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 210 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 211 [1/4] (2.86ns)   --->   "%p_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 211 'call' 'p_9' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 212 [1/4] (2.86ns)   --->   "%p_1 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 212 'call' 'p_1' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i12 %p_Val2_1 to i13" [firmware/myproject.cpp:53]   --->   Operation 213 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i12 %p_Val2_3 to i13" [firmware/myproject.cpp:53]   --->   Operation 214 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.74ns)   --->   "%ret_V_42 = add nsw i13 %lhs_V_5, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 215 'add' 'ret_V_42' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/4] (2.86ns)   --->   "%p_Val2_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 216 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 217 [2/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 217 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 218 [2/4] (4.33ns)   --->   "%p_Val2_10 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 218 'call' 'p_Val2_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 219 [1/4] (2.86ns)   --->   "%p_Val2_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 219 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 220 [3/4] (4.33ns)   --->   "%p_0 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 220 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.34>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i27 %ret_V_1 to i42" [firmware/myproject.cpp:50]   --->   Operation 221 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i16 %ret_V_3 to i42" [firmware/myproject.cpp:50]   --->   Operation 222 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i42 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 223 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 224 [1/4] (2.86ns)   --->   "%p_Val2_4 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 224 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %p_Val2_2 to i13" [firmware/myproject.cpp:50]   --->   Operation 225 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i8 %p_Val2_4 to i13" [firmware/myproject.cpp:50]   --->   Operation 226 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_32 = sub i13 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 227 'sub' 'ret_V_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 228 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i13 250, %ret_V_32" [firmware/myproject.cpp:50]   --->   Operation 228 'add' 'add_ln1192' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 229 [3/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 229 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 230 [1/1] (0.76ns)   --->   "%ret_V_12 = add i14 -384, %ret_V_36" [firmware/myproject.cpp:51]   --->   Operation 230 'add' 'ret_V_12' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i18 %r_V_6 to i34" [firmware/myproject.cpp:51]   --->   Operation 231 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i14 %ret_V_12 to i34" [firmware/myproject.cpp:51]   --->   Operation 232 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i34 %sext_ln1192_4, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 233 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i8 %p_6 to i16" [firmware/myproject.cpp:52]   --->   Operation 234 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/4] (2.86ns)   --->   "%p_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 235 'call' 'p_8' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_5 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %p_8, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 236 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i13 %tmp_5 to i14" [firmware/myproject.cpp:52]   --->   Operation 237 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_8, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 238 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i9 %tmp_6 to i14" [firmware/myproject.cpp:52]   --->   Operation 239 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.75ns)   --->   "%r_V_32 = add i14 %sext_ln1118_20, %sext_ln1118_21" [firmware/myproject.cpp:52]   --->   Operation 240 'add' 'r_V_32' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_10 = call i26 @_ssdm_op_BitConcatenate.i26.i14.i12(i14 %r_V_32, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 241 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i26 %tmp_10 to i30" [firmware/myproject.cpp:52]   --->   Operation 242 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i30 %add_ln1192_18, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 243 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 244 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_40 = add i30 -11010048, %add_ln1192_19" [firmware/myproject.cpp:52]   --->   Operation 244 'add' 'ret_V_40' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_40, i32 18, i32 29)" [firmware/myproject.cpp:52]   --->   Operation 245 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i8 %p_9 to i9" [firmware/myproject.cpp:53]   --->   Operation 246 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i8 %p_1 to i9" [firmware/myproject.cpp:53]   --->   Operation 247 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%add_ln1192_22 = add i9 %sext_ln1116_5, %sext_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 248 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 249 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%sext_ln1192_15 = sext i9 %add_ln1192_22 to i13" [firmware/myproject.cpp:53]   --->   Operation 249 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.49ns) (grouped into DSP with root node ret_V_18)   --->   "%mul_ln1192_11 = mul i13 11, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 250 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 251 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_18 = add i13 -128, %mul_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 251 'add' 'ret_V_18' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 252 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%r_V_33 = mul i16 %sext_ln1118_11, %sext_ln1118_11" [firmware/myproject.cpp:53]   --->   Operation 252 'mul' 'r_V_33' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 253 [1/1] (0.00ns) (grouped into DSP with root node ret_V_43)   --->   "%sext_ln1118_22 = sext i16 %r_V_33 to i20" [firmware/myproject.cpp:53]   --->   Operation 253 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i19 @_ssdm_op_BitConcatenate.i19.i13.i6(i13 %ret_V_42, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 254 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i19 %lhs_V_6 to i20" [firmware/myproject.cpp:53]   --->   Operation 255 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i20 %sext_ln1118_22, %sext_ln728_5" [firmware/myproject.cpp:53]   --->   Operation 256 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_8, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 257 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i14 %tmp_8 to i20" [firmware/myproject.cpp:53]   --->   Operation 258 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_44 = add i20 %ret_V_43, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 259 'add' 'ret_V_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 260 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_22 = add i20 -15232, %ret_V_44" [firmware/myproject.cpp:53]   --->   Operation 260 'add' 'ret_V_22' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 261 [1/4] (2.86ns)   --->   "%p_Val2_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 261 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 262 [1/4] (2.86ns)   --->   "%p_Val2_10 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 262 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i8 %p_Val2_10 to i9" [firmware/myproject.cpp:54]   --->   Operation 263 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i8 %p_Val2_7 to i9" [firmware/myproject.cpp:54]   --->   Operation 264 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.70ns)   --->   "%ret_V_47 = sub i9 %sext_ln703_9, %sext_ln703_10" [firmware/myproject.cpp:54]   --->   Operation 265 'sub' 'ret_V_47' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [2/4] (4.33ns)   --->   "%p_0 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 266 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i13 %add_ln1192 to i42" [firmware/myproject.cpp:50]   --->   Operation 267 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (3.53ns)   --->   "%mul_ln700_1 = mul i42 %sext_ln700_2, %mul_ln700" [firmware/myproject.cpp:50]   --->   Operation 268 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [2/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 269 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i34 %mul_ln1192_3 to i36" [firmware/myproject.cpp:51]   --->   Operation 270 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i8 %p_6 to i36" [firmware/myproject.cpp:51]   --->   Operation 271 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (3.17ns)   --->   "%mul_ln1192_4 = mul i36 %sext_ln1192_6, %sext_ln1192_12" [firmware/myproject.cpp:51]   --->   Operation 272 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.92ns)   --->   "%ret_V_37 = add i36 -922746880, %mul_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 273 'add' 'ret_V_37' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %ret_V_37, i32 24, i32 35)" [firmware/myproject.cpp:51]   --->   Operation 274 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i13 %ret_V_18 to i30" [firmware/myproject.cpp:53]   --->   Operation 275 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i20 %ret_V_22 to i30" [firmware/myproject.cpp:53]   --->   Operation 276 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_7 = mul i30 %sext_ln1192_10, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 277 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 278 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i30 -15990784, %mul_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 278 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_45, i32 18, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 279 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i8 %p_Val2_9 to i9" [firmware/myproject.cpp:54]   --->   Operation 280 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.70ns)   --->   "%r_V_35 = sub i9 0, %sext_ln1253" [firmware/myproject.cpp:54]   --->   Operation 281 'sub' 'r_V_35' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i8 %p_2 to i16" [firmware/myproject.cpp:54]   --->   Operation 282 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (1.55ns)   --->   "%r_V_36 = mul i16 %sext_ln1116_3, %sext_ln1116_3" [firmware/myproject.cpp:54]   --->   Operation 283 'mul' 'r_V_36' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i16 %r_V_36 to i17" [firmware/myproject.cpp:54]   --->   Operation 284 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %r_V_35, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 285 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i15 %tmp_11 to i17" [firmware/myproject.cpp:54]   --->   Operation 286 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%ret_V_24 = add i17 %sext_ln1118_24, %sext_ln700_3" [firmware/myproject.cpp:54]   --->   Operation 287 'add' 'ret_V_24' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i9 %ret_V_47 to i10" [firmware/myproject.cpp:54]   --->   Operation 288 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.71ns)   --->   "%ret_V_28 = add i10 14, %sext_ln703_11" [firmware/myproject.cpp:54]   --->   Operation 289 'add' 'ret_V_28' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%sext_ln1192_17 = sext i17 %ret_V_24 to i27" [firmware/myproject.cpp:54]   --->   Operation 290 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i10 %ret_V_28 to i27" [firmware/myproject.cpp:54]   --->   Operation 291 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i27 %sext_ln1192_18, %sext_ln1192_17" [firmware/myproject.cpp:54]   --->   Operation 292 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 293 [1/4] (2.86ns)   --->   "%p_0 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 293 'call' 'p_0' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.82>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !197"   --->   Operation 294 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !203"   --->   Operation 295 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !209"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !215"   --->   Operation 297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !221"   --->   Operation 298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !227"   --->   Operation 299 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 300 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 301 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 302 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 303 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 304 [1/4] (2.86ns)   --->   "%p_Val2_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 304 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_3 = call i38 @_ssdm_op_BitConcatenate.i38.i8.i30(i8 %p_Val2_5, i30 0)" [firmware/myproject.cpp:50]   --->   Operation 305 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%rhs_V = sext i38 %tmp_3 to i42" [firmware/myproject.cpp:50]   --->   Operation 306 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.96ns)   --->   "%ret_V_34 = sub i42 %mul_ln700_1, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 307 'sub' 'ret_V_34' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i42.i32.i32(i42 %ret_V_34, i32 30, i32 41)" [firmware/myproject.cpp:50]   --->   Operation 308 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 309 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %trunc_ln708_6)" [firmware/myproject.cpp:51]   --->   Operation 310 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 311 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %trunc_ln708_10)" [firmware/myproject.cpp:53]   --->   Operation 312 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i27 %mul_ln1192_9 to i30" [firmware/myproject.cpp:54]   --->   Operation 313 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i8 %p_0 to i30" [firmware/myproject.cpp:54]   --->   Operation 314 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.49ns) (grouped into DSP with root node ret_V_48)   --->   "%mul_ln1192_10 = mul i30 %sext_ln1192_14, %sext_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 315 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 316 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_48 = add i30 -14417920, %mul_ln1192_10" [firmware/myproject.cpp:54]   --->   Operation 316 'add' 'ret_V_48' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_48, i32 18, i32 29)" [firmware/myproject.cpp:54]   --->   Operation 317 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %trunc_ln708_15)" [firmware/myproject.cpp:54]   --->   Operation 318 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 319 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sincos1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sincos1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000]
p_Val2_s           (partselect    ) [ 0111111000]
p_Val2_11          (partselect    ) [ 0111000000]
sext_ln728         (sext          ) [ 0110000000]
p_Val2_1           (partselect    ) [ 0111111000]
lhs_V_1            (bitconcatenate) [ 0000000000]
mul_ln1193         (mul           ) [ 0000000000]
ret_V_30           (add           ) [ 0000000000]
trunc_ln           (partselect    ) [ 0110000000]
p_Val2_2           (partselect    ) [ 0111111100]
p_Val2_3           (partselect    ) [ 0111111000]
sext_ln728_1       (sext          ) [ 0111111000]
mul_ln1192_6       (mul           ) [ 0110000000]
tmp_7              (partselect    ) [ 0000000000]
r_V_s              (bitconcatenate) [ 0000000000]
add_ln1192_7       (add           ) [ 0000000000]
trunc_ln708_5      (partselect    ) [ 0000000000]
r_V_16             (sext          ) [ 0000000000]
sext_ln703_4       (sext          ) [ 0000000000]
r_V_17             (mul           ) [ 0110000000]
mul_ln700_3        (mul           ) [ 0110000000]
add_ln1192_30      (add           ) [ 0000000000]
add_ln1192_28      (add           ) [ 0000000000]
trunc_ln708_12     (partselect    ) [ 0000000000]
mul_ln703_1        (mul           ) [ 0000000000]
ret_V_25           (add           ) [ 0110000000]
r_V_3              (sext          ) [ 0000000000]
r_V_4              (mul           ) [ 0101000000]
lhs_V_3            (bitconcatenate) [ 0000000000]
add_ln1192_8       (add           ) [ 0000000000]
rhs_V_1            (bitconcatenate) [ 0000000000]
sub_ln1192         (sub           ) [ 0000000000]
ret_V_35           (add           ) [ 0000000000]
trunc_ln708_4      (partselect    ) [ 0000000000]
ret_V_38           (add           ) [ 0000000000]
trunc_ln708_7      (partselect    ) [ 0000000000]
shl_ln1118_7       (bitconcatenate) [ 0000000000]
sext_ln1118_15     (sext          ) [ 0000000000]
shl_ln1118_8       (bitconcatenate) [ 0000000000]
sext_ln1118_16     (sext          ) [ 0000000000]
r_V_29             (add           ) [ 0000000000]
shl_ln1118_9       (bitconcatenate) [ 0000000000]
sext_ln1118_17     (sext          ) [ 0000000000]
shl_ln1118_s       (bitconcatenate) [ 0000000000]
sext_ln1118_18     (sext          ) [ 0000000000]
r_V_30             (add           ) [ 0000000000]
sext_ln703_5       (sext          ) [ 0000000000]
sext_ln703_6       (sext          ) [ 0000000000]
ret_V_39           (sub           ) [ 0000000000]
add_ln1192_15      (add           ) [ 0000000000]
sext_ln1118_19     (sext          ) [ 0000000000]
mul_ln1118         (mul           ) [ 0101000000]
mul_ln700_2        (mul           ) [ 0000000000]
shl_ln1            (bitconcatenate) [ 0000000000]
add_ln700          (add           ) [ 0000000000]
mul_ln728_1        (mul           ) [ 0000000000]
rhs_V_5            (bitconcatenate) [ 0000000000]
ret_V_41           (add           ) [ 0000000000]
trunc_ln708_s      (partselect    ) [ 0101000000]
sext_ln1118_25     (sext          ) [ 0000000000]
mul_ln1118_5       (mul           ) [ 0101000000]
mul_ln1192_8       (mul           ) [ 0000000000]
ret_V_46           (add           ) [ 0000000000]
trunc_ln708_14     (partselect    ) [ 0101000000]
r_V_5              (sext          ) [ 0000000000]
mul_ln1192         (mul           ) [ 0000000000]
lhs_V_2            (bitconcatenate) [ 0000000000]
ret_V_31           (add           ) [ 0000000000]
trunc_ln708_1      (partselect    ) [ 0100100000]
r_V_31             (mul           ) [ 0000000000]
trunc_ln708_8      (partselect    ) [ 0100100000]
add_ln703          (add           ) [ 0000000000]
add_ln703_1        (add           ) [ 0000000000]
r_V_37             (mul           ) [ 0000000000]
trunc_ln708_13     (partselect    ) [ 0100100000]
mul_ln1192_2       (mul           ) [ 0100010000]
sext_ln1118_2      (sext          ) [ 0000000000]
p_5                (call          ) [ 0100011000]
shl_ln1118_3       (bitconcatenate) [ 0000000000]
sext_ln1118_23     (sext          ) [ 0000000000]
r_V_34             (sub           ) [ 0000000000]
trunc_ln708_11     (partselect    ) [ 0000000000]
sext_ln708         (sext          ) [ 0000000000]
p_2                (call          ) [ 0100011110]
p_s                (call          ) [ 0100001000]
sext_ln1192_3      (sext          ) [ 0000000000]
mul_ln1192_1       (mul           ) [ 0000000000]
add_ln1192_4       (add           ) [ 0000000000]
ret_V_33           (add           ) [ 0000000000]
trunc_ln708_2      (partselect    ) [ 0100001000]
p_Val2_6           (call          ) [ 0100001000]
p_Val2_s_28        (call          ) [ 0100001000]
p_7                (call          ) [ 0000000000]
tmp_s              (bitconcatenate) [ 0000000000]
sext_ln1118_8      (sext          ) [ 0000000000]
tmp_1              (bitconcatenate) [ 0000000000]
sext_ln1118_9      (sext          ) [ 0000000000]
r_V_27             (sub           ) [ 0100001000]
add_ln703_2        (add           ) [ 0000000000]
lhs_V              (sext          ) [ 0000000000]
ret_V              (add           ) [ 0000000000]
r_V                (sext          ) [ 0000000000]
r_V_1              (mul           ) [ 0000000000]
sext_ln1118        (sext          ) [ 0000000000]
trunc_ln1193       (trunc         ) [ 0000000000]
p_shl              (bitconcatenate) [ 0000000000]
sub_ln1193         (sub           ) [ 0000000000]
ret_V_1            (add           ) [ 0100000100]
sext_ln727         (sext          ) [ 0000000000]
sext_ln1116        (sext          ) [ 0000000000]
r_V_23             (mul           ) [ 0000000000]
ret_V_3            (add           ) [ 0100000100]
sext_ln703         (sext          ) [ 0000000000]
ret_V_8            (add           ) [ 0000000000]
sext_ln703_1       (sext          ) [ 0000000000]
ret_V_10           (add           ) [ 0000000000]
sext_ln1116_2      (sext          ) [ 0000000000]
sext_ln1118_1      (sext          ) [ 0000000000]
r_V_6              (mul           ) [ 0100000100]
r_V_24             (bitconcatenate) [ 0000000000]
sext_ln1118_3      (sext          ) [ 0000000000]
sext_ln1118_4      (sext          ) [ 0000000000]
sext_ln703_3       (sext          ) [ 0000000000]
mul_ln703          (mul           ) [ 0000000000]
sext_ln1192        (sext          ) [ 0000000000]
ret_V_36           (add           ) [ 0100000100]
p_6                (call          ) [ 0100000110]
shl_ln             (bitconcatenate) [ 0000000000]
sext_ln1118_5      (sext          ) [ 0000000000]
sub_ln1118         (sub           ) [ 0000000000]
r_V_25             (sub           ) [ 0000000000]
shl_ln1118_1       (bitconcatenate) [ 0000000000]
sext_ln1118_6      (sext          ) [ 0000000000]
r_V_8              (add           ) [ 0000000000]
shl_ln1118_2       (bitconcatenate) [ 0000000000]
sext_ln1118_7      (sext          ) [ 0000000000]
r_V_26             (sub           ) [ 0000000000]
sext_ln1118_10     (sext          ) [ 0000000000]
add_ln1192_12      (add           ) [ 0000000000]
sext_ln1192_7      (sext          ) [ 0000000000]
sext_ln1192_8      (sext          ) [ 0000000000]
mul_ln1192_5       (mul           ) [ 0000000000]
lhs_V_4            (bitconcatenate) [ 0000000000]
sext_ln1192_9      (sext          ) [ 0000000000]
sub_ln1192_1       (sub           ) [ 0000000000]
mul_ln728          (mul           ) [ 0000000000]
rhs_V_2            (bitconcatenate) [ 0000000000]
add_ln1192_17      (add           ) [ 0000000000]
tmp_2              (bitconcatenate) [ 0000000000]
sext_ln1118_12     (sext          ) [ 0000000000]
tmp_4              (bitconcatenate) [ 0000000000]
sext_ln1118_13     (sext          ) [ 0000000000]
r_V_28             (add           ) [ 0000000000]
tmp                (bitconcatenate) [ 0000000000]
rhs_V_3            (sext          ) [ 0000000000]
add_ln1192_18      (add           ) [ 0100000100]
p_9                (call          ) [ 0100000100]
p_1                (call          ) [ 0100000100]
lhs_V_5            (sext          ) [ 0000000000]
rhs_V_6            (sext          ) [ 0000000000]
ret_V_42           (add           ) [ 0100000100]
p_Val2_8           (call          ) [ 0100000100]
p_Val2_7           (call          ) [ 0100000100]
sext_ln700         (sext          ) [ 0000000000]
sext_ln700_1       (sext          ) [ 0000000000]
mul_ln700          (mul           ) [ 0100000010]
p_Val2_4           (call          ) [ 0000000000]
sext_ln1192_1      (sext          ) [ 0000000000]
sext_ln1192_2      (sext          ) [ 0000000000]
ret_V_32           (sub           ) [ 0000000000]
add_ln1192         (add           ) [ 0100000010]
ret_V_12           (add           ) [ 0000000000]
sext_ln1192_4      (sext          ) [ 0000000000]
sext_ln1192_5      (sext          ) [ 0000000000]
mul_ln1192_3       (mul           ) [ 0100000010]
sext_ln1118_11     (sext          ) [ 0000000000]
p_8                (call          ) [ 0000000000]
tmp_5              (bitconcatenate) [ 0000000000]
sext_ln1118_20     (sext          ) [ 0000000000]
tmp_6              (bitconcatenate) [ 0000000000]
sext_ln1118_21     (sext          ) [ 0000000000]
r_V_32             (add           ) [ 0000000000]
tmp_10             (bitconcatenate) [ 0000000000]
rhs_V_4            (sext          ) [ 0000000000]
add_ln1192_19      (add           ) [ 0000000000]
ret_V_40           (add           ) [ 0000000000]
trunc_ln708_9      (partselect    ) [ 0100000011]
sext_ln1116_5      (sext          ) [ 0000000000]
sext_ln1192_13     (sext          ) [ 0000000000]
add_ln1192_22      (add           ) [ 0000000000]
sext_ln1192_15     (sext          ) [ 0000000000]
mul_ln1192_11      (mul           ) [ 0000000000]
ret_V_18           (add           ) [ 0100000010]
r_V_33             (mul           ) [ 0000000000]
sext_ln1118_22     (sext          ) [ 0000000000]
lhs_V_6            (bitconcatenate) [ 0000000000]
sext_ln728_5       (sext          ) [ 0000000000]
ret_V_43           (add           ) [ 0000000000]
tmp_8              (bitconcatenate) [ 0000000000]
sext_ln1192_16     (sext          ) [ 0000000000]
ret_V_44           (add           ) [ 0000000000]
ret_V_22           (add           ) [ 0100000010]
p_Val2_9           (call          ) [ 0100000010]
p_Val2_10          (call          ) [ 0000000000]
sext_ln703_9       (sext          ) [ 0000000000]
sext_ln703_10      (sext          ) [ 0000000000]
ret_V_47           (sub           ) [ 0100000010]
sext_ln700_2       (sext          ) [ 0000000000]
mul_ln700_1        (mul           ) [ 0100000001]
sext_ln1192_12     (sext          ) [ 0000000000]
sext_ln1192_6      (sext          ) [ 0000000000]
mul_ln1192_4       (mul           ) [ 0000000000]
ret_V_37           (add           ) [ 0000000000]
trunc_ln708_6      (partselect    ) [ 0100000001]
sext_ln1192_10     (sext          ) [ 0000000000]
sext_ln1192_11     (sext          ) [ 0000000000]
mul_ln1192_7       (mul           ) [ 0000000000]
ret_V_45           (add           ) [ 0000000000]
trunc_ln708_10     (partselect    ) [ 0100000001]
sext_ln1253        (sext          ) [ 0000000000]
r_V_35             (sub           ) [ 0000000000]
sext_ln1116_3      (sext          ) [ 0000000000]
r_V_36             (mul           ) [ 0000000000]
sext_ln1118_24     (sext          ) [ 0000000000]
tmp_11             (bitconcatenate) [ 0000000000]
sext_ln700_3       (sext          ) [ 0000000000]
ret_V_24           (add           ) [ 0000000000]
sext_ln703_11      (sext          ) [ 0000000000]
ret_V_28           (add           ) [ 0000000000]
sext_ln1192_17     (sext          ) [ 0000000000]
sext_ln1192_18     (sext          ) [ 0000000000]
mul_ln1192_9       (mul           ) [ 0100000001]
p_0                (call          ) [ 0100000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln32 (specinterface ) [ 0000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000]
p_Val2_5           (call          ) [ 0000000000]
tmp_3              (bitconcatenate) [ 0000000000]
rhs_V              (sext          ) [ 0000000000]
ret_V_34           (sub           ) [ 0000000000]
trunc_ln708_3      (partselect    ) [ 0000000000]
write_ln50         (write         ) [ 0000000000]
write_ln51         (write         ) [ 0000000000]
write_ln52         (write         ) [ 0000000000]
write_ln53         (write         ) [ 0000000000]
sext_ln1192_19     (sext          ) [ 0000000000]
sext_ln1192_14     (sext          ) [ 0000000000]
mul_ln1192_10      (mul           ) [ 0000000000]
ret_V_48           (add           ) [ 0000000000]
trunc_ln708_15     (partselect    ) [ 0000000000]
write_ln54         (write         ) [ 0000000000]
ret_ln56           (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sincos1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sincos1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i192P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i11.i7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<12, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i18.i6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i17.i12"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i18.i12"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i14.i12"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i13.i6"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i8.i30"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i12P"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1004" name="x_V_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="192" slack="0"/>
<pin id="230" dir="0" index="1" bw="192" slack="0"/>
<pin id="231" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln50_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="12" slack="0"/>
<pin id="237" dir="0" index="2" bw="12" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="write_ln51_write_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="12" slack="0"/>
<pin id="244" dir="0" index="2" bw="12" slack="1"/>
<pin id="245" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln52_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="12" slack="0"/>
<pin id="251" dir="0" index="2" bw="12" slack="2"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="write_ln53_write_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="12" slack="0"/>
<pin id="258" dir="0" index="2" bw="12" slack="1"/>
<pin id="259" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln54_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="12" slack="0"/>
<pin id="265" dir="0" index="2" bw="12" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/9 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="12" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="12" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="0" index="3" bw="7" slack="0"/>
<pin id="283" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="12" slack="1"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="12" slack="1"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="0" index="3" bw="7" slack="0"/>
<pin id="301" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="12" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_28/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="12" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="0" index="3" bw="7" slack="0"/>
<pin id="319" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="12" slack="2"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="12" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="0" index="3" bw="7" slack="0"/>
<pin id="337" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="12" slack="1"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="0" index="3" bw="7" slack="0"/>
<pin id="346" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="12" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="1"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="0" index="3" bw="7" slack="0"/>
<pin id="364" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="12" slack="1"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="1"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="11" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_9/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="12" slack="1"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="0" index="3" bw="7" slack="0"/>
<pin id="400" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_10/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="12" slack="1"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="0" index="3" bw="7" slack="0"/>
<pin id="418" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Val2_s_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="0" index="1" bw="192" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="7" slack="0"/>
<pin id="427" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Val2_11_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="0" index="1" bw="192" slack="0"/>
<pin id="435" dir="0" index="2" bw="7" slack="0"/>
<pin id="436" dir="0" index="3" bw="7" slack="0"/>
<pin id="437" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_11/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln728_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_Val2_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="0"/>
<pin id="448" dir="0" index="1" bw="192" slack="0"/>
<pin id="449" dir="0" index="2" bw="9" slack="0"/>
<pin id="450" dir="0" index="3" bw="9" slack="0"/>
<pin id="451" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="lhs_V_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="18" slack="0"/>
<pin id="458" dir="0" index="1" bw="12" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="0" index="1" bw="18" slack="0"/>
<pin id="467" dir="0" index="2" bw="4" slack="0"/>
<pin id="468" dir="0" index="3" bw="6" slack="0"/>
<pin id="469" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_Val2_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="12" slack="0"/>
<pin id="475" dir="0" index="1" bw="192" slack="0"/>
<pin id="476" dir="0" index="2" bw="7" slack="0"/>
<pin id="477" dir="0" index="3" bw="7" slack="0"/>
<pin id="478" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Val2_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="0"/>
<pin id="485" dir="0" index="1" bw="192" slack="0"/>
<pin id="486" dir="0" index="2" bw="9" slack="0"/>
<pin id="487" dir="0" index="3" bw="9" slack="0"/>
<pin id="488" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln728_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="0"/>
<pin id="495" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_7_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="0" index="1" bw="192" slack="0"/>
<pin id="500" dir="0" index="2" bw="7" slack="0"/>
<pin id="501" dir="0" index="3" bw="7" slack="0"/>
<pin id="502" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="r_V_s_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="18" slack="0"/>
<pin id="509" dir="0" index="1" bw="11" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln1192_7_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="11" slack="0"/>
<pin id="517" dir="0" index="1" bw="18" slack="0"/>
<pin id="518" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln708_5_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="0" index="1" bw="18" slack="0"/>
<pin id="524" dir="0" index="2" bw="4" slack="0"/>
<pin id="525" dir="0" index="3" bw="6" slack="0"/>
<pin id="526" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="r_V_16_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="0"/>
<pin id="534" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_16/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln703_4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="0"/>
<pin id="538" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln1192_30_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="0"/>
<pin id="542" dir="0" index="1" bw="18" slack="0"/>
<pin id="543" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln1192_28_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="18" slack="0"/>
<pin id="548" dir="0" index="1" bw="18" slack="0"/>
<pin id="549" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="trunc_ln708_12_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="12" slack="0"/>
<pin id="554" dir="0" index="1" bw="18" slack="0"/>
<pin id="555" dir="0" index="2" bw="4" slack="0"/>
<pin id="556" dir="0" index="3" bw="6" slack="0"/>
<pin id="557" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="r_V_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="1"/>
<pin id="565" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="lhs_V_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="18" slack="0"/>
<pin id="568" dir="0" index="1" bw="12" slack="1"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln1192_8_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="18" slack="1"/>
<pin id="575" dir="0" index="1" bw="18" slack="0"/>
<pin id="576" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="rhs_V_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="18" slack="0"/>
<pin id="580" dir="0" index="1" bw="12" slack="1"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sub_ln1192_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="18" slack="0"/>
<pin id="587" dir="0" index="1" bw="18" slack="0"/>
<pin id="588" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="ret_V_35_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="14" slack="0"/>
<pin id="593" dir="0" index="1" bw="18" slack="0"/>
<pin id="594" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="trunc_ln708_4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="0"/>
<pin id="599" dir="0" index="1" bw="18" slack="0"/>
<pin id="600" dir="0" index="2" bw="4" slack="0"/>
<pin id="601" dir="0" index="3" bw="6" slack="0"/>
<pin id="602" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="ret_V_38_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="0" index="1" bw="18" slack="1"/>
<pin id="611" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="trunc_ln708_7_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="0"/>
<pin id="615" dir="0" index="1" bw="18" slack="0"/>
<pin id="616" dir="0" index="2" bw="4" slack="0"/>
<pin id="617" dir="0" index="3" bw="6" slack="0"/>
<pin id="618" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="shl_ln1118_7_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="17" slack="0"/>
<pin id="626" dir="0" index="1" bw="12" slack="1"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sext_ln1118_15_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="17" slack="0"/>
<pin id="633" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="shl_ln1118_8_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="15" slack="0"/>
<pin id="637" dir="0" index="1" bw="12" slack="1"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sext_ln1118_16_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="15" slack="0"/>
<pin id="644" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="r_V_29_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="17" slack="0"/>
<pin id="648" dir="0" index="1" bw="15" slack="0"/>
<pin id="649" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_29/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="shl_ln1118_9_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="17" slack="0"/>
<pin id="654" dir="0" index="1" bw="12" slack="1"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_9/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sext_ln1118_17_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="17" slack="0"/>
<pin id="661" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="shl_ln1118_s_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="15" slack="0"/>
<pin id="665" dir="0" index="1" bw="12" slack="1"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sext_ln1118_18_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="15" slack="0"/>
<pin id="672" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="r_V_30_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="17" slack="0"/>
<pin id="676" dir="0" index="1" bw="15" slack="0"/>
<pin id="677" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_30/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sext_ln703_5_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="18" slack="0"/>
<pin id="682" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln703_6_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="18" slack="0"/>
<pin id="686" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="ret_V_39_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="18" slack="0"/>
<pin id="690" dir="0" index="1" bw="18" slack="0"/>
<pin id="691" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_39/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln1192_15_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="14" slack="0"/>
<pin id="696" dir="0" index="1" bw="19" slack="0"/>
<pin id="697" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_15/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln1118_19_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="19" slack="0"/>
<pin id="702" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="shl_ln1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="24" slack="0"/>
<pin id="706" dir="0" index="1" bw="18" slack="1"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="rhs_V_5_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="24" slack="0"/>
<pin id="713" dir="0" index="1" bw="18" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="ret_V_41_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="24" slack="0"/>
<pin id="720" dir="0" index="1" bw="24" slack="0"/>
<pin id="721" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="trunc_ln708_s_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="12" slack="0"/>
<pin id="725" dir="0" index="1" bw="24" slack="0"/>
<pin id="726" dir="0" index="2" bw="5" slack="0"/>
<pin id="727" dir="0" index="3" bw="6" slack="0"/>
<pin id="728" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sext_ln1118_25_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="18" slack="1"/>
<pin id="735" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_25/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="trunc_ln708_14_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="0"/>
<pin id="738" dir="0" index="1" bw="18" slack="0"/>
<pin id="739" dir="0" index="2" bw="4" slack="0"/>
<pin id="740" dir="0" index="3" bw="6" slack="0"/>
<pin id="741" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="r_V_5_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="12" slack="2"/>
<pin id="747" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="lhs_V_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="24" slack="0"/>
<pin id="750" dir="0" index="1" bw="12" slack="2"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="trunc_ln708_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="12" slack="0"/>
<pin id="757" dir="0" index="1" bw="24" slack="0"/>
<pin id="758" dir="0" index="2" bw="5" slack="0"/>
<pin id="759" dir="0" index="3" bw="6" slack="0"/>
<pin id="760" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="r_V_31_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="9" slack="0"/>
<pin id="766" dir="0" index="1" bw="36" slack="1"/>
<pin id="767" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln708_8_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="12" slack="0"/>
<pin id="771" dir="0" index="1" bw="36" slack="0"/>
<pin id="772" dir="0" index="2" bw="6" slack="0"/>
<pin id="773" dir="0" index="3" bw="7" slack="0"/>
<pin id="774" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln703_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="7" slack="0"/>
<pin id="781" dir="0" index="1" bw="12" slack="2"/>
<pin id="782" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln703_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="2"/>
<pin id="787" dir="0" index="1" bw="12" slack="2"/>
<pin id="788" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="r_V_37_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="0"/>
<pin id="792" dir="0" index="1" bw="36" slack="1"/>
<pin id="793" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="trunc_ln708_13_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="12" slack="0"/>
<pin id="797" dir="0" index="1" bw="36" slack="0"/>
<pin id="798" dir="0" index="2" bw="6" slack="0"/>
<pin id="799" dir="0" index="3" bw="7" slack="0"/>
<pin id="800" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="sext_ln1118_2_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="3"/>
<pin id="807" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="shl_ln1118_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="0"/>
<pin id="810" dir="0" index="1" bw="12" slack="3"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="sext_ln1118_23_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="0"/>
<pin id="817" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="r_V_34_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="0"/>
<pin id="821" dir="0" index="1" bw="12" slack="0"/>
<pin id="822" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_34/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="trunc_ln708_11_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="11" slack="0"/>
<pin id="827" dir="0" index="1" bw="17" slack="0"/>
<pin id="828" dir="0" index="2" bw="4" slack="0"/>
<pin id="829" dir="0" index="3" bw="6" slack="0"/>
<pin id="830" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln708_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="11" slack="0"/>
<pin id="837" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sext_ln1192_3_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="12" slack="4"/>
<pin id="842" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="ret_V_33_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="13" slack="0"/>
<pin id="845" dir="0" index="1" bw="18" slack="0"/>
<pin id="846" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="trunc_ln708_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="12" slack="0"/>
<pin id="850" dir="0" index="1" bw="18" slack="0"/>
<pin id="851" dir="0" index="2" bw="4" slack="0"/>
<pin id="852" dir="0" index="3" bw="6" slack="0"/>
<pin id="853" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_s_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="11" slack="0"/>
<pin id="860" dir="0" index="1" bw="8" slack="0"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sext_ln1118_8_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="11" slack="0"/>
<pin id="868" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="9" slack="0"/>
<pin id="872" dir="0" index="1" bw="8" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln1118_9_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="0"/>
<pin id="880" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="r_V_27_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="11" slack="0"/>
<pin id="884" dir="0" index="1" bw="9" slack="0"/>
<pin id="885" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_27/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln703_2_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="12" slack="4"/>
<pin id="891" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="lhs_V_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="12" slack="5"/>
<pin id="896" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="897" class="1004" name="sext_ln1118_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="26" slack="0"/>
<pin id="899" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="900" class="1004" name="trunc_ln1193_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="26" slack="0"/>
<pin id="902" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1193/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="p_shl_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="27" slack="0"/>
<pin id="905" dir="0" index="1" bw="24" slack="0"/>
<pin id="906" dir="0" index="2" bw="1" slack="0"/>
<pin id="907" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sub_ln1193_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="26" slack="0"/>
<pin id="913" dir="0" index="1" bw="27" slack="0"/>
<pin id="914" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="ret_V_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="18" slack="0"/>
<pin id="919" dir="0" index="1" bw="27" slack="0"/>
<pin id="920" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/6 "/>
</bind>
</comp>

<comp id="923" class="1004" name="sext_ln727_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="12" slack="5"/>
<pin id="925" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/6 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sext_ln1116_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="1"/>
<pin id="928" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln703_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="1"/>
<pin id="931" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/6 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sext_ln703_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="1"/>
<pin id="934" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/6 "/>
</bind>
</comp>

<comp id="935" class="1004" name="ret_V_10_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="7" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="0"/>
<pin id="938" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/6 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sext_ln1118_1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="9" slack="0"/>
<pin id="943" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="945" class="1004" name="r_V_24_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="13" slack="0"/>
<pin id="947" dir="0" index="1" bw="12" slack="5"/>
<pin id="948" dir="0" index="2" bw="1" slack="0"/>
<pin id="949" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_24/6 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sext_ln1118_3_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="13" slack="0"/>
<pin id="954" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/6 "/>
</bind>
</comp>

<comp id="956" class="1004" name="sext_ln1118_4_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="13" slack="0"/>
<pin id="958" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sext_ln703_3_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="2"/>
<pin id="962" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/6 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln1192_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="13" slack="0"/>
<pin id="965" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/6 "/>
</bind>
</comp>

<comp id="967" class="1004" name="shl_ln_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="0"/>
<pin id="969" dir="0" index="1" bw="12" slack="5"/>
<pin id="970" dir="0" index="2" bw="1" slack="0"/>
<pin id="971" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sext_ln1118_5_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="16" slack="0"/>
<pin id="976" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/6 "/>
</bind>
</comp>

<comp id="978" class="1004" name="sub_ln1118_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="16" slack="0"/>
<pin id="981" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/6 "/>
</bind>
</comp>

<comp id="984" class="1004" name="r_V_25_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="17" slack="0"/>
<pin id="986" dir="0" index="1" bw="12" slack="0"/>
<pin id="987" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_25/6 "/>
</bind>
</comp>

<comp id="990" class="1004" name="shl_ln1118_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="17" slack="0"/>
<pin id="992" dir="0" index="1" bw="12" slack="5"/>
<pin id="993" dir="0" index="2" bw="1" slack="0"/>
<pin id="994" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/6 "/>
</bind>
</comp>

<comp id="997" class="1004" name="sext_ln1118_6_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="17" slack="0"/>
<pin id="999" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/6 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="shl_ln1118_2_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="15" slack="0"/>
<pin id="1003" dir="0" index="1" bw="12" slack="5"/>
<pin id="1004" dir="0" index="2" bw="1" slack="0"/>
<pin id="1005" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/6 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="sext_ln1118_7_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="15" slack="0"/>
<pin id="1010" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="r_V_26_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="15" slack="0"/>
<pin id="1014" dir="0" index="1" bw="13" slack="0"/>
<pin id="1015" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_26/6 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln1118_10_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="12" slack="1"/>
<pin id="1020" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/6 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="add_ln1192_12_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="16" slack="0"/>
<pin id="1023" dir="0" index="1" bw="12" slack="0"/>
<pin id="1024" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="sext_ln1192_8_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="0"/>
<pin id="1029" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/6 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="lhs_V_4_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="29" slack="0"/>
<pin id="1033" dir="0" index="1" bw="17" slack="0"/>
<pin id="1034" dir="0" index="2" bw="1" slack="0"/>
<pin id="1035" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/6 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="sext_ln1192_9_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="29" slack="0"/>
<pin id="1041" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/6 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="rhs_V_2_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="30" slack="0"/>
<pin id="1045" dir="0" index="1" bw="18" slack="0"/>
<pin id="1046" dir="0" index="2" bw="1" slack="0"/>
<pin id="1047" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/6 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="add_ln1192_17_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="30" slack="0"/>
<pin id="1052" dir="0" index="1" bw="30" slack="0"/>
<pin id="1053" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/6 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_2_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="13" slack="0"/>
<pin id="1057" dir="0" index="1" bw="8" slack="0"/>
<pin id="1058" dir="0" index="2" bw="1" slack="0"/>
<pin id="1059" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="sext_ln1118_12_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="13" slack="0"/>
<pin id="1065" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_4_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="9" slack="0"/>
<pin id="1069" dir="0" index="1" bw="8" slack="0"/>
<pin id="1070" dir="0" index="2" bw="1" slack="0"/>
<pin id="1071" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="sext_ln1118_13_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="9" slack="0"/>
<pin id="1077" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/6 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="r_V_28_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="13" slack="0"/>
<pin id="1081" dir="0" index="1" bw="9" slack="0"/>
<pin id="1082" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_28/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="26" slack="0"/>
<pin id="1087" dir="0" index="1" bw="14" slack="0"/>
<pin id="1088" dir="0" index="2" bw="1" slack="0"/>
<pin id="1089" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="rhs_V_3_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="26" slack="0"/>
<pin id="1095" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/6 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add_ln1192_18_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="30" slack="0"/>
<pin id="1099" dir="0" index="1" bw="26" slack="0"/>
<pin id="1100" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/6 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="lhs_V_5_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="12" slack="5"/>
<pin id="1105" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/6 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="rhs_V_6_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="12" slack="5"/>
<pin id="1108" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/6 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="ret_V_42_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="12" slack="0"/>
<pin id="1111" dir="0" index="1" bw="12" slack="0"/>
<pin id="1112" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_42/6 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="sext_ln700_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="27" slack="1"/>
<pin id="1117" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/7 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="sext_ln700_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="1"/>
<pin id="1120" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/7 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sext_ln1192_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="12" slack="6"/>
<pin id="1123" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/7 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="sext_ln1192_2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/7 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="ret_V_32_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="0"/>
<pin id="1130" dir="0" index="1" bw="12" slack="0"/>
<pin id="1131" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_32/7 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="add_ln1192_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="9" slack="0"/>
<pin id="1136" dir="0" index="1" bw="13" slack="0"/>
<pin id="1137" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/7 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="ret_V_12_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="10" slack="0"/>
<pin id="1142" dir="0" index="1" bw="14" slack="1"/>
<pin id="1143" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/7 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="sext_ln1192_4_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="18" slack="1"/>
<pin id="1147" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/7 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="sext_ln1192_5_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="14" slack="0"/>
<pin id="1150" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/7 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="sext_ln1118_11_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="1"/>
<pin id="1154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/7 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_5_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="13" slack="0"/>
<pin id="1157" dir="0" index="1" bw="8" slack="0"/>
<pin id="1158" dir="0" index="2" bw="1" slack="0"/>
<pin id="1159" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="sext_ln1118_20_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="13" slack="0"/>
<pin id="1165" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/7 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_6_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="9" slack="0"/>
<pin id="1169" dir="0" index="1" bw="8" slack="0"/>
<pin id="1170" dir="0" index="2" bw="1" slack="0"/>
<pin id="1171" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="sext_ln1118_21_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="9" slack="0"/>
<pin id="1177" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/7 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="r_V_32_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="13" slack="0"/>
<pin id="1181" dir="0" index="1" bw="9" slack="0"/>
<pin id="1182" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_32/7 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="tmp_10_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="26" slack="0"/>
<pin id="1187" dir="0" index="1" bw="14" slack="0"/>
<pin id="1188" dir="0" index="2" bw="1" slack="0"/>
<pin id="1189" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="rhs_V_4_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="26" slack="0"/>
<pin id="1195" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/7 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="add_ln1192_19_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="30" slack="1"/>
<pin id="1199" dir="0" index="1" bw="26" slack="0"/>
<pin id="1200" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/7 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="ret_V_40_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="25" slack="0"/>
<pin id="1204" dir="0" index="1" bw="30" slack="0"/>
<pin id="1205" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/7 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="trunc_ln708_9_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="12" slack="0"/>
<pin id="1210" dir="0" index="1" bw="30" slack="0"/>
<pin id="1211" dir="0" index="2" bw="6" slack="0"/>
<pin id="1212" dir="0" index="3" bw="6" slack="0"/>
<pin id="1213" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/7 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="sext_ln1116_5_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="8" slack="1"/>
<pin id="1220" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/7 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="sext_ln1192_13_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="1"/>
<pin id="1223" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/7 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="lhs_V_6_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="19" slack="0"/>
<pin id="1226" dir="0" index="1" bw="13" slack="1"/>
<pin id="1227" dir="0" index="2" bw="1" slack="0"/>
<pin id="1228" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/7 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="sext_ln728_5_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="19" slack="0"/>
<pin id="1233" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/7 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="tmp_8_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="14" slack="0"/>
<pin id="1237" dir="0" index="1" bw="8" slack="1"/>
<pin id="1238" dir="0" index="2" bw="1" slack="0"/>
<pin id="1239" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="sext_ln1192_16_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="14" slack="0"/>
<pin id="1244" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/7 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="ret_V_44_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="20" slack="0"/>
<pin id="1248" dir="0" index="1" bw="14" slack="0"/>
<pin id="1249" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/7 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="ret_V_22_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="15" slack="0"/>
<pin id="1253" dir="0" index="1" bw="20" slack="0"/>
<pin id="1254" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/7 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="sext_ln703_9_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="8" slack="0"/>
<pin id="1259" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_9/7 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="sext_ln703_10_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="8" slack="1"/>
<pin id="1263" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_10/7 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="ret_V_47_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8" slack="0"/>
<pin id="1266" dir="0" index="1" bw="8" slack="0"/>
<pin id="1267" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_47/7 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="sext_ln700_2_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="13" slack="1"/>
<pin id="1272" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/8 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="mul_ln700_1_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="13" slack="0"/>
<pin id="1275" dir="0" index="1" bw="42" slack="1"/>
<pin id="1276" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/8 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="sext_ln1192_12_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="1"/>
<pin id="1280" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/8 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="sext_ln1192_6_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="2"/>
<pin id="1283" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/8 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="mul_ln1192_4_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="8" slack="0"/>
<pin id="1286" dir="0" index="1" bw="32" slack="0"/>
<pin id="1287" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/8 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="ret_V_37_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="31" slack="0"/>
<pin id="1292" dir="0" index="1" bw="36" slack="0"/>
<pin id="1293" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/8 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="trunc_ln708_6_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="12" slack="0"/>
<pin id="1298" dir="0" index="1" bw="36" slack="0"/>
<pin id="1299" dir="0" index="2" bw="6" slack="0"/>
<pin id="1300" dir="0" index="3" bw="7" slack="0"/>
<pin id="1301" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/8 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="sext_ln1192_10_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="13" slack="1"/>
<pin id="1308" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/8 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="sext_ln1192_11_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="20" slack="1"/>
<pin id="1311" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/8 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="trunc_ln708_10_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="12" slack="0"/>
<pin id="1314" dir="0" index="1" bw="30" slack="0"/>
<pin id="1315" dir="0" index="2" bw="6" slack="0"/>
<pin id="1316" dir="0" index="3" bw="6" slack="0"/>
<pin id="1317" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/8 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="sext_ln1253_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="1"/>
<pin id="1323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/8 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="r_V_35_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="0"/>
<pin id="1326" dir="0" index="1" bw="8" slack="0"/>
<pin id="1327" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_35/8 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="sext_ln1116_3_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="4"/>
<pin id="1332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/8 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="r_V_36_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="8" slack="0"/>
<pin id="1335" dir="0" index="1" bw="8" slack="0"/>
<pin id="1336" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_36/8 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="sext_ln1118_24_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="16" slack="0"/>
<pin id="1341" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/8 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="tmp_11_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="15" slack="0"/>
<pin id="1345" dir="0" index="1" bw="9" slack="0"/>
<pin id="1346" dir="0" index="2" bw="1" slack="0"/>
<pin id="1347" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="sext_ln700_3_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="15" slack="0"/>
<pin id="1353" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/8 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="sext_ln703_11_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="9" slack="1"/>
<pin id="1357" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_11/8 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="ret_V_28_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="5" slack="0"/>
<pin id="1360" dir="0" index="1" bw="9" slack="0"/>
<pin id="1361" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/8 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="sext_ln1192_18_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="10" slack="0"/>
<pin id="1366" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/8 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="tmp_3_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="38" slack="0"/>
<pin id="1370" dir="0" index="1" bw="8" slack="0"/>
<pin id="1371" dir="0" index="2" bw="1" slack="0"/>
<pin id="1372" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="rhs_V_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="38" slack="0"/>
<pin id="1378" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/9 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="ret_V_34_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="42" slack="1"/>
<pin id="1382" dir="0" index="1" bw="38" slack="0"/>
<pin id="1383" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_34/9 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="trunc_ln708_3_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="12" slack="0"/>
<pin id="1387" dir="0" index="1" bw="42" slack="0"/>
<pin id="1388" dir="0" index="2" bw="6" slack="0"/>
<pin id="1389" dir="0" index="3" bw="7" slack="0"/>
<pin id="1390" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/9 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="sext_ln1192_19_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="27" slack="1"/>
<pin id="1398" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_19/9 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="sext_ln1192_14_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="8" slack="1"/>
<pin id="1401" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/9 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="trunc_ln708_15_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="12" slack="0"/>
<pin id="1404" dir="0" index="1" bw="30" slack="0"/>
<pin id="1405" dir="0" index="2" bw="6" slack="0"/>
<pin id="1406" dir="0" index="3" bw="6" slack="0"/>
<pin id="1407" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_15/9 "/>
</bind>
</comp>

<comp id="1412" class="1007" name="grp_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="18" slack="0"/>
<pin id="1414" dir="0" index="1" bw="12" slack="0"/>
<pin id="1415" dir="0" index="2" bw="18" slack="0"/>
<pin id="1416" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193/1 ret_V_30/1 "/>
</bind>
</comp>

<comp id="1421" class="1007" name="mul_ln1192_6_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="12" slack="0"/>
<pin id="1423" dir="0" index="1" bw="12" slack="0"/>
<pin id="1424" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/1 "/>
</bind>
</comp>

<comp id="1427" class="1007" name="r_V_17_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="12" slack="0"/>
<pin id="1429" dir="0" index="1" bw="12" slack="0"/>
<pin id="1430" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/1 "/>
</bind>
</comp>

<comp id="1433" class="1007" name="mul_ln700_3_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="18" slack="0"/>
<pin id="1435" dir="0" index="1" bw="12" slack="0"/>
<pin id="1436" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/1 "/>
</bind>
</comp>

<comp id="1439" class="1007" name="grp_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="18" slack="0"/>
<pin id="1441" dir="0" index="1" bw="12" slack="0"/>
<pin id="1442" dir="0" index="2" bw="18" slack="0"/>
<pin id="1443" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/1 ret_V_25/1 "/>
</bind>
</comp>

<comp id="1447" class="1007" name="r_V_4_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="12" slack="0"/>
<pin id="1449" dir="0" index="1" bw="12" slack="0"/>
<pin id="1450" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="1453" class="1007" name="mul_ln1118_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="19" slack="0"/>
<pin id="1455" dir="0" index="1" bw="19" slack="0"/>
<pin id="1456" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="1459" class="1007" name="grp_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="24" slack="0"/>
<pin id="1461" dir="0" index="1" bw="24" slack="1"/>
<pin id="1462" dir="0" index="2" bw="24" slack="0"/>
<pin id="1463" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_2/2 add_ln700/2 "/>
</bind>
</comp>

<comp id="1467" class="1007" name="mul_ln728_1_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="18" slack="0"/>
<pin id="1469" dir="0" index="1" bw="12" slack="1"/>
<pin id="1470" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/2 "/>
</bind>
</comp>

<comp id="1473" class="1007" name="mul_ln1118_5_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="18" slack="0"/>
<pin id="1475" dir="0" index="1" bw="18" slack="0"/>
<pin id="1476" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/2 "/>
</bind>
</comp>

<comp id="1479" class="1007" name="grp_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="12" slack="1"/>
<pin id="1481" dir="0" index="1" bw="12" slack="1"/>
<pin id="1482" dir="0" index="2" bw="18" slack="0"/>
<pin id="1483" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/2 ret_V_46/2 "/>
</bind>
</comp>

<comp id="1486" class="1007" name="grp_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="12" slack="0"/>
<pin id="1488" dir="0" index="1" bw="24" slack="1"/>
<pin id="1489" dir="0" index="2" bw="24" slack="0"/>
<pin id="1490" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/3 ret_V_31/3 "/>
</bind>
</comp>

<comp id="1494" class="1007" name="mul_ln1192_2_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="18" slack="0"/>
<pin id="1496" dir="0" index="1" bw="12" slack="3"/>
<pin id="1497" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/4 "/>
</bind>
</comp>

<comp id="1499" class="1007" name="grp_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="18" slack="0"/>
<pin id="1501" dir="0" index="1" bw="12" slack="0"/>
<pin id="1502" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1503" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/5 add_ln1192_4/5 "/>
</bind>
</comp>

<comp id="1507" class="1007" name="grp_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="13" slack="0"/>
<pin id="1509" dir="0" index="1" bw="12" slack="0"/>
<pin id="1510" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/6 r_V/6 r_V_1/6 "/>
</bind>
</comp>

<comp id="1515" class="1007" name="grp_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="8" slack="0"/>
<pin id="1517" dir="0" index="1" bw="8" slack="0"/>
<pin id="1518" dir="0" index="2" bw="16" slack="0"/>
<pin id="1519" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_23/6 ret_V_3/6 "/>
</bind>
</comp>

<comp id="1523" class="1007" name="grp_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="9" slack="0"/>
<pin id="1525" dir="0" index="1" bw="8" slack="0"/>
<pin id="1526" dir="0" index="2" bw="9" slack="0"/>
<pin id="1527" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_8/6 sext_ln1116_2/6 r_V_6/6 "/>
</bind>
</comp>

<comp id="1531" class="1007" name="grp_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="14" slack="0"/>
<pin id="1533" dir="0" index="1" bw="8" slack="0"/>
<pin id="1534" dir="0" index="2" bw="13" slack="0"/>
<pin id="1535" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/6 ret_V_36/6 "/>
</bind>
</comp>

<comp id="1539" class="1007" name="grp_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="17" slack="0"/>
<pin id="1541" dir="0" index="1" bw="13" slack="0"/>
<pin id="1542" dir="0" index="2" bw="16" slack="0"/>
<pin id="1543" dir="0" index="3" bw="29" slack="0"/>
<pin id="1544" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="r_V_8/6 sext_ln1192_7/6 mul_ln1192_5/6 sub_ln1192_1/6 "/>
</bind>
</comp>

<comp id="1550" class="1007" name="mul_ln728_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="18" slack="0"/>
<pin id="1552" dir="0" index="1" bw="12" slack="5"/>
<pin id="1553" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/6 "/>
</bind>
</comp>

<comp id="1556" class="1007" name="mul_ln700_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="16" slack="0"/>
<pin id="1558" dir="0" index="1" bw="27" slack="0"/>
<pin id="1559" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/7 "/>
</bind>
</comp>

<comp id="1562" class="1007" name="mul_ln1192_3_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="18" slack="0"/>
<pin id="1564" dir="0" index="1" bw="14" slack="0"/>
<pin id="1565" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/7 "/>
</bind>
</comp>

<comp id="1568" class="1007" name="grp_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="8" slack="0"/>
<pin id="1570" dir="0" index="1" bw="8" slack="0"/>
<pin id="1571" dir="0" index="2" bw="13" slack="0"/>
<pin id="1572" dir="0" index="3" bw="13" slack="0"/>
<pin id="1573" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_22/7 sext_ln1192_15/7 mul_ln1192_11/7 ret_V_18/7 "/>
</bind>
</comp>

<comp id="1578" class="1007" name="grp_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="8" slack="0"/>
<pin id="1580" dir="0" index="1" bw="8" slack="0"/>
<pin id="1581" dir="0" index="2" bw="19" slack="0"/>
<pin id="1582" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_33/7 sext_ln1118_22/7 ret_V_43/7 "/>
</bind>
</comp>

<comp id="1587" class="1007" name="grp_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="13" slack="0"/>
<pin id="1589" dir="0" index="1" bw="20" slack="0"/>
<pin id="1590" dir="0" index="2" bw="30" slack="0"/>
<pin id="1591" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_7/8 ret_V_45/8 "/>
</bind>
</comp>

<comp id="1596" class="1007" name="grp_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="16" slack="0"/>
<pin id="1598" dir="0" index="1" bw="15" slack="0"/>
<pin id="1599" dir="0" index="2" bw="10" slack="0"/>
<pin id="1600" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_24/8 sext_ln1192_17/8 mul_ln1192_9/8 "/>
</bind>
</comp>

<comp id="1604" class="1007" name="grp_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="8" slack="0"/>
<pin id="1606" dir="0" index="1" bw="27" slack="0"/>
<pin id="1607" dir="0" index="2" bw="30" slack="0"/>
<pin id="1608" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_10/9 ret_V_48/9 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="p_Val2_s_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="12" slack="1"/>
<pin id="1615" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1620" class="1005" name="p_Val2_11_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="12" slack="1"/>
<pin id="1622" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="sext_ln728_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="18" slack="1"/>
<pin id="1631" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="p_Val2_1_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="12" slack="1"/>
<pin id="1638" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="trunc_ln_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="12" slack="1"/>
<pin id="1649" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1652" class="1005" name="p_Val2_2_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="12" slack="1"/>
<pin id="1654" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="p_Val2_3_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="12" slack="1"/>
<pin id="1660" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="sext_ln728_1_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="18" slack="3"/>
<pin id="1674" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln728_1 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="mul_ln1192_6_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="18" slack="1"/>
<pin id="1680" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="r_V_17_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="24" slack="1"/>
<pin id="1686" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="mul_ln700_3_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="18" slack="1"/>
<pin id="1691" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_3 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="ret_V_25_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="18" slack="1"/>
<pin id="1696" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_25 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="r_V_4_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="24" slack="1"/>
<pin id="1701" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="mul_ln1118_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="36" slack="1"/>
<pin id="1706" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="trunc_ln708_s_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="12" slack="1"/>
<pin id="1711" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1714" class="1005" name="mul_ln1118_5_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="36" slack="1"/>
<pin id="1716" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_5 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="trunc_ln708_14_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="12" slack="1"/>
<pin id="1721" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_14 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="trunc_ln708_1_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="12" slack="1"/>
<pin id="1726" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="trunc_ln708_8_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="12" slack="1"/>
<pin id="1731" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="trunc_ln708_13_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="12" slack="1"/>
<pin id="1736" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="mul_ln1192_2_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="18" slack="1"/>
<pin id="1741" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="p_5_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="8" slack="2"/>
<pin id="1746" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="p_2_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="8" slack="4"/>
<pin id="1751" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="p_s_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="8" slack="1"/>
<pin id="1756" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1759" class="1005" name="trunc_ln708_2_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="12" slack="1"/>
<pin id="1761" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="p_Val2_6_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="8" slack="1"/>
<pin id="1766" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="p_Val2_s_28_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="8" slack="1"/>
<pin id="1771" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_28 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="r_V_27_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="12" slack="1"/>
<pin id="1776" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="ret_V_1_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="27" slack="1"/>
<pin id="1781" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="ret_V_3_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="16" slack="1"/>
<pin id="1786" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="r_V_6_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="18" slack="1"/>
<pin id="1791" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="ret_V_36_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="14" slack="1"/>
<pin id="1796" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_36 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="p_6_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="8" slack="1"/>
<pin id="1801" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="add_ln1192_18_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="30" slack="1"/>
<pin id="1807" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_18 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="p_9_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="8" slack="1"/>
<pin id="1812" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="p_1_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="8" slack="1"/>
<pin id="1817" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="ret_V_42_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="13" slack="1"/>
<pin id="1822" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_42 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="p_Val2_8_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="8" slack="1"/>
<pin id="1827" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="p_Val2_7_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="8" slack="1"/>
<pin id="1832" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1835" class="1005" name="mul_ln700_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="42" slack="1"/>
<pin id="1837" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="add_ln1192_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="13" slack="1"/>
<pin id="1842" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="mul_ln1192_3_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="34" slack="1"/>
<pin id="1847" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="trunc_ln708_9_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="12" slack="2"/>
<pin id="1852" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="ret_V_18_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="13" slack="1"/>
<pin id="1857" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_18 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="ret_V_22_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="20" slack="1"/>
<pin id="1862" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_22 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="p_Val2_9_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="8" slack="1"/>
<pin id="1867" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="ret_V_47_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="9" slack="1"/>
<pin id="1872" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_47 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="mul_ln700_1_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="42" slack="1"/>
<pin id="1877" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="trunc_ln708_6_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="12" slack="1"/>
<pin id="1882" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="trunc_ln708_10_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="12" slack="1"/>
<pin id="1887" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="mul_ln1192_9_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="27" slack="1"/>
<pin id="1892" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="p_0_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="8" slack="1"/>
<pin id="1897" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="232"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="224" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="224" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="224" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="224" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="224" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="275"><net_src comp="62" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="12" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="12" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="14" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="338"><net_src comp="62" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="12" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="14" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="12" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="14" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="12" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="12" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="14" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="12" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="14" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="12" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="392"><net_src comp="62" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="12" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="394"><net_src comp="14" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="12" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="403"><net_src comp="14" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="410"><net_src comp="62" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="12" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="14" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="419"><net_src comp="62" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="12" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="421"><net_src comp="14" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="228" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="20" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="22" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="438"><net_src comp="18" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="228" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="24" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="26" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="445"><net_src comp="432" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="18" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="228" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="28" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="461"><net_src comp="32" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="446" pin="4"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="34" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="470"><net_src comp="38" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="472"><net_src comp="42" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="479"><net_src comp="18" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="228" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="44" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="46" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="489"><net_src comp="18" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="228" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="50" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="496"><net_src comp="422" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="52" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="228" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="24" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="54" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="497" pin="4"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="58" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="60" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="507" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="40" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="42" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="531"><net_src comp="521" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="535"><net_src comp="446" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="446" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="66" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="507" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="456" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="558"><net_src comp="38" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="40" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="42" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="562"><net_src comp="552" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="571"><net_src comp="32" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="34" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="32" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="34" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="573" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="578" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="72" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="38" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="40" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="42" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="607"><net_src comp="597" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="612"><net_src comp="74" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="619"><net_src comp="38" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="608" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="40" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="42" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="623"><net_src comp="613" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="629"><net_src comp="76" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="78" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="634"><net_src comp="624" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="80" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="82" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="645"><net_src comp="635" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="631" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="642" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="76" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="78" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="662"><net_src comp="652" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="80" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="82" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="673"><net_src comp="663" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="659" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="670" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="646" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="674" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="680" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="684" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="84" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="688" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="88" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="34" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="88" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="34" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="711" pin="3"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="92" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="718" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="94" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="732"><net_src comp="96" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="742"><net_src comp="38" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="40" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="744"><net_src comp="42" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="753"><net_src comp="100" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="102" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="92" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="94" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="763"><net_src comp="96" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="768"><net_src comp="104" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="775"><net_src comp="106" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="764" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="20" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="22" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="783"><net_src comp="108" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="779" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="789"><net_src comp="785" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="794"><net_src comp="110" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="801"><net_src comp="106" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="790" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="803"><net_src comp="20" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="804"><net_src comp="22" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="813"><net_src comp="114" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="116" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="818"><net_src comp="808" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="815" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="805" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="831"><net_src comp="118" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="819" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="40" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="120" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="838"><net_src comp="825" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="847"><net_src comp="124" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="854"><net_src comp="38" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="843" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="40" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="857"><net_src comp="42" pin="0"/><net_sink comp="848" pin=3"/></net>

<net id="863"><net_src comp="126" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="314" pin="4"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="82" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="869"><net_src comp="858" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="875"><net_src comp="128" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="314" pin="4"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="130" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="870" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="866" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="878" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="132" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="888" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="908"><net_src comp="136" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="82" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="915"><net_src comp="897" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="903" pin="3"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="138" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="911" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="939"><net_src comp="144" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="932" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="146" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="130" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="955"><net_src comp="945" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="945" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="966"><net_src comp="945" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="972"><net_src comp="114" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="116" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="977"><net_src comp="967" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="150" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="974" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="978" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="923" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="995"><net_src comp="76" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="78" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1000"><net_src comp="990" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1006"><net_src comp="80" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1007"><net_src comp="82" pin="0"/><net_sink comp="1001" pin=2"/></net>

<net id="1011"><net_src comp="1001" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="956" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1025"><net_src comp="1012" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="1018" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1036"><net_src comp="152" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="984" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="102" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1042"><net_src comp="1031" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1048"><net_src comp="156" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="102" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1054"><net_src comp="1043" pin="3"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="158" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="323" pin="4"/><net_sink comp="1055" pin=1"/></net>

<net id="1062"><net_src comp="78" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1066"><net_src comp="1055" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1072"><net_src comp="128" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="323" pin="4"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="130" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1078"><net_src comp="1067" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1083"><net_src comp="1063" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1075" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1090"><net_src comp="160" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="102" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1096"><net_src comp="1085" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1101"><net_src comp="1050" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1093" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1113"><net_src comp="1103" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1106" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1127"><net_src comp="368" pin="4"/><net_sink comp="1124" pin=0"/></net>

<net id="1132"><net_src comp="1124" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1121" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="162" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="164" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1151"><net_src comp="1140" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1160"><net_src comp="158" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="377" pin="4"/><net_sink comp="1155" pin=1"/></net>

<net id="1162"><net_src comp="78" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1166"><net_src comp="1155" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1172"><net_src comp="128" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1173"><net_src comp="377" pin="4"/><net_sink comp="1167" pin=1"/></net>

<net id="1174"><net_src comp="130" pin="0"/><net_sink comp="1167" pin=2"/></net>

<net id="1178"><net_src comp="1167" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1183"><net_src comp="1163" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1184"><net_src comp="1175" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1190"><net_src comp="160" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1191"><net_src comp="1179" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1192"><net_src comp="102" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1196"><net_src comp="1185" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1201"><net_src comp="1193" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1206"><net_src comp="166" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="1197" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1214"><net_src comp="168" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="1202" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1216"><net_src comp="170" pin="0"/><net_sink comp="1208" pin=2"/></net>

<net id="1217"><net_src comp="172" pin="0"/><net_sink comp="1208" pin=3"/></net>

<net id="1229"><net_src comp="178" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="34" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1234"><net_src comp="1224" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1240"><net_src comp="180" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1241"><net_src comp="34" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1245"><net_src comp="1235" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1250"><net_src comp="1242" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1255"><net_src comp="182" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="1246" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1260"><net_src comp="395" pin="4"/><net_sink comp="1257" pin=0"/></net>

<net id="1268"><net_src comp="1257" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="1261" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1277"><net_src comp="1270" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1288"><net_src comp="1281" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1278" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1294"><net_src comp="184" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="1284" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1302"><net_src comp="106" pin="0"/><net_sink comp="1296" pin=0"/></net>

<net id="1303"><net_src comp="1290" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1304"><net_src comp="20" pin="0"/><net_sink comp="1296" pin=2"/></net>

<net id="1305"><net_src comp="22" pin="0"/><net_sink comp="1296" pin=3"/></net>

<net id="1318"><net_src comp="168" pin="0"/><net_sink comp="1312" pin=0"/></net>

<net id="1319"><net_src comp="170" pin="0"/><net_sink comp="1312" pin=2"/></net>

<net id="1320"><net_src comp="172" pin="0"/><net_sink comp="1312" pin=3"/></net>

<net id="1328"><net_src comp="188" pin="0"/><net_sink comp="1324" pin=0"/></net>

<net id="1329"><net_src comp="1321" pin="1"/><net_sink comp="1324" pin=1"/></net>

<net id="1337"><net_src comp="1330" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="1330" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="1342"><net_src comp="1333" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1348"><net_src comp="190" pin="0"/><net_sink comp="1343" pin=0"/></net>

<net id="1349"><net_src comp="1324" pin="2"/><net_sink comp="1343" pin=1"/></net>

<net id="1350"><net_src comp="34" pin="0"/><net_sink comp="1343" pin=2"/></net>

<net id="1354"><net_src comp="1343" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1362"><net_src comp="192" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1363"><net_src comp="1355" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1367"><net_src comp="1358" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1373"><net_src comp="214" pin="0"/><net_sink comp="1368" pin=0"/></net>

<net id="1374"><net_src comp="413" pin="4"/><net_sink comp="1368" pin=1"/></net>

<net id="1375"><net_src comp="216" pin="0"/><net_sink comp="1368" pin=2"/></net>

<net id="1379"><net_src comp="1368" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1384"><net_src comp="1376" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1391"><net_src comp="218" pin="0"/><net_sink comp="1385" pin=0"/></net>

<net id="1392"><net_src comp="1380" pin="2"/><net_sink comp="1385" pin=1"/></net>

<net id="1393"><net_src comp="220" pin="0"/><net_sink comp="1385" pin=2"/></net>

<net id="1394"><net_src comp="222" pin="0"/><net_sink comp="1385" pin=3"/></net>

<net id="1395"><net_src comp="1385" pin="4"/><net_sink comp="234" pin=2"/></net>

<net id="1408"><net_src comp="168" pin="0"/><net_sink comp="1402" pin=0"/></net>

<net id="1409"><net_src comp="170" pin="0"/><net_sink comp="1402" pin=2"/></net>

<net id="1410"><net_src comp="172" pin="0"/><net_sink comp="1402" pin=3"/></net>

<net id="1411"><net_src comp="1402" pin="4"/><net_sink comp="262" pin=2"/></net>

<net id="1417"><net_src comp="36" pin="0"/><net_sink comp="1412" pin=0"/></net>

<net id="1418"><net_src comp="442" pin="1"/><net_sink comp="1412" pin=1"/></net>

<net id="1419"><net_src comp="456" pin="3"/><net_sink comp="1412" pin=2"/></net>

<net id="1420"><net_src comp="1412" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="1425"><net_src comp="493" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1426"><net_src comp="493" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="1431"><net_src comp="532" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1432"><net_src comp="532" pin="1"/><net_sink comp="1427" pin=1"/></net>

<net id="1437"><net_src comp="64" pin="0"/><net_sink comp="1433" pin=0"/></net>

<net id="1438"><net_src comp="536" pin="1"/><net_sink comp="1433" pin=1"/></net>

<net id="1444"><net_src comp="68" pin="0"/><net_sink comp="1439" pin=0"/></net>

<net id="1445"><net_src comp="536" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1446"><net_src comp="70" pin="0"/><net_sink comp="1439" pin=2"/></net>

<net id="1451"><net_src comp="563" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="563" pin="1"/><net_sink comp="1447" pin=1"/></net>

<net id="1457"><net_src comp="700" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1458"><net_src comp="700" pin="1"/><net_sink comp="1453" pin=1"/></net>

<net id="1464"><net_src comp="86" pin="0"/><net_sink comp="1459" pin=0"/></net>

<net id="1465"><net_src comp="704" pin="3"/><net_sink comp="1459" pin=2"/></net>

<net id="1466"><net_src comp="1459" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="1471"><net_src comp="90" pin="0"/><net_sink comp="1467" pin=0"/></net>

<net id="1472"><net_src comp="1467" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="1477"><net_src comp="733" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1478"><net_src comp="733" pin="1"/><net_sink comp="1473" pin=1"/></net>

<net id="1484"><net_src comp="98" pin="0"/><net_sink comp="1479" pin=2"/></net>

<net id="1485"><net_src comp="1479" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="1491"><net_src comp="745" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1492"><net_src comp="748" pin="3"/><net_sink comp="1486" pin=2"/></net>

<net id="1493"><net_src comp="1486" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="1498"><net_src comp="112" pin="0"/><net_sink comp="1494" pin=0"/></net>

<net id="1504"><net_src comp="122" pin="0"/><net_sink comp="1499" pin=0"/></net>

<net id="1505"><net_src comp="840" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="1506"><net_src comp="1499" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="1511"><net_src comp="134" pin="0"/><net_sink comp="1507" pin=0"/></net>

<net id="1512"><net_src comp="894" pin="1"/><net_sink comp="1507" pin=1"/></net>

<net id="1513"><net_src comp="1507" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="1514"><net_src comp="1507" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="1520"><net_src comp="926" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1521"><net_src comp="926" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="1522"><net_src comp="140" pin="0"/><net_sink comp="1515" pin=2"/></net>

<net id="1528"><net_src comp="142" pin="0"/><net_sink comp="1523" pin=0"/></net>

<net id="1529"><net_src comp="929" pin="1"/><net_sink comp="1523" pin=1"/></net>

<net id="1530"><net_src comp="941" pin="1"/><net_sink comp="1523" pin=2"/></net>

<net id="1536"><net_src comp="148" pin="0"/><net_sink comp="1531" pin=0"/></net>

<net id="1537"><net_src comp="960" pin="1"/><net_sink comp="1531" pin=1"/></net>

<net id="1538"><net_src comp="963" pin="1"/><net_sink comp="1531" pin=2"/></net>

<net id="1545"><net_src comp="997" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="1546"><net_src comp="952" pin="1"/><net_sink comp="1539" pin=1"/></net>

<net id="1547"><net_src comp="1027" pin="1"/><net_sink comp="1539" pin=2"/></net>

<net id="1548"><net_src comp="1039" pin="1"/><net_sink comp="1539" pin=3"/></net>

<net id="1549"><net_src comp="1539" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1554"><net_src comp="154" pin="0"/><net_sink comp="1550" pin=0"/></net>

<net id="1555"><net_src comp="1550" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1560"><net_src comp="1118" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="1115" pin="1"/><net_sink comp="1556" pin=1"/></net>

<net id="1566"><net_src comp="1145" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1567"><net_src comp="1148" pin="1"/><net_sink comp="1562" pin=1"/></net>

<net id="1574"><net_src comp="1218" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1575"><net_src comp="1221" pin="1"/><net_sink comp="1568" pin=1"/></net>

<net id="1576"><net_src comp="174" pin="0"/><net_sink comp="1568" pin=2"/></net>

<net id="1577"><net_src comp="176" pin="0"/><net_sink comp="1568" pin=3"/></net>

<net id="1583"><net_src comp="1152" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1584"><net_src comp="1152" pin="1"/><net_sink comp="1578" pin=1"/></net>

<net id="1585"><net_src comp="1231" pin="1"/><net_sink comp="1578" pin=2"/></net>

<net id="1586"><net_src comp="1578" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1592"><net_src comp="1306" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1593"><net_src comp="1309" pin="1"/><net_sink comp="1587" pin=1"/></net>

<net id="1594"><net_src comp="186" pin="0"/><net_sink comp="1587" pin=2"/></net>

<net id="1595"><net_src comp="1587" pin="3"/><net_sink comp="1312" pin=1"/></net>

<net id="1601"><net_src comp="1339" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="1602"><net_src comp="1351" pin="1"/><net_sink comp="1596" pin=1"/></net>

<net id="1603"><net_src comp="1364" pin="1"/><net_sink comp="1596" pin=2"/></net>

<net id="1609"><net_src comp="1399" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="1610"><net_src comp="1396" pin="1"/><net_sink comp="1604" pin=1"/></net>

<net id="1611"><net_src comp="226" pin="0"/><net_sink comp="1604" pin=2"/></net>

<net id="1612"><net_src comp="1604" pin="3"/><net_sink comp="1402" pin=1"/></net>

<net id="1616"><net_src comp="422" pin="4"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1618"><net_src comp="1613" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1619"><net_src comp="1613" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1623"><net_src comp="432" pin="4"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1625"><net_src comp="1620" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1626"><net_src comp="1620" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1627"><net_src comp="1620" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1628"><net_src comp="1620" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1632"><net_src comp="442" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="1467" pin=1"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1635"><net_src comp="1629" pin="1"/><net_sink comp="1479" pin=1"/></net>

<net id="1639"><net_src comp="446" pin="4"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1641"><net_src comp="1636" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1642"><net_src comp="1636" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="1643"><net_src comp="1636" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1644"><net_src comp="1636" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1645"><net_src comp="1636" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1646"><net_src comp="1636" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1650"><net_src comp="464" pin="4"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1655"><net_src comp="473" pin="4"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1657"><net_src comp="1652" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1661"><net_src comp="483" pin="4"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1663"><net_src comp="1658" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1664"><net_src comp="1658" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1665"><net_src comp="1658" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1666"><net_src comp="1658" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1667"><net_src comp="1658" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1668"><net_src comp="1658" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1669"><net_src comp="1658" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1670"><net_src comp="1658" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1671"><net_src comp="1658" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1675"><net_src comp="493" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="1494" pin=1"/></net>

<net id="1677"><net_src comp="1672" pin="1"/><net_sink comp="1550" pin=1"/></net>

<net id="1681"><net_src comp="1421" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1683"><net_src comp="1678" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1687"><net_src comp="1427" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="1459" pin=1"/></net>

<net id="1692"><net_src comp="1433" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1697"><net_src comp="1439" pin="3"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1702"><net_src comp="1447" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="1486" pin=1"/></net>

<net id="1707"><net_src comp="1453" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1712"><net_src comp="723" pin="4"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1717"><net_src comp="1473" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1722"><net_src comp="736" pin="4"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="1727"><net_src comp="755" pin="4"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="1732"><net_src comp="769" pin="4"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1737"><net_src comp="795" pin="4"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1742"><net_src comp="1494" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1747"><net_src comp="269" pin="4"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1752"><net_src comp="278" pin="4"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1757"><net_src comp="287" pin="4"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1762"><net_src comp="848" pin="4"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1767"><net_src comp="296" pin="4"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1772"><net_src comp="305" pin="4"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1777"><net_src comp="882" pin="2"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1782"><net_src comp="917" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1787"><net_src comp="1515" pin="3"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1792"><net_src comp="1523" pin="3"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1797"><net_src comp="1531" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1802"><net_src comp="323" pin="4"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1804"><net_src comp="1799" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1808"><net_src comp="1097" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1813"><net_src comp="332" pin="4"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1818"><net_src comp="341" pin="4"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1823"><net_src comp="1109" pin="2"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1828"><net_src comp="350" pin="4"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1833"><net_src comp="359" pin="4"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1838"><net_src comp="1556" pin="2"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1843"><net_src comp="1134" pin="2"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1848"><net_src comp="1562" pin="2"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1853"><net_src comp="1208" pin="4"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1858"><net_src comp="1568" pin="4"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1863"><net_src comp="1251" pin="2"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1868"><net_src comp="386" pin="4"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1873"><net_src comp="1264" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1878"><net_src comp="1273" pin="2"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1883"><net_src comp="1296" pin="4"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1888"><net_src comp="1312" pin="4"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1893"><net_src comp="1596" pin="3"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1898"><net_src comp="404" pin="4"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="1399" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {9 }
	Port: y_1_V | {9 }
	Port: y_2_V | {9 }
	Port: y_3_V | {9 }
	Port: y_4_V | {9 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sincos1_1 | {3 4 5 6 7 8 9 }
	Port: myproject : sincos1_0 | {3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		sext_ln728 : 1
		lhs_V_1 : 1
		mul_ln1193 : 2
		ret_V_30 : 3
		trunc_ln : 4
		sext_ln728_1 : 1
		mul_ln1192_6 : 2
		r_V_s : 1
		add_ln1192_7 : 2
		trunc_ln708_5 : 3
		p_5 : 4
		r_V_16 : 1
		sext_ln703_4 : 1
		r_V_17 : 2
		mul_ln700_3 : 2
		add_ln1192_30 : 2
		add_ln1192_28 : 3
		trunc_ln708_12 : 4
		p_2 : 5
		mul_ln703_1 : 2
		ret_V_25 : 3
	State 2
		r_V_4 : 1
		add_ln1192_8 : 1
		sub_ln1192 : 2
		ret_V_35 : 3
		trunc_ln708_4 : 4
		p_Val2_s_28 : 5
		trunc_ln708_7 : 1
		p_7 : 2
		sext_ln1118_15 : 1
		sext_ln1118_16 : 1
		r_V_29 : 2
		sext_ln1118_17 : 1
		sext_ln1118_18 : 1
		r_V_30 : 2
		sext_ln703_5 : 3
		sext_ln703_6 : 3
		ret_V_39 : 4
		add_ln1192_15 : 5
		sext_ln1118_19 : 6
		mul_ln1118 : 7
		add_ln700 : 1
		rhs_V_5 : 1
		ret_V_41 : 2
		trunc_ln708_s : 3
		mul_ln1118_5 : 1
		ret_V_46 : 1
		trunc_ln708_14 : 2
	State 3
		mul_ln1192 : 1
		ret_V_31 : 2
		trunc_ln708_1 : 3
		trunc_ln708_8 : 1
		p_9 : 1
		p_Val2_8 : 1
		trunc_ln708_13 : 1
	State 4
		sext_ln1118_23 : 1
		r_V_34 : 2
		trunc_ln708_11 : 3
		sext_ln708 : 4
		p_Val2_9 : 5
	State 5
		mul_ln1192_1 : 1
		add_ln1192_4 : 2
		ret_V_33 : 3
		trunc_ln708_2 : 4
		tmp_s : 1
		sext_ln1118_8 : 2
		tmp_1 : 1
		sext_ln1118_9 : 2
		r_V_27 : 3
		p_0 : 1
	State 6
		ret_V : 1
		r_V : 2
		r_V_1 : 3
		sext_ln1118 : 4
		trunc_ln1193 : 4
		p_shl : 5
		sub_ln1193 : 6
		ret_V_1 : 7
		r_V_23 : 1
		ret_V_3 : 2
		ret_V_8 : 1
		ret_V_10 : 1
		sext_ln1116_2 : 2
		sext_ln1118_1 : 2
		r_V_6 : 3
		sext_ln1118_3 : 1
		sext_ln1118_4 : 1
		mul_ln703 : 1
		sext_ln1192 : 1
		ret_V_36 : 2
		sext_ln1118_5 : 1
		sub_ln1118 : 2
		r_V_25 : 3
		sext_ln1118_6 : 1
		r_V_8 : 2
		sext_ln1118_7 : 1
		r_V_26 : 2
		add_ln1192_12 : 3
		sext_ln1192_7 : 3
		sext_ln1192_8 : 4
		mul_ln1192_5 : 5
		lhs_V_4 : 4
		sext_ln1192_9 : 5
		sub_ln1192_1 : 6
		rhs_V_2 : 1
		add_ln1192_17 : 7
		tmp_2 : 1
		sext_ln1118_12 : 2
		tmp_4 : 1
		sext_ln1118_13 : 2
		r_V_28 : 3
		tmp : 4
		rhs_V_3 : 5
		add_ln1192_18 : 8
		ret_V_42 : 1
	State 7
		mul_ln700 : 1
		sext_ln1192_2 : 1
		ret_V_32 : 2
		add_ln1192 : 3
		sext_ln1192_5 : 1
		mul_ln1192_3 : 2
		tmp_5 : 1
		sext_ln1118_20 : 2
		tmp_6 : 1
		sext_ln1118_21 : 2
		r_V_32 : 3
		tmp_10 : 4
		rhs_V_4 : 5
		add_ln1192_19 : 6
		ret_V_40 : 7
		trunc_ln708_9 : 8
		add_ln1192_22 : 1
		sext_ln1192_15 : 2
		mul_ln1192_11 : 3
		ret_V_18 : 4
		r_V_33 : 1
		sext_ln1118_22 : 2
		sext_ln728_5 : 1
		ret_V_43 : 3
		sext_ln1192_16 : 1
		ret_V_44 : 4
		ret_V_22 : 5
		sext_ln703_9 : 1
		ret_V_47 : 2
	State 8
		mul_ln700_1 : 1
		mul_ln1192_4 : 1
		ret_V_37 : 2
		trunc_ln708_6 : 3
		mul_ln1192_7 : 1
		ret_V_45 : 2
		trunc_ln708_10 : 3
		r_V_35 : 1
		r_V_36 : 1
		sext_ln1118_24 : 2
		tmp_11 : 2
		sext_ln700_3 : 3
		ret_V_24 : 4
		ret_V_28 : 1
		sext_ln1192_17 : 5
		sext_ln1192_18 : 2
		mul_ln1192_9 : 6
	State 9
		tmp_3 : 1
		rhs_V : 2
		ret_V_34 : 3
		trunc_ln708_3 : 4
		write_ln50 : 5
		mul_ln1192_10 : 1
		ret_V_48 : 2
		trunc_ln708_15 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332 |    1    |  3.618  |   739   |   1275  |
|   call   | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404 |    1    |  3.618  |   739   |   1275  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413 |    1    |  3.618  |   739   |   1275  |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            add_ln1192_7_fu_515           |    0    |    0    |    0    |    25   |
|          |           add_ln1192_30_fu_540           |    0    |    0    |    0    |    18   |
|          |           add_ln1192_28_fu_546           |    0    |    0    |    0    |    18   |
|          |            add_ln1192_8_fu_573           |    0    |    0    |    0    |    25   |
|          |              ret_V_35_fu_591             |    0    |    0    |    0    |    18   |
|          |              ret_V_38_fu_608             |    0    |    0    |    0    |    25   |
|          |               r_V_29_fu_646              |    0    |    0    |    0    |    24   |
|          |               r_V_30_fu_674              |    0    |    0    |    0    |    24   |
|          |           add_ln1192_15_fu_694           |    0    |    0    |    0    |    18   |
|          |              ret_V_41_fu_718             |    0    |    0    |    0    |    31   |
|          |             add_ln703_fu_779             |    0    |    0    |    0    |    19   |
|          |            add_ln703_1_fu_785            |    0    |    0    |    0    |    19   |
|          |              ret_V_33_fu_843             |    0    |    0    |    0    |    25   |
|          |            add_ln703_2_fu_888            |    0    |    0    |    0    |    19   |
|    add   |              ret_V_1_fu_917              |    0    |    0    |    0    |    18   |
|          |              ret_V_10_fu_935             |    0    |    0    |    0    |    15   |
|          |           add_ln1192_12_fu_1021          |    0    |    0    |    0    |    18   |
|          |           add_ln1192_17_fu_1050          |    0    |    0    |    0    |    18   |
|          |              r_V_28_fu_1079              |    0    |    0    |    0    |    20   |
|          |           add_ln1192_18_fu_1097          |    0    |    0    |    0    |    18   |
|          |             ret_V_42_fu_1109             |    0    |    0    |    0    |    19   |
|          |            add_ln1192_fu_1134            |    0    |    0    |    0    |    18   |
|          |             ret_V_12_fu_1140             |    0    |    0    |    0    |    21   |
|          |              r_V_32_fu_1179              |    0    |    0    |    0    |    20   |
|          |           add_ln1192_19_fu_1197          |    0    |    0    |    0    |    18   |
|          |             ret_V_40_fu_1202             |    0    |    0    |    0    |    18   |
|          |             ret_V_44_fu_1246             |    0    |    0    |    0    |    18   |
|          |             ret_V_22_fu_1251             |    0    |    0    |    0    |    18   |
|          |             ret_V_37_fu_1290             |    0    |    0    |    0    |    43   |
|          |             ret_V_28_fu_1358             |    0    |    0    |    0    |    16   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sub_ln1192_fu_585            |    0    |    0    |    0    |    18   |
|          |              ret_V_39_fu_688             |    0    |    0    |    0    |    18   |
|          |               r_V_34_fu_819              |    0    |    0    |    0    |    23   |
|          |               r_V_27_fu_882              |    0    |    0    |    0    |    18   |
|          |             sub_ln1193_fu_911            |    0    |    0    |    0    |    18   |
|    sub   |             sub_ln1118_fu_978            |    0    |    0    |    0    |    18   |
|          |               r_V_25_fu_984              |    0    |    0    |    0    |    18   |
|          |              r_V_26_fu_1012              |    0    |    0    |    0    |    18   |
|          |             ret_V_32_fu_1128             |    0    |    0    |    0    |    18   |
|          |             ret_V_47_fu_1264             |    0    |    0    |    0    |    15   |
|          |              r_V_35_fu_1324              |    0    |    0    |    0    |    15   |
|          |             ret_V_34_fu_1380             |    0    |    0    |    0    |    49   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |               r_V_31_fu_764              |    2    |    0    |    0    |    24   |
|          |               r_V_37_fu_790              |    2    |    0    |    0    |    24   |
|          |            mul_ln700_1_fu_1273           |    2    |    0    |    0    |    26   |
|          |           mul_ln1192_4_fu_1284           |    2    |    0    |    0    |    20   |
|          |              r_V_36_fu_1333              |    0    |    0    |    0    |    40   |
|          |           mul_ln1192_6_fu_1421           |    1    |    0    |    0    |    0    |
|          |              r_V_17_fu_1427              |    1    |    0    |    0    |    0    |
|    mul   |            mul_ln700_3_fu_1433           |    1    |    0    |    0    |    0    |
|          |               r_V_4_fu_1447              |    1    |    0    |    0    |    0    |
|          |            mul_ln1118_fu_1453            |    1    |    0    |    0    |    0    |
|          |            mul_ln728_1_fu_1467           |    1    |    0    |    0    |    0    |
|          |           mul_ln1118_5_fu_1473           |    1    |    0    |    0    |    0    |
|          |           mul_ln1192_2_fu_1494           |    1    |    0    |    0    |    0    |
|          |             mul_ln728_fu_1550            |    1    |    0    |    0    |    0    |
|          |             mul_ln700_fu_1556            |    1    |    0    |    0    |    0    |
|          |           mul_ln1192_3_fu_1562           |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1412               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1439               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1459               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1479               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1486               |    1    |    0    |    0    |    0    |
|  muladd  |                grp_fu_1499               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1515               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1531               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1578               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1587               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1604               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1507               |    1    |    0    |    0    |    0    |
|  addmul  |                grp_fu_1523               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1596               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| addmulsub|                grp_fu_1539               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| addmuladd|                grp_fu_1568               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_228           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |          write_ln50_write_fu_234         |    0    |    0    |    0    |    0    |
|          |          write_ln51_write_fu_241         |    0    |    0    |    0    |    0    |
|   write  |          write_ln52_write_fu_248         |    0    |    0    |    0    |    0    |
|          |          write_ln53_write_fu_255         |    0    |    0    |    0    |    0    |
|          |          write_ln54_write_fu_262         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              p_Val2_s_fu_422             |    0    |    0    |    0    |    0    |
|          |             p_Val2_11_fu_432             |    0    |    0    |    0    |    0    |
|          |              p_Val2_1_fu_446             |    0    |    0    |    0    |    0    |
|          |              trunc_ln_fu_464             |    0    |    0    |    0    |    0    |
|          |              p_Val2_2_fu_473             |    0    |    0    |    0    |    0    |
|          |              p_Val2_3_fu_483             |    0    |    0    |    0    |    0    |
|          |               tmp_7_fu_497               |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_521           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_12_fu_552          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_4_fu_597           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_7_fu_613           |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln708_s_fu_723           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_14_fu_736          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_1_fu_755           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_769           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_13_fu_795          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_11_fu_825          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_2_fu_848           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_1208          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_6_fu_1296          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_10_fu_1312          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_3_fu_1385          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_15_fu_1402          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln728_fu_442            |    0    |    0    |    0    |    0    |
|          |            sext_ln728_1_fu_493           |    0    |    0    |    0    |    0    |
|          |               r_V_16_fu_532              |    0    |    0    |    0    |    0    |
|          |            sext_ln703_4_fu_536           |    0    |    0    |    0    |    0    |
|          |               r_V_3_fu_563               |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_15_fu_631          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_16_fu_642          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_17_fu_659          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_18_fu_670          |    0    |    0    |    0    |    0    |
|          |            sext_ln703_5_fu_680           |    0    |    0    |    0    |    0    |
|          |            sext_ln703_6_fu_684           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_19_fu_700          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_25_fu_733          |    0    |    0    |    0    |    0    |
|          |               r_V_5_fu_745               |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_2_fu_805           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_23_fu_815          |    0    |    0    |    0    |    0    |
|          |             sext_ln708_fu_835            |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_3_fu_840           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_8_fu_866           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_9_fu_878           |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_894               |    0    |    0    |    0    |    0    |
|          |            sext_ln1118_fu_897            |    0    |    0    |    0    |    0    |
|          |             sext_ln727_fu_923            |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_926            |    0    |    0    |    0    |    0    |
|          |             sext_ln703_fu_929            |    0    |    0    |    0    |    0    |
|          |            sext_ln703_1_fu_932           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_1_fu_941           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_3_fu_952           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_956           |    0    |    0    |    0    |    0    |
|          |            sext_ln703_3_fu_960           |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_963            |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_5_fu_974           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_6_fu_997           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_7_fu_1008          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_10_fu_1018          |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln1192_8_fu_1027          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_9_fu_1039          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_12_fu_1063          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_13_fu_1075          |    0    |    0    |    0    |    0    |
|          |              rhs_V_3_fu_1093             |    0    |    0    |    0    |    0    |
|          |              lhs_V_5_fu_1103             |    0    |    0    |    0    |    0    |
|          |              rhs_V_6_fu_1106             |    0    |    0    |    0    |    0    |
|          |            sext_ln700_fu_1115            |    0    |    0    |    0    |    0    |
|          |           sext_ln700_1_fu_1118           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_1_fu_1121          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_2_fu_1124          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_4_fu_1145          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_5_fu_1148          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_11_fu_1152          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_20_fu_1163          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_21_fu_1175          |    0    |    0    |    0    |    0    |
|          |              rhs_V_4_fu_1193             |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_5_fu_1218          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_1221          |    0    |    0    |    0    |    0    |
|          |           sext_ln728_5_fu_1231           |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_16_fu_1242          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_9_fu_1257           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_10_fu_1261          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_2_fu_1270           |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_1278          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_6_fu_1281          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_10_fu_1306          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_11_fu_1309          |    0    |    0    |    0    |    0    |
|          |            sext_ln1253_fu_1321           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_3_fu_1330          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_24_fu_1339          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_3_fu_1351           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_11_fu_1355          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_18_fu_1364          |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_1376              |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_19_fu_1396          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_14_fu_1399          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              lhs_V_1_fu_456              |    0    |    0    |    0    |    0    |
|          |               r_V_s_fu_507               |    0    |    0    |    0    |    0    |
|          |              lhs_V_3_fu_566              |    0    |    0    |    0    |    0    |
|          |              rhs_V_1_fu_578              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_7_fu_624           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_8_fu_635           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_9_fu_652           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_s_fu_663           |    0    |    0    |    0    |    0    |
|          |              shl_ln1_fu_704              |    0    |    0    |    0    |    0    |
|          |              rhs_V_5_fu_711              |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_748              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_3_fu_808           |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_858               |    0    |    0    |    0    |    0    |
|          |               tmp_1_fu_870               |    0    |    0    |    0    |    0    |
|          |               p_shl_fu_903               |    0    |    0    |    0    |    0    |
|bitconcatenate|               r_V_24_fu_945              |    0    |    0    |    0    |    0    |
|          |               shl_ln_fu_967              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_1_fu_990           |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_2_fu_1001           |    0    |    0    |    0    |    0    |
|          |              lhs_V_4_fu_1031             |    0    |    0    |    0    |    0    |
|          |              rhs_V_2_fu_1043             |    0    |    0    |    0    |    0    |
|          |               tmp_2_fu_1055              |    0    |    0    |    0    |    0    |
|          |               tmp_4_fu_1067              |    0    |    0    |    0    |    0    |
|          |                tmp_fu_1085               |    0    |    0    |    0    |    0    |
|          |               tmp_5_fu_1155              |    0    |    0    |    0    |    0    |
|          |               tmp_6_fu_1167              |    0    |    0    |    0    |    0    |
|          |              tmp_10_fu_1185              |    0    |    0    |    0    |    0    |
|          |              lhs_V_6_fu_1224             |    0    |    0    |    0    |    0    |
|          |               tmp_8_fu_1235              |    0    |    0    |    0    |    0    |
|          |              tmp_11_fu_1343              |    0    |    0    |    0    |    0    |
|          |               tmp_3_fu_1368              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   trunc  |            trunc_ln1193_fu_900           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    52   |  61.506 |  12563  |  22679  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|sincos1_0|    1   |    0   |    0   |
|sincos1_1|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_18_reg_1805|   30   |
|  add_ln1192_reg_1840  |   13   |
| mul_ln1118_5_reg_1714 |   36   |
|  mul_ln1118_reg_1704  |   36   |
| mul_ln1192_2_reg_1739 |   18   |
| mul_ln1192_3_reg_1845 |   34   |
| mul_ln1192_6_reg_1678 |   18   |
| mul_ln1192_9_reg_1890 |   27   |
|  mul_ln700_1_reg_1875 |   42   |
|  mul_ln700_3_reg_1689 |   18   |
|   mul_ln700_reg_1835  |   42   |
|      p_0_reg_1895     |    8   |
|      p_1_reg_1815     |    8   |
|      p_2_reg_1749     |    8   |
|      p_5_reg_1744     |    8   |
|      p_6_reg_1799     |    8   |
|      p_9_reg_1810     |    8   |
|   p_Val2_11_reg_1620  |   12   |
|   p_Val2_1_reg_1636   |   12   |
|   p_Val2_2_reg_1652   |   12   |
|   p_Val2_3_reg_1658   |   12   |
|   p_Val2_6_reg_1764   |    8   |
|   p_Val2_7_reg_1830   |    8   |
|   p_Val2_8_reg_1825   |    8   |
|   p_Val2_9_reg_1865   |    8   |
|  p_Val2_s_28_reg_1769 |    8   |
|   p_Val2_s_reg_1613   |   12   |
|      p_s_reg_1754     |    8   |
|    r_V_17_reg_1684    |   24   |
|    r_V_27_reg_1774    |   12   |
|     r_V_4_reg_1699    |   24   |
|     r_V_6_reg_1789    |   18   |
|   ret_V_18_reg_1855   |   13   |
|    ret_V_1_reg_1779   |   27   |
|   ret_V_22_reg_1860   |   20   |
|   ret_V_25_reg_1694   |   18   |
|   ret_V_36_reg_1794   |   14   |
|    ret_V_3_reg_1784   |   16   |
|   ret_V_42_reg_1820   |   13   |
|   ret_V_47_reg_1870   |    9   |
| sext_ln728_1_reg_1672 |   18   |
|  sext_ln728_reg_1629  |   18   |
|trunc_ln708_10_reg_1885|   12   |
|trunc_ln708_13_reg_1734|   12   |
|trunc_ln708_14_reg_1719|   12   |
| trunc_ln708_1_reg_1724|   12   |
| trunc_ln708_2_reg_1759|   12   |
| trunc_ln708_6_reg_1880|   12   |
| trunc_ln708_8_reg_1729|   12   |
| trunc_ln708_9_reg_1850|   12   |
| trunc_ln708_s_reg_1709|   12   |
|   trunc_ln_reg_1647   |   12   |
+-----------------------+--------+
|         Total         |   834  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| grp_fu_1499 |  p0  |   2  |  18  |   36   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   36   ||  0.603  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   52   |   61   |  12563 |  22679 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   834  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   52   |   62   |  13397 |  22688 |
+-----------+--------+--------+--------+--------+--------+
