Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Feb  7 13:54:23 2017
| Host         : panhu running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_methodology -file cw305_top_methodology_drc_routed.rpt -rpx cw305_top_methodology_drc_routed.rpx
| Design       : cw305_top
| Device       : xc7a100tftg256-2
| Speed File   : -2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 42
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 2          |
| TIMING-7  | Warning  | No common node between related clocks          | 2          |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 15         |
| TIMING-18 | Warning  | Missing input or output delay                  | 15         |
| XDCH-2    | Warning  | Same min and max delay values on IO port       | 8          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks pll_clk1 and tio_clkin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_clk1] -to [get_clocks tio_clkin]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks tio_clkin and pll_clk1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks tio_clkin] -to [get_clocks pll_clk1]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks pll_clk1 and tio_clkin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_clk1] -to [get_clocks tio_clkin]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks tio_clkin and pll_clk1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks tio_clkin] -to [get_clocks pll_clk1]
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin my_usb/data_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin my_usb/data_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin my_usb/data_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin my_usb/data_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin my_usb/data_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin my_usb/data_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin my_usb/data_out_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin my_usb/data_out_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin my_usb/memory_input_reg[128]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin my_usb/memory_input_reg[256]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin my_usb/memory_input_reg[257]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin my_usb/memory_input_reg[258]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin my_usb/memory_input_reg[259]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin my_usb/memory_input_reg[260]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin my_usb/memory_input_reg[512]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sw1 relative to clock(s) pll_clk1 tio_clkin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw2 relative to clock(s) pll_clk1 tio_clkin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on usb_data[0] relative to clock(s) usb_clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on usb_data[1] relative to clock(s) usb_clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on usb_data[2] relative to clock(s) usb_clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on usb_data[3] relative to clock(s) usb_clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on usb_data[4] relative to clock(s) usb_clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on usb_data[5] relative to clock(s) usb_clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on usb_data[6] relative to clock(s) usb_clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on usb_data[7] relative to clock(s) usb_clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on usb_rdn relative to clock(s) usb_clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on usb_trigger relative to clock(s) pll_clk1 tio_clkin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led1 relative to clock(s) usb_clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led2 relative to clock(s) pll_clk1 tio_clkin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on tio_clkout relative to clock(s) pll_clk1 tio_clkin 
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 3.000 ns has been defined on port 'usb_data[0]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -filter { NAME =~  "*usb_clk*" }] 3.000 [get_nets tio_clkin][get_ports -filter { NAME =~  "*usb_data*" && DIRECTION == "INOUT" }]
/home/mark01/CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/constrs_1/imports/NEWAE Source Files/cw305_main.xdc (Line: 87)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 3.000 ns has been defined on port 'usb_data[1]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -filter { NAME =~  "*usb_clk*" }] 3.000 [get_ports -filter { NAME =~  "*usb_data*" && DIRECTION == "INOUT" }]
/home/mark01/CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/constrs_1/imports/NEWAE Source Files/cw305_main.xdc (Line: 87)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 3.000 ns has been defined on port 'usb_data[2]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_lib_cells xt_artix7/PCIE_2_1][get_clocks -filter { NAME =~  "*usb_clk*" }] 3.000 [get_ports -filter { NAME =~  "*usb_data*" && DIRECTION == "INOUT" }]
/home/mark01/CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/constrs_1/imports/NEWAE Source Files/cw305_main.xdc (Line: 87)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 3.000 ns has been defined on port 'usb_data[3]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -filter { NAME =~  "*usb_clk*" }] 3.000 [get_ports -filter { NAME =~  "*usb_data*" && DIRECTION == "INOUT" }]
/home/mark01/CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/constrs_1/imports/NEWAE Source Files/cw305_main.xdc (Line: 87)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 3.000 ns has been defined on port 'usb_data[4]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -filter { NAME =~  "*usb_clk*" }] 3.000 [get_ports -filter { NAME =~  "*usb_data*" && DIRECTION == "INOUT" }]
/home/mark01/CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/constrs_1/imports/NEWAE Source Files/cw305_main.xdc (Line: 87)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 3.000 ns has been defined on port 'usb_data[5]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -filter { NAME =~  "*usb_clk*" }] 3.000
/home/mark01/CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/constrs_1/imports/NEWAE Source Files/cw305_main.xdc (Line: 87)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 3.000 ns has been defined on port 'usb_data[6]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -filter { NAME =~  "*usb_clk*" }] 3.000 [get_ports -filter { NAME =~  "*usb_data*" && DIRECTION == "INOUT" }]
/home/mark01/CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/constrs_1/imports/NEWAE Source Files/cw305_main.xdc (Line: 87)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 3.000 ns has been defined on port 'usb_data[7]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -filter { NAME =~  "*usb_clk*" }] 3.000 [get_ports -filter { NAME =~  "*usb_data*" && DIRECTION == "INOUT" }]
/home/mark01/CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/constrs_1/imports/NEWAE Source Files/cw305_main.xdc (Line: 87)
Related violations: <none>


