

================================================================
== Vivado HLS Report for 'Timer'
================================================================
* Date:           Mon Dec 25 00:09:29 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lab3
* Solution:       solution
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.29|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                  |                |  Latency  |  Interval | Pipeline|
        |             Instance             |     Module     | min | max | min | max |   Type  |
        +----------------------------------+----------------+-----+-----+-----+-----+---------+
        |StgValue_16_Timer_on_clock_fu_66  |Timer_on_clock  |    0|    0|    0|    0|   none  |
        +----------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     202|    282|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     112|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     314|    282|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+----------------+---------+-------+-----+-----+
    |             Instance             |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+----------------+---------+-------+-----+-----+
    |StgValue_16_Timer_on_clock_fu_66  |Timer_on_clock  |        0|      0|  202|  282|
    +----------------------------------+----------------+---------+-------+-----+-----+
    |Total                             |                |        0|      0|  202|  282|
    +----------------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |Timer_m_tconf_V  |  32|   0|   32|          0|
    |Timer_m_tmr_V    |  32|   0|   32|          0|
    |Timer_m_tval_V   |  32|   0|   32|          0|
    |data_bo          |  16|   0|   16|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 112|   0|  112|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|clk_i     |  in |    1| ap_ctrl_hs | Timer::Timer | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | Timer::Timer | return value |
|rst_i     |  in |    1|   ap_none  |     rst_i    |    pointer   |
|en_i      |  in |    1|   ap_none  |     en_i     |    pointer   |
|addr_bi   |  in |   13|   ap_none  |    addr_bi   |    pointer   |
|data_bi   |  in |   32|   ap_none  |    data_bi   |    pointer   |
|we_bi     |  in |    4|   ap_none  |     we_bi    |    pointer   |
|data_bo   | out |   16|   ap_vld   |    data_bo   |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

