// Seed: 310477093
module module_0 (
    input  tri  id_0,
    output wand id_1
);
  wire id_3 = id_3;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    output uwire id_2
);
  reg id_4;
  module_0(
      id_1, id_2
  );
  assign id_4 = id_4 ? 1'b0 : id_4 == (1);
  reg id_5;
  assign id_5 = id_4;
  wor id_6 = 1 << id_6;
  always #0 begin
    if (id_1 == (id_1)) id_5 <= 1;
  end
  xnor (id_2, id_4, id_1);
  always @(posedge 1 or posedge 1) begin
    id_0 <= id_6 + id_4;
  end
endmodule
