# Ø¶Ø±Ø¨ Ùˆ ØªÙ‚Ø³ÛŒÙ… Ø¯Ø± RISC-V

<div dir="rtl">

## ğŸ“‘ ÙÙ‡Ø±Ø³Øª Ù…Ø·Ø§Ù„Ø¨

- [Ù…Ù‚Ø¯Ù…Ù‡](#Ù…Ù‚Ø¯Ù…Ù‡)
- [Ø¶Ø±Ø¨ (Multiplication)](#Ø¶Ø±Ø¨-multiplication)
  - [Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… Ù¾Ø§ÛŒÙ‡](#Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ…-Ù¾Ø§ÛŒÙ‡)
  - [Ø¶Ø±Ø¨ Ø¯ÙˆØ¯ÙˆÛŒÛŒ](#Ø¶Ø±Ø¨-Ø¯ÙˆØ¯ÙˆÛŒÛŒ)
  - [Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±](#Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒ-Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±)
  - [Ø¶Ø±Ø¨ Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±](#Ø¶Ø±Ø¨-Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±)
  - [Ø¶Ø±Ø¨ Ø³Ø±ÛŒØ¹](#Ø¶Ø±Ø¨-Ø³Ø±ÛŒØ¹)
- [ØªÙ‚Ø³ÛŒÙ… (Division)](#ØªÙ‚Ø³ÛŒÙ…-division)
  - [Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… Ù¾Ø§ÛŒÙ‡](#Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ…-Ù¾Ø§ÛŒÙ‡-ØªÙ‚Ø³ÛŒÙ…)
  - [ØªÙ‚Ø³ÛŒÙ… Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±](#ØªÙ‚Ø³ÛŒÙ…-Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±)
  - [Ø±ÙˆØ´â€ŒÙ‡Ø§ÛŒ Ø³Ø±ÛŒØ¹â€ŒØªØ±](#Ø±ÙˆØ´â€ŒÙ‡Ø§ÛŒ-Ø³Ø±ÛŒØ¹â€ŒØªØ±)
- [Ø¯Ø³ØªÙˆØ±Ø§Øª RISC-V](#Ø¯Ø³ØªÙˆØ±Ø§Øª-risc-v)
- [Ù…Ø«Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ø¹Ù…Ù„ÛŒ](#Ù…Ø«Ø§Ù„â€ŒÙ‡Ø§ÛŒ-Ø¹Ù…Ù„ÛŒ)

---

## Ù…Ù‚Ø¯Ù…Ù‡

### ğŸ¯ Ú†Ø±Ø§ Ø¶Ø±Ø¨ Ùˆ ØªÙ‚Ø³ÛŒÙ… Ù…Ù‡Ù… Ø§Ø³ØªØŸ

Ø¹Ù…Ù„ÛŒØ§Øª Ø¶Ø±Ø¨ Ùˆ ØªÙ‚Ø³ÛŒÙ… Ø§Ø² Ù¾ÛŒÚ†ÛŒØ¯Ù‡â€ŒØªØ±ÛŒÙ† Ø¹Ù…Ù„ÛŒØ§Øª Ø­Ø³Ø§Ø¨ÛŒ Ø¯Ø± Ù…Ø¹Ù…Ø§Ø±ÛŒâ€ŒÙ‡Ø§ÛŒ Ú©Ø§Ù…Ù¾ÛŒÙˆØªØ±ÛŒ Ù‡Ø³ØªÙ†Ø¯:

**Ú†Ø§Ù„Ø´â€ŒÙ‡Ø§:**
- â±ï¸ Ø²Ù…Ø§Ù†â€ŒØ¨Ø± Ø¨ÙˆØ¯Ù†
- ğŸ”§ Ù¾ÛŒÚ†ÛŒØ¯Ú¯ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±ÛŒ
- ğŸ’¾ Ù†ÛŒØ§Ø² Ø¨Ù‡ Ø±Ø¬ÛŒØ³ØªØ±Ù‡Ø§ÛŒ Ø¨ÛŒØ´ØªØ±
- âš ï¸ Ø§Ø­ØªÙ…Ø§Ù„ Ø³Ø±Ø±ÛŒØ² (Overflow)

---

## Ø¶Ø±Ø¨ (Multiplication)

### ğŸ“š ØªØ¹Ø±ÛŒÙ Ø¹Ù…Ù„ÙˆÙ†Ø¯Ù‡Ø§

<div dir="ltr">

| Ø§ØµØ·Ù„Ø§Ø­ | Ø§Ù†Ú¯Ù„ÛŒØ³ÛŒ | Ù†Ù‚Ø´ |
|--------|----------|-----|
| Ù…Ø¶Ø±ÙˆØ¨ | Multiplicand | Ø¹Ù…Ù„ÙˆÙ†Ø¯ Ø§ÙˆÙ„ |
| Ø¶Ø§Ø±Ø¨ | Multiplier | Ø¹Ù…Ù„ÙˆÙ†Ø¯ Ø¯ÙˆÙ… |
| Ø­Ø§ØµÙ„â€ŒØ¶Ø±Ø¨ | Product | Ù†ØªÛŒØ¬Ù‡ Ù†Ù‡Ø§ÛŒÛŒ |

</div>

### ğŸ§® ÙØ±Ù…ÙˆÙ„ Ú©Ù„ÛŒ

<div dir="ltr">

```
Product = Multiplicand Ã— Multiplier
```

</div>

### ğŸ’¡ Ù†Ú©ØªÙ‡ Ù…Ù‡Ù…: Ø·ÙˆÙ„ Ø­Ø§ØµÙ„â€ŒØ¶Ø±Ø¨

Ø¶Ø±Ø¨ ÛŒÚ© Ø¹Ø¯Ø¯ <span dir="ltr">n-Ø¨ÛŒØªÛŒ</span> Ø¯Ø± ÛŒÚ© Ø¹Ø¯Ø¯ <span dir="ltr">m-Ø¨ÛŒØªÛŒ</span>ØŒ Ø¨Ù‡ <span dir="ltr">**n+m Ø¨ÛŒØª**</span> Ø¨Ø±Ø§ÛŒ Ù†Ù…Ø§ÛŒØ´ Ù†ÛŒØ§Ø² Ø¯Ø§Ø±Ø¯.

**Ù…Ø«Ø§Ù„:**

<div dir="ltr">

```
32-bit Ã— 32-bit = 64-bit Ù…Ø­ØµÙˆÙ„
```

</div>

---

## Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… Ù¾Ø§ÛŒÙ‡

### ğŸ“– Ø±ÙˆØ´ Ø¯Ø³Øªâ€ŒÙ†ÙˆÛŒØ³ (Decimal)

Ù…Ø«Ø§Ù„: Ø¶Ø±Ø¨ 1000 Ã— 1001

<div dir="ltr">

```
      1000    (Multiplicand)
    Ã— 1001    (Multiplier)
    ------
      1000    (1000 Ã— 1)
     0000     (1000 Ã— 0, shifted left)
    0000      (1000 Ã— 0, shifted left)
   1000       (1000 Ã— 1, shifted left)
   --------
   1001000    (Product = 1,001,000)
```

</div>

**Ù…Ø±Ø§Ø­Ù„:**
1. Ø§Ø² Ø±Ø§Ø³Øª Ø¨Ù‡ Ú†Ù¾ØŒ Ù‡Ø± Ø±Ù‚Ù… Ø¶Ø§Ø±Ø¨ Ø±Ø§ Ø¨Ø±Ø±Ø³ÛŒ Ù…ÛŒâ€ŒÚ©Ù†ÛŒÙ…
2. Ù…Ø¶Ø±ÙˆØ¨ Ø±Ø§ Ø¯Ø± Ø¢Ù† Ø±Ù‚Ù… Ø¶Ø±Ø¨ Ù…ÛŒâ€ŒÚ©Ù†ÛŒÙ…
3. Ù†ØªÛŒØ¬Ù‡ Ø±Ø§ Ø¨Ø§ Ø¬Ø§Ø¨Ø¬Ø§ÛŒÛŒ Ù…Ù†Ø§Ø³Ø¨ Ø¬Ù…Ø¹ Ù…ÛŒâ€ŒÚ©Ù†ÛŒÙ…

---

## Ø¶Ø±Ø¨ Ø¯ÙˆØ¯ÙˆÛŒÛŒ

### ğŸ”¢ Ù…Ø²ÛŒØª: ÙÙ‚Ø· Ø¯Ùˆ Ø­Ø§Ù„Øª!

<div dir="ltr">

```
Ø§Ú¯Ø± Ø¨ÛŒØª Ø¶Ø§Ø±Ø¨ = 1 â†’ Ù…Ø¶Ø±ÙˆØ¨ Ø±Ø§ Ø§Ø¶Ø§ÙÙ‡ Ú©Ù†
Ø§Ú¯Ø± Ø¨ÛŒØª Ø¶Ø§Ø±Ø¨ = 0 â†’ ØµÙØ± Ø§Ø¶Ø§ÙÙ‡ Ú©Ù†
```

</div>

### ğŸ“Š Ù…Ø«Ø§Ù„: 3 Ã— 5

<div dir="ltr">

```
      0011    (3 in binary)
    Ã— 0101    (5 in binary)
    ------
      0011    (0011 Ã— 1)
     0000     (0011 Ã— 0, shifted)
    0011      (0011 Ã— 1, shifted)
   0000       (0011 Ã— 0, shifted)
   --------
   001111     (15 in binary)
```

</div>

---

## Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… ØªØ±ØªÛŒØ¨ÛŒ (Sequential)

### ğŸ—ï¸ Ø³Ø§Ø®ØªØ§Ø± Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± (Ù†Ø³Ø®Ù‡ Ø§ÙˆÙ„)

**Ø±Ø¬ÛŒØ³ØªØ±Ù‡Ø§:**

<div dir="ltr">

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Multiplier      : 32-bit       â”‚
â”‚  Multiplicand    : 64-bit       â”‚
â”‚  Product         : 64-bit       â”‚
â”‚  ALU             : 64-bit       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

</div>

**ÙˆØ§Ø­Ø¯Ù‡Ø§ÛŒ Ù…ÙˆØ±Ø¯ Ù†ÛŒØ§Ø²:**
- ğŸ”§ ÛŒÚ© ALU 64-Ø¨ÛŒØªÛŒ
- ğŸ“¦ Ø³Ù‡ Ø±Ø¬ÛŒØ³ØªØ± (MultiplierØŒ MultiplicandØŒ Product)
- âš™ï¸ ÙˆØ§Ø­Ø¯ Ú©Ù†ØªØ±Ù„

### ğŸ”„ Ù…Ø±Ø§Ø­Ù„ Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ…

<div dir="ltr">

```assembly
# Ø´Ø¨Ù‡â€ŒÚ©Ø¯ Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… Ø¶Ø±Ø¨

1. Product = 0
2. Multiplicand Ø¯Ø± Ø³Ù…Øª Ø±Ø§Ø³Øª 64-bit
3. Ø¨Ø±Ø§ÛŒ i = 0 ØªØ§ 31:
   a. Ø¨Ø±Ø±Ø³ÛŒ LSB Ø§Ø² Multiplier
   b. Ø§Ú¯Ø± LSB = 1:
      Product = Product + Multiplicand
   c. Ø´ÛŒÙØª Ú†Ù¾ Multiplicand
   d. Ø´ÛŒÙØª Ø±Ø§Ø³Øª Multiplier
4. Ù†ØªÛŒØ¬Ù‡ Ø¯Ø± Product
```

</div>

### ğŸ“ Ù…Ø«Ø§Ù„ Ú¯Ø§Ù…â€ŒØ¨Ù‡â€ŒÚ¯Ø§Ù…: 2 Ã— 3

**Ù…Ù‚Ø§Ø¯ÛŒØ± Ø§ÙˆÙ„ÛŒÙ‡:**

<div dir="ltr">

```
Multiplicand = 0000 0010  (2)
Multiplier   = 0011       (3)
Product      = 0000 0000  (0)
```

</div>

**ØªÚ©Ø±Ø§Ø± 1:**

<div dir="ltr">

```
Ø¨Ø±Ø±Ø³ÛŒ LSB Multiplier = 1
Product = 0000 0000 + 0000 0010 = 0000 0010
Shift Left Multiplicand  â†’ 0000 0100
Shift Right Multiplier   â†’ 0001
```

</div>

**ØªÚ©Ø±Ø§Ø± 2:**

<div dir="ltr">

```
Ø¨Ø±Ø±Ø³ÛŒ LSB Multiplier = 1
Product = 0000 0010 + 0000 0100 = 0000 0110
Shift Left Multiplicand  â†’ 0000 1000
Shift Right Multiplier   â†’ 0000
```

</div>

**Ù†ØªÛŒØ¬Ù‡ Ù†Ù‡Ø§ÛŒÛŒ:**

<div dir="ltr">

```
Product = 0000 0110 = 6
```

</div>

---

## Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±

### âš¡ Ù†Ø³Ø®Ù‡ Ø¨Ù‡Ø¨ÙˆØ¯ ÛŒØ§ÙØªÙ‡

**ØªØºÛŒÛŒØ±Ø§Øª:**

<div dir="ltr">

| Ø¬Ù†Ø¨Ù‡ | Ù†Ø³Ø®Ù‡ Ø§ÙˆÙ„ | Ù†Ø³Ø®Ù‡ Ø¨Ù‡Ø¨ÙˆØ¯ ÛŒØ§ÙØªÙ‡ |
|------|----------|-------------------|
| **Multiplicand** | 64-bit | 32-bit âœ… |
| **ALU** | 64-bit | 32-bit âœ… |
| **Product** | 64-bit | 64-bit + 1 carry |
| **Multiplier** | Ø±Ø¬ÛŒØ³ØªØ± Ø¬Ø¯Ø§Ú¯Ø§Ù†Ù‡ | Ø¯Ø§Ø®Ù„ Product âœ… |

</div>

### ğŸ¯ Ù…Ø²Ø§ÛŒØ§

```
âœ… Ú©Ø§Ù‡Ø´ 50% Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±
âœ… Ø³Ø±Ø¹Øª Ø¨ÛŒØ´ØªØ±
âœ… Ù…ØµØ±Ù Ø§Ù†Ø±Ú˜ÛŒ Ú©Ù…ØªØ±
âœ… Ø³Ø§Ø¯Ù‡â€ŒØªØ± Ø¨Ø±Ø§ÛŒ Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ
```

### ğŸ”§ Ø³Ø§Ø®ØªØ§Ø± Ø¬Ø¯ÛŒØ¯

<div dir="ltr">

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚       Product Register (64-bit)     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
â”‚  â”‚  Result     â”‚  Multiplier â”‚      â”‚
â”‚  â”‚  (32-bit)   â”‚  (32-bit)   â”‚      â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
â”‚                                      â”‚
â”‚  Multiplicand (32-bit)               â”‚
â”‚  ALU (32-bit)                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

</div>

### ğŸ”„ Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… Ø¨Ù‡ÛŒÙ†Ù‡

<div dir="ltr">

```assembly
# Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… Ø¨Ù‡Ø¨ÙˆØ¯ ÛŒØ§ÙØªÙ‡

1. Ù‚Ø±Ø§Ø± Ø¯Ø§Ø¯Ù† Multiplier Ø¯Ø± Ù†ÛŒÙ…Ù‡ Ø±Ø§Ø³Øª Product
2. Product_left = 0
3. Ø¨Ø±Ø§ÛŒ i = 0 ØªØ§ 31:
   a. Ø§Ú¯Ø± LSB(Product_right) = 1:
      Product_left += Multiplicand
   b. Ø´ÛŒÙØª Ø±Ø§Ø³Øª Ú©Ù„ Product (64-bit)
4. Ù†ØªÛŒØ¬Ù‡ Ù†Ù‡Ø§ÛŒÛŒ Ø¯Ø± Product
```

</div>

---

## Ø¶Ø±Ø¨ Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±

### ğŸ“Œ Ù‚ÙˆØ§Ù†ÛŒÙ† Ø¹Ù„Ø§Ù…Øª

<div dir="ltr">

```
Positive Ã— Positive = Positive
Positive Ã— Negative = Negative
Negative Ã— Positive = Negative
Negative Ã— Negative = Positive
```

</div>

### ğŸ¯ Ø±ÙˆØ´ Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ

**Ù…Ø±Ø­Ù„Ù‡ 1:** ØªØ¨Ø¯ÛŒÙ„ Ø¨Ù‡ Ù…Ø«Ø¨Øª

<div dir="ltr">

```assembly
# ØªØ¨Ø¯ÛŒÙ„ Ø§Ø¹Ø¯Ø§Ø¯ Ù…Ù†ÙÛŒ Ø¨Ù‡ Ù…Ø«Ø¨Øª
if (Multiplicand < 0):
    Multiplicand = -Multiplicand
    sign1 = 1

if (Multiplier < 0):
    Multiplier = -Multiplier
    sign2 = 1
```

</div>

**Ù…Ø±Ø­Ù„Ù‡ 2:** Ø§Ø¬Ø±Ø§ÛŒ Ø¶Ø±Ø¨ Ø¨Ø¯ÙˆÙ† Ø¹Ù„Ø§Ù…Øª

<div dir="ltr">

```assembly
# Ø§Ø¬Ø±Ø§ÛŒ Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… Ø¨Ø±Ø§ÛŒ 31 ØªÚ©Ø±Ø§Ø±
# (Ø¨ÛŒØª Ø¹Ù„Ø§Ù…Øª Ø±Ø§ Ø­Ø³Ø§Ø¨ Ù†Ù…ÛŒâ€ŒÚ©Ù†ÛŒÙ…)
```

</div>

**Ù…Ø±Ø­Ù„Ù‡ 3:** Ø§Ø¹Ù…Ø§Ù„ Ø¹Ù„Ø§Ù…Øª Ù†Ù‡Ø§ÛŒÛŒ

<div dir="ltr">

```assembly
if (sign1 XOR sign2):
    Product = -Product
```

</div>

### ğŸ“Š Ø¬Ø¯ÙˆÙ„ Ù…Ø«Ø§Ù„â€ŒÙ‡Ø§

<div dir="ltr">

| Multiplicand | Multiplier | Product | Ø¹Ù„Ø§Ù…Øª |
|--------------|------------|---------|-------|
| +4 | +3 | +12 | Ù…Ø«Ø¨Øª |
| +4 | -3 | -12 | Ù…Ù†ÙÛŒ |
| -4 | +3 | -12 | Ù…Ù†ÙÛŒ |
| -4 | -3 | +12 | Ù…Ø«Ø¨Øª |

</div>

---

## Ø¶Ø±Ø¨ Ø³Ø±ÛŒØ¹

### ğŸš€ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Ø¬Ù…Ø¹â€ŒÚ©Ù†Ù†Ø¯Ù‡â€ŒÙ‡Ø§ÛŒ Ù…ÙˆØ§Ø²ÛŒ

Ø¨Ù‡ Ø¬Ø§ÛŒ Ø§Ù†Ø¬Ø§Ù… 32 Ø¬Ù…Ø¹ Ù…ØªÙˆØ§Ù„ÛŒØŒ Ø§Ø² **32 Ø¬Ù…Ø¹â€ŒÚ©Ù†Ù†Ø¯Ù‡ Ù…ÙˆØ§Ø²ÛŒ** Ø§Ø³ØªÙØ§Ø¯Ù‡ Ù…ÛŒâ€ŒÚ©Ù†ÛŒÙ…!

**Ø³Ø§Ø®ØªØ§Ø± Ø¯Ø±Ø®ØªÛŒ:**

<div dir="ltr">

```
                    Final Sum
                   /         \
              Sum_L16      Sum_R16
             /      \      /      \
         Sum_L8  Sum_R8 Sum_L8 Sum_R8
        /    \   /   \  /   \  /    \
      ...   ...  ...  ... ...  ...  ...
       â†“     â†“    â†“    â†“   â†“    â†“    â†“
      PP0  PP1  PP2  PP3 ... PP30 PP31
```

</div>

**Ù…Ø­Ø§Ø³Ø¨Ù‡ Ø²Ù…Ø§Ù†:**

<div dir="ltr">

```
Ø±ÙˆØ´ Ù…ØªÙˆØ§Ù„ÛŒ:  32 cycles
Ø±ÙˆØ´ Ù…ÙˆØ§Ø²ÛŒ:   logâ‚‚(32) = 5 cycles

Ø¨Ù‡Ø¨ÙˆØ¯: 6.4x Ø³Ø±ÛŒØ¹â€ŒØªØ±! ğŸš€
```

</div>

### âš™ï¸ ØªÚ©Ù†ÛŒÚ©â€ŒÙ‡Ø§ÛŒ Ù¾ÛŒØ´Ø±ÙØªÙ‡

**1. Carry Save Adders (CSA)**

<div dir="ltr">

```assembly
# Ø¨Ù‡ Ø¬Ø§ÛŒ Ø°Ø®ÛŒØ±Ù‡ Ù†ØªÛŒØ¬Ù‡ Ú©Ø§Ù…Ù„ØŒ ÙÙ‚Ø· Sum Ùˆ Carry Ø°Ø®ÛŒØ±Ù‡ Ù…ÛŒâ€ŒØ´ÙˆØ¯
# Ø¯Ø± Ø§Ù†ØªÙ‡Ø§ ÛŒÚ©â€ŒØ¨Ø§Ø± Ø¬Ù…Ø¹ Ù†Ù‡Ø§ÛŒÛŒ Ø§Ù†Ø¬Ø§Ù… Ù…ÛŒâ€ŒØ´ÙˆØ¯
```

</div>

**2. Booth's Algorithm**

<div dir="ltr">

```
# Ú©Ø§Ù‡Ø´ ØªØ¹Ø¯Ø§Ø¯ Ø¬Ù…Ø¹â€ŒÙ‡Ø§ Ø¨Ø§ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Ø§Ù„Ú¯ÙˆÙ‡Ø§ÛŒ Ø¨ÛŒØªÛŒ
# Ù…Ø«Ù„Ø§Ù‹: 0111 â†’ 1000 - 0001
```

</div>

**3. Pipelining**

<div dir="ltr">

```
Stage 1: Ù…Ø­Ø§Ø³Ø¨Ù‡ Partial Products
Stage 2: Ø¬Ù…Ø¹ Ø³Ø·Ø­ 1
Stage 3: Ø¬Ù…Ø¹ Ø³Ø·Ø­ 2
...
Stage N: Ù†ØªÛŒØ¬Ù‡ Ù†Ù‡Ø§ÛŒÛŒ
```

</div>

---

## Ø¯Ø³ØªÙˆØ±Ø§Øª Ø¶Ø±Ø¨ Ø¯Ø± RISC-V

### ğŸ“‹ Ø¯Ø³ØªÙˆØ±Ø§Øª Ù…ÙˆØ¬ÙˆØ¯

<div dir="ltr">

```assembly
# Ø¶Ø±Ø¨ Ø§Ø¹Ø¯Ø§Ø¯ 32-Ø¨ÛŒØªÛŒ
mul   rd, rs1, rs2      # rd = (rs1 Ã— rs2)[31:0]

# 32 Ø¨ÛŒØª Ø¨Ø§Ù„Ø§ÛŒÛŒ (signed Ã— signed)
mulh  rd, rs1, rs2      # rd = (rs1 Ã— rs2)[63:32]

# 32 Ø¨ÛŒØª Ø¨Ø§Ù„Ø§ÛŒÛŒ (unsigned Ã— unsigned)
mulhu rd, rs1, rs2      # rd = (rs1 Ã— rs2)[63:32]

# 32 Ø¨ÛŒØª Ø¨Ø§Ù„Ø§ÛŒÛŒ (signed Ã— unsigned)
mulhsu rd, rs1, rs2     # rd = (rs1 Ã— rs2)[63:32]
```

</div>

### ğŸ” Ø¨Ø±Ø±Ø³ÛŒ Ø³Ø±Ø±ÛŒØ² (Overflow Detection)

#### Ø¨Ø±Ø§ÛŒ Ø¶Ø±Ø¨ Ø¨Ø¯ÙˆÙ† Ø¹Ù„Ø§Ù…Øª:

<div dir="ltr">

```assembly
# Ø§Ú¯Ø± mulhu = 0 Ø¨Ø§Ø´Ø¯ØŒ Ø³Ø±Ø±ÛŒØ² Ø±Ø® Ù†Ø¯Ø§Ø¯Ù‡

mul   a0, a1, a2        # Ù…Ø­Ø§Ø³Ø¨Ù‡ 32 Ø¨ÛŒØª Ù¾Ø§ÛŒÛŒÙ†
mulhu a3, a1, a2        # Ù…Ø­Ø§Ø³Ø¨Ù‡ 32 Ø¨ÛŒØª Ø¨Ø§Ù„Ø§
bnez  a3, overflow      # Ø§Ú¯Ø± a3 != 0 â†’ overflow
```

</div>

#### Ø¨Ø±Ø§ÛŒ Ø¶Ø±Ø¨ Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±:

<div dir="ltr">

```assembly
# Ø§Ú¯Ø± Ù‡Ù…Ù‡ Ø¨ÛŒØªâ€ŒÙ‡Ø§ÛŒ mulh Ø¨Ø±Ø§Ø¨Ø± Ø¨Ø§ Ø¨ÛŒØª Ø¹Ù„Ø§Ù…Øª mul Ø¨Ø§Ø´Ù†Ø¯ØŒ
# Ø³Ø±Ø±ÛŒØ² Ø±Ø® Ù†Ø¯Ø§Ø¯Ù‡

mul   a0, a1, a2        # Ù…Ø­Ø§Ø³Ø¨Ù‡ 32 Ø¨ÛŒØª Ù¾Ø§ÛŒÛŒÙ†
mulh  a3, a1, a2        # Ù…Ø­Ø§Ø³Ø¨Ù‡ 32 Ø¨ÛŒØª Ø¨Ø§Ù„Ø§

# Ø¨Ø±Ø±Ø³ÛŒ: Ø¢ÛŒØ§ a3 Ø¨Ø±Ø§Ø¨Ø± Ø¨Ø§ sign extension a0 Ø§Ø³ØªØŸ
srai  t0, a0, 31        # t0 = sign bit of a0
bne   a3, t0, overflow  # Ø§Ú¯Ø± a3 != sign extension â†’ overflow
```

</div>

---

## ØªÙ‚Ø³ÛŒÙ… (Division)

### ğŸ“š ØªØ¹Ø±ÛŒÙ Ø¹Ù…Ù„ÙˆÙ†Ø¯Ù‡Ø§

<div dir="ltr">

| Ø§ØµØ·Ù„Ø§Ø­ | Ø§Ù†Ú¯Ù„ÛŒØ³ÛŒ | Ù†Ù‚Ø´ |
|--------|----------|-----|
| Ø¯ÛŒÙˆÛŒØ¯Ù†Ø¯ | Dividend | Ø¹Ø¯Ø¯ÛŒ Ú©Ù‡ ØªÙ‚Ø³ÛŒÙ… Ù…ÛŒâ€ŒØ´ÙˆØ¯ |
| Ø¯ÛŒÙˆØ§ÛŒØ²Ø± | Divisor | Ø¹Ø¯Ø¯ÛŒ Ú©Ù‡ Ø¨Ø± Ø¢Ù† ØªÙ‚Ø³ÛŒÙ… Ù…ÛŒâ€ŒØ´ÙˆØ¯ |
| Ú©ÙˆØ¦ÛŒØ´Ù†Øª | Quotient | Ù†ØªÛŒØ¬Ù‡ ØªÙ‚Ø³ÛŒÙ… |
| Ø±Ù…Ø§ÛŒÙ†Ø¯Ø± | Remainder | Ø¨Ø§Ù‚ÛŒÙ…Ø§Ù†Ø¯Ù‡ |

</div>

### ğŸ§® ÙØ±Ù…ÙˆÙ„ Ø§Ø³Ø§Ø³ÛŒ

<div dir="ltr">

```
Dividend = (Quotient Ã— Divisor) + Remainder

Ø´Ø±Ø·: 0 â‰¤ Remainder < Divisor
```

</div>

### ğŸ“Š Ù…Ø«Ø§Ù„

<div dir="ltr">

```
7 Ã· 2:
  Quotient = 3
  Remainder = 1
  
Ø¨Ø±Ø±Ø³ÛŒ: 7 = (3 Ã— 2) + 1 âœ…

-7 Ã· 2:
  Quotient = -3
  Remainder = -1
  
Ø¨Ø±Ø±Ø³ÛŒ: -7 = (-3 Ã— 2) + (-1) âœ…
```

</div>

---

## Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… Ù¾Ø§ÛŒÙ‡ ØªÙ‚Ø³ÛŒÙ…

### ğŸ—ï¸ Ø³Ø§Ø®ØªØ§Ø± Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±

**Ø±Ø¬ÛŒØ³ØªØ±Ù‡Ø§:**

<div dir="ltr">

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Divisor     : 64-bit           â”‚
â”‚  Remainder   : 64-bit           â”‚
â”‚  Quotient    : 32-bit           â”‚
â”‚  ALU         : 64-bit           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

</div>

### ğŸ”„ Ù…Ø±Ø§Ø­Ù„ Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ…

<div dir="ltr">

```assembly
# Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… ØªÙ‚Ø³ÛŒÙ… (Restoring Division)

1. Ù‚Ø±Ø§Ø± Ø¯Ø§Ø¯Ù† Divisor Ø¯Ø± Ø³Ù…Øª Ú†Ù¾ 64-bit
2. Remainder = Dividend
3. Quotient = 0

4. Ø¨Ø±Ø§ÛŒ i = 0 ØªØ§ 32:
   a. Remainder = Remainder - Divisor
   b. Ø§Ú¯Ø± Remainder >= 0:
      - Ø´ÛŒÙØª Ú†Ù¾ Quotient Ùˆ set LSB = 1
   c. Ø§Ú¯Ø± Remainder < 0:
      - Ø¨Ø§Ø²Ú¯Ø±Ø¯Ø§Ù†ÛŒ: Remainder += Divisor
      - Ø´ÛŒÙØª Ú†Ù¾ Quotient Ùˆ set LSB = 0
   d. Ø´ÛŒÙØª Ø±Ø§Ø³Øª Divisor

5. Ù†ØªÛŒØ¬Ù‡:
   - Quotient Ø¯Ø± Ø±Ø¬ÛŒØ³ØªØ± Quotient
   - Remainder Ø¯Ø± Ø±Ø¬ÛŒØ³ØªØ± Remainder
```

</div>

### ğŸ“ Ù…Ø«Ø§Ù„: 7 Ã· 2

**Ù…Ù‚Ø§Ø¯ÛŒØ± Ø§ÙˆÙ„ÛŒÙ‡:**

<div dir="ltr">

```
Dividend  = 0000 0111  (7)
Divisor   = 0010 0000  (2 shifted left)
Remainder = 0000 0111
Quotient  = 0000
```

</div>

**ØªÚ©Ø±Ø§Ø± 1:**

<div dir="ltr">

```
Remainder = 0000 0111 - 0010 0000 = 1110 0111 (Ù…Ù†ÙÛŒ!)
Ø¨Ø§Ø²Ú¯Ø±Ø¯Ø§Ù†ÛŒ: Remainder = 0000 0111
Shift Left Quotient, LSB = 0 â†’ Quotient = 0000
Shift Right Divisor â†’ 0001 0000
```

</div>

**ØªÚ©Ø±Ø§Ø± 2:**

<div dir="ltr">

```
Remainder = 0000 0111 - 0001 0000 = 1111 0111 (Ù…Ù†ÙÛŒ!)
Ø¨Ø§Ø²Ú¯Ø±Ø¯Ø§Ù†ÛŒ: Remainder = 0000 0111
Shift Left Quotient, LSB = 0 â†’ Quotient = 0000
Shift Right Divisor â†’ 0000 1000
```

</div>

**ØªÚ©Ø±Ø§Ø± 3:**

<div dir="ltr">

```
Remainder = 0000 0111 - 0000 1000 = 1111 1111 (Ù…Ù†ÙÛŒ!)
Ø¨Ø§Ø²Ú¯Ø±Ø¯Ø§Ù†ÛŒ: Remainder = 0000 0111
Shift Left Quotient, LSB = 0 â†’ Quotient = 0000
Shift Right Divisor â†’ 0000 0100
```

</div>

**ØªÚ©Ø±Ø§Ø± 4:**

<div dir="ltr">

```
Remainder = 0000 0111 - 0000 0100 = 0000 0011 (Ù…Ø«Ø¨Øª!)
Shift Left Quotient, LSB = 1 â†’ Quotient = 0001
Shift Right Divisor â†’ 0000 0010
```

</div>

**ØªÚ©Ø±Ø§Ø± 5:**

<div dir="ltr">

```
Remainder = 0000 0011 - 0000 0010 = 0000 0001 (Ù…Ø«Ø¨Øª!)
Shift Left Quotient, LSB = 1 â†’ Quotient = 0011
Shift Right Divisor â†’ 0000 0001
```

</div>

**Ù†ØªÛŒØ¬Ù‡ Ù†Ù‡Ø§ÛŒÛŒ:**

<div dir="ltr">

```
Quotient  = 0011 = 3 âœ…
Remainder = 0001 = 1 âœ…
```

</div>

---

## Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± ØªÙ‚Ø³ÛŒÙ…

### âš¡ Ù†Ø³Ø®Ù‡ Ø¨Ù‡Ø¨ÙˆØ¯ ÛŒØ§ÙØªÙ‡

**ØªØºÛŒÛŒØ±Ø§Øª:**

<div dir="ltr">

```
1. Ú©Ø§Ù‡Ø´ Ø¹Ø±Ø¶ Divisor Ø¨Ù‡ 32-bit
2. Ú©Ø§Ù‡Ø´ Ø¹Ø±Ø¶ ALU Ø¨Ù‡ 32-bit
3. Ø§Ø¯ØºØ§Ù… Quotient Ø¯Ø± Ù†ÛŒÙ…Ù‡ Ø±Ø§Ø³Øª Remainder
4. Ø´ÛŒÙØª Ø±Ø§Ø³Øª Remainder Ø¨Ù‡ Ø¬Ø§ÛŒ Ø´ÛŒÙØª Ø±Ø§Ø³Øª Divisor
```

</div>

**Ø³Ø§Ø®ØªØ§Ø± Ø¬Ø¯ÛŒØ¯:**

<div dir="ltr">

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚      Remainder Register (64-bit)    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
â”‚  â”‚  Remainder  â”‚  Quotient   â”‚      â”‚
â”‚  â”‚  (32-bit)   â”‚  (32-bit)   â”‚      â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
â”‚                                      â”‚
â”‚  Divisor (32-bit)                    â”‚
â”‚  ALU (32-bit)                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

</div>

---

## ØªÙ‚Ø³ÛŒÙ… Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±

### ğŸ“Œ Ù‚ÙˆØ§Ù†ÛŒÙ† Ø¹Ù„Ø§Ù…Øª

<div dir="ltr">

```
1. Ø¹Ù„Ø§Ù…Øª Quotient:
   - Ø§Ú¯Ø± Dividend Ùˆ Divisor Ù‡Ù…â€ŒØ¹Ù„Ø§Ù…Øª â†’ Ù…Ø«Ø¨Øª
   - Ø§Ú¯Ø± Dividend Ùˆ Divisor Ù…Ø®Ø§Ù„Ù â†’ Ù…Ù†ÙÛŒ

2. Ø¹Ù„Ø§Ù…Øª Remainder:
   - Ù‡Ù…ÛŒØ´Ù‡ Ù‡Ù…â€ŒØ¹Ù„Ø§Ù…Øª Ø¨Ø§ Dividend
```

</div>

### ğŸ“Š Ø¬Ø¯ÙˆÙ„ Ù…Ø«Ø§Ù„â€ŒÙ‡Ø§

<div dir="ltr">

| Dividend | Divisor | Quotient | Remainder | Ø¨Ø±Ø±Ø³ÛŒ |
|----------|---------|----------|-----------|-------|
| +7 | +2 | +3 | +1 | 7 = (3Ã—2) + 1 âœ… |
| -7 | +2 | -3 | -1 | -7 = (-3Ã—2) + (-1) âœ… |
| +7 | -2 | -3 | +1 | 7 = (-3Ã—-2) + 1 âœ… |
| -7 | -2 | +3 | -1 | -7 = (3Ã—-2) + (-1) âœ… |

</div>

---

## Ø±ÙˆØ´â€ŒÙ‡Ø§ÛŒ Ø³Ø±ÛŒØ¹â€ŒØªØ±

### ğŸš€ 1. Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… SRT

**Ø§ÛŒØ¯Ù‡:** Ù¾ÛŒØ´â€ŒØ¨ÛŒÙ†ÛŒ Ú†Ù†Ø¯ Ø¨ÛŒØª Ø§Ø² Quotient Ø¯Ø± Ù‡Ø± Ù…Ø±Ø­Ù„Ù‡

<div dir="ltr">

```
- Ù…Ø¹Ù…ÙˆÙ„Ø§Ù‹ 4 Ø¨ÛŒØª Ø¯Ø± Ù‡Ø± iteration
- Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Ø¬Ø¯ÙˆÙ„ look-up
- Ú©Ø§Ù‡Ø´ ØªØ¹Ø¯Ø§Ø¯ cycles Ø¨Ù‡ 1/4
```

</div>

### âš¡ 2. Nonrestoring Division

**Ø§ÛŒØ¯Ù‡:** Ø­Ø°Ù Ù…Ø±Ø­Ù„Ù‡ Ø¨Ø§Ø²Ú¯Ø±Ø¯Ø§Ù†ÛŒ

<div dir="ltr">

```assembly
# Ø¨Ù‡ Ø¬Ø§ÛŒ:
if (Remainder < 0):
    Remainder += Divisor  # Ø¨Ø§Ø²Ú¯Ø±Ø¯Ø§Ù†ÛŒ
    
# Ø§Ù†Ø¬Ø§Ù… Ù…ÛŒâ€ŒØ¯Ù‡ÛŒÙ…:
if (previous_remainder < 0):
    Remainder += Divisor  # Ø¯Ø± iteration Ø¨Ø¹Ø¯
else:
    Remainder -= Divisor
```

</div>

**Ù…Ø²Ø§ÛŒØ§:**
- Ø­Ø°Ù 50% Ø¹Ù…Ù„ÛŒØ§Øª Ø¨Ø§Ø²Ú¯Ø±Ø¯Ø§Ù†ÛŒ
- Ø³Ø±ÛŒØ¹â€ŒØªØ± Ø§Ø² Restoring

### ğŸ¯ 3. Nonperforming Division

**Ø§ÛŒØ¯Ù‡:** ØµØ±Ùâ€ŒÙ†Ø¸Ø± Ø§Ø² Ø°Ø®ÛŒØ±Ù‡ Ù†ØªØ§ÛŒØ¬ Ù…Ù†ÙÛŒ Ù…ÛŒØ§Ù†ÛŒ

<div dir="ltr">

```
- Ú©Ø§Ù‡Ø´ Ù…ÛŒØ§Ù†Ú¯ÛŒÙ† 33% Ø¹Ù…Ù„ÛŒØ§Øª
- Ù¾ÛŒÚ†ÛŒØ¯Ú¯ÛŒ Ø¨ÛŒØ´ØªØ± Ú©Ù†ØªØ±Ù„
```

</div>

---

## Ø¯Ø³ØªÙˆØ±Ø§Øª ØªÙ‚Ø³ÛŒÙ… Ø¯Ø± RISC-V

### ğŸ“‹ Ø¯Ø³ØªÙˆØ±Ø§Øª Ù…ÙˆØ¬ÙˆØ¯

<div dir="ltr">

```assembly
# ØªÙ‚Ø³ÛŒÙ… Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±
div  rd, rs1, rs2       # rd = rs1 Ã· rs2

# ØªÙ‚Ø³ÛŒÙ… Ø¨Ø¯ÙˆÙ† Ø¹Ù„Ø§Ù…Øª
divu rd, rs1, rs2       # rd = rs1 Ã· rs2 (unsigned)

# Ø¨Ø§Ù‚ÛŒÙ…Ø§Ù†Ø¯Ù‡ Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±
rem  rd, rs1, rs2       # rd = rs1 % rs2

# Ø¨Ø§Ù‚ÛŒÙ…Ø§Ù†Ø¯Ù‡ Ø¨Ø¯ÙˆÙ† Ø¹Ù„Ø§Ù…Øª
remu rd, rs1, rs2       # rd = rs1 % rs2 (unsigned)
```

</div>

### âš ï¸ ØªÙ‚Ø³ÛŒÙ… Ø¨Ø± ØµÙØ±

**RISC-V Ø®ÙˆØ¯ Ù…Ø¯ÛŒØ±ÛŒØª Ù†Ù…ÛŒâ€ŒÚ©Ù†Ø¯!** Ù†Ø±Ù…â€ŒØ§ÙØ²Ø§Ø± Ø¨Ø§ÛŒØ¯ Ú†Ú© Ú©Ù†Ø¯:

<div dir="ltr">

```assembly
# Ø¨Ø±Ø±Ø³ÛŒ ØªÙ‚Ø³ÛŒÙ… Ø¨Ø± ØµÙØ±
safe_divide:
    beqz a1, division_by_zero    # Ø§Ú¯Ø± divisor = 0
    div  a0, a0, a1               # ØªÙ‚Ø³ÛŒÙ… Ø§Ù…Ù†
    ret

division_by_zero:
    li   a0, -1                   # Ú©Ø¯ Ø®Ø·Ø§
    ret
```

</div>

---

## Ù…Ø«Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ø¹Ù…Ù„ÛŒ

### 1ï¸âƒ£ Ù…Ø­Ø§Ø³Ø¨Ù‡ ØªÙˆØ§Ù† Ø¨Ø§ Ø¶Ø±Ø¨

<div dir="ltr">

```assembly
# Ù…Ø­Ø§Ø³Ø¨Ù‡ base^exp

power:
    # ÙˆØ±ÙˆØ¯ÛŒ: a0 = base, a1 = exp
    # Ø®Ø±ÙˆØ¬ÛŒ: a0 = result
    
    li   t0, 1              # result = 1
    beqz a1, power_done     # Ø§Ú¯Ø± exp = 0
    
power_loop:
    mul  t0, t0, a0         # result *= base
    addi a1, a1, -1         # exp--
    bnez a1, power_loop
    
power_done:
    mv   a0, t0
    ret
```

</div>

### 2ï¸âƒ£ Ø¨Ø±Ø±Ø³ÛŒ Ø³Ø±Ø±ÛŒØ² Ø¯Ø± Ø¶Ø±Ø¨

<div dir="ltr">

```assembly
# Ø¶Ø±Ø¨ Ø¨Ø§ Ø¨Ø±Ø±Ø³ÛŒ overflow

checked_multiply:
    # ÙˆØ±ÙˆØ¯ÛŒ: a0, a1
    # Ø®Ø±ÙˆØ¬ÛŒ: a0 = result, a2 = overflow flag
    
    mul   a0, a0, a1
    mulh  t0, a0, a1
    
    # Ø¨Ø±Ø±Ø³ÛŒ overflow
    srai  t1, a0, 31        # sign extension
    bne   t0, t1, overflow_detected
    
    li    a2, 0             # no overflow
    ret
    
overflow_detected:
    li    a2, 1             # overflow!
    ret
```

</div>

### 3ï¸âƒ£ ØªÙ‚Ø³ÛŒÙ… Ø¨Ø§ Ø¨Ø§Ù‚ÛŒÙ…Ø§Ù†Ø¯Ù‡

<div dir="ltr">

```assembly
# ØªÙ‚Ø³ÛŒÙ… Ùˆ Ø¨Ø§Ø²Ú¯Ø±Ø¯Ø§Ù†Ø¯Ù† Ù‡Ø± Ø¯Ùˆ Ù†ØªÛŒØ¬Ù‡

div_with_remainder:
    # ÙˆØ±ÙˆØ¯ÛŒ: a0 = dividend, a1 = divisor
    # Ø®Ø±ÙˆØ¬ÛŒ: a0 = quotient, a1 = remainder
    
    beqz a1, div_error      # Ø¨Ø±Ø±Ø³ÛŒ ØµÙØ±
    
    mv   t0, a0             # Ø°Ø®ÛŒØ±Ù‡ dividend
    div  a0, a0, a1         # quotient
    rem  a1, t0, a1         # remainder
    ret
    
div_error:
    li   a0, -1
    li   a1, -1
    ret
```

</div>

### 4ï¸âƒ£ GCD Ø¨Ø§ ØªÙ‚Ø³ÛŒÙ… (Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… Ø§Ù‚Ù„ÛŒØ¯Ø³)

<div dir="ltr">

```assembly
# Greatest Common Divisor

gcd:
    # ÙˆØ±ÙˆØ¯ÛŒ: a0, a1
    # Ø®Ø±ÙˆØ¬ÛŒ: a0 = GCD(a0, a1)
    
gcd_loop:
    beqz a1, gcd_done       # Ø§Ú¯Ø± b = 0
    
    rem  t0, a0, a1         # t0 = a % b
    mv   a0, a1             # a = b
    mv   a1, t0             # b = a % b
    
    j    gcd_loop
    
gcd_done:
    ret
```

</div>

### 5ï¸âƒ£ ØªØ¨Ø¯ÛŒÙ„ Ø¨Ù‡ Ø±Ø´ØªÙ‡ (Division Loop)

<div dir="ltr">

```assembly
# ØªØ¨Ø¯ÛŒÙ„ Ø¹Ø¯Ø¯ Ø¨Ù‡ Ø±Ø´ØªÙ‡ (ASCII)

int_to_string:
    # ÙˆØ±ÙˆØ¯ÛŒ: a0 = number, a1 = buffer address
    # Ø®Ø±ÙˆØ¬ÛŒ: Ø±Ø´ØªÙ‡ Ø¯Ø± buffer
    
    addi sp, sp, -16
    sw   ra, 12(sp)
    sw   s0, 8(sp)          # number
    sw   s1, 4(sp)          # buffer
    sw   s2, 0(sp)          # digit count
    
    mv   s0, a0
    mv   s1, a1
    li   s2, 0
    
    # Ø¨Ø±Ø±Ø³ÛŒ ØµÙØ±
    bnez s0, convert_loop
    li   t0, '0'
    sb   t0, 0(s1)
    j    convert_done
    
convert_loop:
    beqz s0, reverse_string
    
    li   t0, 10
    rem  t1, s0, t0         # digit = num % 10
    div  s0, s0, t0         # num /= 10
    
    addi t1, t1, '0'        # ØªØ¨Ø¯ÛŒÙ„ Ø¨Ù‡ ASCII
    add  t2, s1, s2
    sb   t1, 0(t2)
    addi s2, s2, 1
    
    j    convert_loop
    
reverse_string:
    # Ù…Ø¹Ú©ÙˆØ³ Ú©Ø±Ø¯Ù† Ø±Ø´ØªÙ‡
    li   t0, 0              # i = 0
    addi t1, s2, -1         # j = length - 1
    
reverse_loop:
    bge  t0, t1, convert_done
    
    add  t2, s1, t0
    lb   t3, 0(t2)          # temp = str[i]
    
    add  t4, s1, t1
    lb   t5, 0(t4)          # str[i] = str[j]
    sb   t5, 0(t2)
    sb   t3, 0(t4)          # str[j] = temp
    
    addi t0, t0, 1
    addi t1, t1, -1
    j    reverse_loop
    
convert_done:
    # null terminator
    add  t0, s1, s2
    sb   zero, 0(t0)
    
    lw   s2, 0(sp)
    lw   s1, 4(sp)
    lw   s0, 8(sp)
    lw   ra, 12(sp)
    addi sp, sp, 16
    ret
```

</div>

### 6ï¸âƒ£ Ø¶Ø±Ø¨ Ù…Ø§ØªØ±ÛŒØ³â€ŒÙ‡Ø§ÛŒ Ø¨Ø²Ø±Ú¯

<div dir="ltr">

```assembly
# Ø¶Ø±Ø¨ Ø¯Ùˆ Ù…Ø§ØªØ±ÛŒØ³ Ø¨Ø§ Ù…Ø¯ÛŒØ±ÛŒØª overflow

matrix_multiply_checked:
    # ÙˆØ±ÙˆØ¯ÛŒ: a0=matA, a1=matB, a2=result, a3=size
    
    addi sp, sp, -32
    sw   ra, 28(sp)
    sw   s0, 24(sp)         # matA
    sw   s1, 20(sp)         # matB
    sw   s2, 16(sp)         # result
    sw   s3, 12(sp)         # size
    sw   s4, 8(sp)          # i
    sw   s5, 4(sp)          # j
    sw   s6, 0(sp)          # k
    
    mv   s0, a0
    mv   s1, a1
    mv   s2, a2
    mv   s3, a3
    
    li   s4, 0              # i = 0
    
mat_i_loop:
    bge  s4, s3, mat_done
    li   s5, 0              # j = 0
    
mat_j_loop:
    bge  s5, s3, mat_next_i
    
    li   t0, 0              # sum = 0
    li   s6, 0              # k = 0
    
mat_k_loop:
    bge  s6, s3, mat_store
    
    # Ù…Ø­Ø§Ø³Ø¨Ù‡ A[i][k]
    mul  t1, s4, s3
    add  t1, t1, s6
    slli t1, t1, 2
    add  t1, s0, t1
    lw   t2, 0(t1)          # A[i][k]
    
    # Ù…Ø­Ø§Ø³Ø¨Ù‡ B[k][j]
    mul  t1, s6, s3
    add  t1, t1, s5
    slli t1, t1, 2
    add  t1, s1, t1
    lw   t3, 0(t1)          # B[k][j]
    
    # Ø¶Ø±Ø¨ Ø¨Ø§ Ø¨Ø±Ø±Ø³ÛŒ overflow
    mul  t4, t2, t3
    mulh t5, t2, t3
    srai t6, t4, 31
    bne  t5, t6, overflow_error
    
    # Ø¬Ù…Ø¹
    add  t0, t0, t4
    
    addi s6, s6, 1
    j    mat_k_loop
    
mat_store:
    # Ø°Ø®ÛŒØ±Ù‡ result[i][j]
    mul  t1, s4, s3
    add  t1, t1, s5
    slli t1, t1, 2
    add  t1, s2, t1
    sw   t0, 0(t1)
    
    addi s5, s5, 1
    j    mat_j_loop
    
mat_next_i:
    addi s4, s4, 1
    j    mat_i_loop
    
mat_done:
    li   a0, 0              # success
    j    mat_end
    
overflow_error:
    li   a0, -1             # error code
    
mat_end:
    lw   s6, 0(sp)
    lw   s5, 4(sp)
    lw   s4, 8(sp)
    lw   s3, 12(sp)
    lw   s2, 16(sp)
    lw   s1, 20(sp)
    lw   s0, 24(sp)
    lw   ra, 28(sp)
    addi sp, sp, 32
    ret
```

</div>

---

## ğŸ“ ØªÙ…Ø±ÛŒÙ†â€ŒÙ‡Ø§ÛŒ Ù¾ÛŒØ´Ù†Ù‡Ø§Ø¯ÛŒ

### ØªÙ…Ø±ÛŒÙ† 1: Ø¶Ø±Ø¨ Ø¨Ø§ Ø¬Ù…Ø¹ Ù…ØªÙˆØ§Ù„ÛŒ

Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ Ø¶Ø±Ø¨ Ø¨Ø¯ÙˆÙ† Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Ø¯Ø³ØªÙˆØ± <span dir="ltr">`mul`</span>

<details>
<summary>ğŸ’¡ Ø±Ø§Ù‡Ù†Ù…Ø§ÛŒÛŒ</summary>

<div dir="ltr">

```assembly
multiply_by_add:
    # a0 = a, a1 = b
    # result = a Ã— b
    
    li   t0, 0              # result = 0
    li   t1, 0              # counter = 0
    
loop:
    bge  t1, a1, done
    add  t0, t0, a0         # result += a
    addi t1, t1, 1
    j    loop
    
done:
    mv   a0, t0
    ret
```

</div>

</details>

### ØªÙ…Ø±ÛŒÙ† 2: ÙØ§Ú©ØªÙˆØ±ÛŒÙ„ Ø¨Ø§ Ø¶Ø±Ø¨

<div dir="ltr">

```c
int factorial(int n);
```

</div>

### ØªÙ…Ø±ÛŒÙ† 3: LCM (Ú©Ù…ØªØ±ÛŒÙ† Ù…Ø¶Ø±Ø¨ Ù…Ø´ØªØ±Ú©)

<div dir="ltr">

```c
// LCM(a, b) = (a Ã— b) / GCD(a, b)
int lcm(int a, int b);
```

</div>

### ØªÙ…Ø±ÛŒÙ† 4: ØªÙ‚Ø³ÛŒÙ… Ø¨Ø§ ØªÙØ±ÛŒÙ‚ Ù…ØªÙˆØ§Ù„ÛŒ

Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ ØªÙ‚Ø³ÛŒÙ… Ø¨Ø¯ÙˆÙ† Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Ø¯Ø³ØªÙˆØ± <span dir="ltr">`div`</span>

### ØªÙ…Ø±ÛŒÙ† 5: Ø¶Ø±Ø¨ Ø§Ø¹Ø¯Ø§Ø¯ 64 Ø¨ÛŒØªÛŒ

Ø¶Ø±Ø¨ Ø¯Ùˆ Ø¹Ø¯Ø¯ 32 Ø¨ÛŒØªÛŒ Ùˆ Ø¨Ø§Ø²Ú¯Ø±Ø¯Ø§Ù†Ø¯Ù† Ù†ØªÛŒØ¬Ù‡ 64 Ø¨ÛŒØªÛŒ

---

## ğŸ› Ø§Ø´Ú©Ø§Ù„Ø§Øª Ø±Ø§ÛŒØ¬

### âŒ Ø®Ø·Ø§ÛŒ 1: ÙØ±Ø§Ù…ÙˆØ´ÛŒ Ø¨Ø±Ø±Ø³ÛŒ Ø³Ø±Ø±ÛŒØ²

<div dir="ltr">

```assembly
# âŒ Ø§Ø´ØªØ¨Ø§Ù‡
mul  a0, a1, a2         # Ù…Ù…Ú©Ù† Ø§Ø³Øª overflow Ø¯Ø§Ø´ØªÙ‡ Ø¨Ø§Ø´Ø¯!

# âœ… ØµØ­ÛŒØ­
mul  a0, a1, a2
mulh t0, a1, a2
srai t1, a0, 31
bne  t0, t1, overflow_handler
```

</div>

### âŒ Ø®Ø·Ø§ÛŒ 2: ÙØ±Ø§Ù…ÙˆØ´ÛŒ Ø¨Ø±Ø±Ø³ÛŒ ØªÙ‚Ø³ÛŒÙ… Ø¨Ø± ØµÙØ±

<div dir="ltr">

```assembly
# âŒ Ø§Ø´ØªØ¨Ø§Ù‡
div  a0, a0, a1         # Ø§Ú¯Ø± a1 = 0ØŸ

# âœ… ØµØ­ÛŒØ­
beqz a1, division_error
div  a0, a0, a1
```

</div>

### âŒ Ø®Ø·Ø§ÛŒ 3: Ø¹Ù„Ø§Ù…Øª Ù†Ø§Ø¯Ø±Ø³Øª Ø¯Ø± ØªÙ‚Ø³ÛŒÙ…

<div dir="ltr">

```assembly
# âŒ Ø§Ø´ØªØ¨Ø§Ù‡ - Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² divu Ø¨Ø±Ø§ÛŒ Ø§Ø¹Ø¯Ø§Ø¯ Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±
li   a0, -10
li   a1, 3
divu a0, a0, a1         # Ù†ØªÛŒØ¬Ù‡ Ø§Ø´ØªØ¨Ø§Ù‡!

# âœ… ØµØ­ÛŒØ­
li   a0, -10
li   a1, 3
div  a0, a0, a1         # Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² div
```

</div>

### âŒ Ø®Ø·Ø§ÛŒ 4: ÙØ±Ø§Ù…ÙˆØ´ÛŒ Ù‡Ù…â€ŒØ¹Ù„Ø§Ù…Øª Ø¨ÙˆØ¯Ù† Remainder

<div dir="ltr">

```assembly
# Ø¯Ø± ØªÙ‚Ø³ÛŒÙ… Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±:
# Remainder Ø¨Ø§ÛŒØ¯ Ù‡Ù…â€ŒØ¹Ù„Ø§Ù…Øª Ø¨Ø§ Dividend Ø¨Ø§Ø´Ø¯

# -7 Ã· 2:
#   Quotient = -3
#   Remainder = -1  (Ù‡Ù…â€ŒØ¹Ù„Ø§Ù…Øª Ø¨Ø§ -7)
```

</div>

---

## ğŸ’¡ Ù†Ú©Ø§Øª Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒ

### 1ï¸âƒ£ Ø¬Ø§ÛŒÚ¯Ø²ÛŒÙ†ÛŒ Ø¶Ø±Ø¨ Ø¨Ø§ Ø´ÛŒÙØª

<div dir="ltr">

```assembly
# âŒ Ú©Ù…â€ŒØ¨Ø§Ø²Ø¯Ù‡
li   t0, 8
mul  a0, a0, t0         # Ø¶Ø±Ø¨ Ø¯Ø± 8

# âœ… Ø¨Ù‡ÛŒÙ†Ù‡
slli a0, a0, 3          # Ø´ÛŒÙØª Ú†Ù¾ 3 Ø¨ÛŒØª (2Â³ = 8)
```

</div>

**Ø¬Ø¯ÙˆÙ„ ØªÙˆØ§Ù†â€ŒÙ‡Ø§ÛŒ 2:**

<div dir="ltr">

| Ø¶Ø±Ø¨ | Ù…Ø¹Ø§Ø¯Ù„ Ø´ÛŒÙØª |
|-----|-----------|
| Ã— 2 | `slli x, 1` |
| Ã— 4 | `slli x, 2` |
| Ã— 8 | `slli x, 3` |
| Ã— 16 | `slli x, 4` |
| Ã— 32 | `slli x, 5` |

</div>

### 2ï¸âƒ£ Ø¬Ø§ÛŒÚ¯Ø²ÛŒÙ†ÛŒ ØªÙ‚Ø³ÛŒÙ… Ø¨Ø§ Ø´ÛŒÙØª

<div dir="ltr">

```assembly
# âŒ Ú©Ù…â€ŒØ¨Ø§Ø²Ø¯Ù‡
li   t0, 4
div  a0, a0, t0         # ØªÙ‚Ø³ÛŒÙ… Ø¨Ø± 4

# âœ… Ø¨Ù‡ÛŒÙ†Ù‡
srli a0, a0, 2          # Ø´ÛŒÙØª Ø±Ø§Ø³Øª 2 Ø¨ÛŒØª
```

</div>

### 3ï¸âƒ£ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Strength Reduction

<div dir="ltr">

```assembly
# ØªØ¨Ø¯ÛŒÙ„ Ø¶Ø±Ø¨ Ø¨Ù‡ Ø¬Ù…Ø¹ Ø¯Ø± Ø­Ù„Ù‚Ù‡â€ŒÙ‡Ø§

# âŒ Ú©Ù…â€ŒØ¨Ø§Ø²Ø¯Ù‡
loop:
    mul  t0, t1, 4      # Ù…Ø­Ø§Ø³Ø¨Ù‡ i Ã— 4 Ø¯Ø± Ù‡Ø± iteration
    # ...
    
# âœ… Ø¨Ù‡ÛŒÙ†Ù‡
li   t0, 0              # offset = 0
loop:
    # Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² t0
    addi t0, t0, 4      # offset += 4
    # ...
```

</div>

### 4ï¸âƒ£ Loop Unrolling Ø¨Ø±Ø§ÛŒ Ø¶Ø±Ø¨

<div dir="ltr">

```assembly
# âŒ Ø­Ù„Ù‚Ù‡ Ø³Ø§Ø¯Ù‡
li   t0, 0
li   t1, 0
loop:
    bge  t1, a1, done
    add  t0, t0, a0
    addi t1, t1, 1
    j    loop

# âœ… Unrolled (4x)
li   t0, 0
li   t1, 0
loop_unrolled:
    addi t2, a1, -4
    blt  t1, t2, unroll_4
    j    loop_remainder

unroll_4:
    add  t0, t0, a0
    add  t0, t0, a0
    add  t0, t0, a0
    add  t0, t0, a0
    addi t1, t1, 4
    j    loop_unrolled

loop_remainder:
    bge  t1, a1, done
    add  t0, t0, a0
    addi t1, t1, 1
    j    loop_remainder
```

</div>

---

## ğŸ“Š Ù…Ù‚Ø§ÛŒØ³Ù‡ Ø¹Ù…Ù„Ú©Ø±Ø¯

### Ø²Ù…Ø§Ù† Ø§Ø¬Ø±Ø§ (ØªØ®Ù…ÛŒÙ†ÛŒ)

<div dir="ltr">

| Ø¹Ù…Ù„ÛŒØ§Øª | Cycles | Ù†Ø³Ø¨Øª Ø¨Ù‡ ADD |
|--------|--------|-------------|
| **ADD** | 1 | 1x |
| **MUL (Ø³Ø§Ø¯Ù‡)** | 32 | 32x |
| **MUL (Ø³Ø±ÛŒØ¹)** | 3-5 | 3-5x |
| **DIV (Ø³Ø§Ø¯Ù‡)** | 33 | 33x |
| **DIV (Ø¨Ù‡ÛŒÙ†Ù‡)** | 10-20 | 10-20x |

</div>

### Ù…ØµØ±Ù Ø§Ù†Ø±Ú˜ÛŒ

<div dir="ltr">

| Ø¹Ù…Ù„ÛŒØ§Øª | Ø§Ù†Ø±Ú˜ÛŒ Ù†Ø³Ø¨ÛŒ |
|--------|------------|
| **ADD** | 1x |
| **MUL** | 5-10x |
| **DIV** | 10-30x |

</div>

---

## ğŸ¯ Ø®Ù„Ø§ØµÙ‡ Ù†Ú©Ø§Øª Ú©Ù„ÛŒØ¯ÛŒ

### Ø¶Ø±Ø¨

<div dir="ltr">

```
âœ… Product = Multiplicand Ã— Multiplier
âœ… Ø·ÙˆÙ„ Ù†ØªÛŒØ¬Ù‡: n + m bits
âœ… Ø¯Ø³ØªÙˆØ±Ø§Øª: mul, mulh, mulhu, mulhsu
âœ… Ø¨Ø±Ø±Ø³ÛŒ overflow Ø¶Ø±ÙˆØ±ÛŒ Ø§Ø³Øª
âœ… Ø¬Ø§ÛŒÚ¯Ø²ÛŒÙ†ÛŒ Ø¨Ø§ shift Ø¨Ø±Ø§ÛŒ ØªÙˆØ§Ù†â€ŒÙ‡Ø§ÛŒ 2
```

</div>

### ØªÙ‚Ø³ÛŒÙ…

<div dir="ltr">

```
âœ… Dividend = (Quotient Ã— Divisor) + Remainder
âœ… Remainder Ù‡Ù…â€ŒØ¹Ù„Ø§Ù…Øª Ø¨Ø§ Dividend
âœ… Ø¯Ø³ØªÙˆØ±Ø§Øª: div, divu, rem, remu
âœ… Ø¨Ø±Ø±Ø³ÛŒ ØªÙ‚Ø³ÛŒÙ… Ø¨Ø± ØµÙØ± Ø¶Ø±ÙˆØ±ÛŒ Ø§Ø³Øª
âœ… Ø¬Ø§ÛŒÚ¯Ø²ÛŒÙ†ÛŒ Ø¨Ø§ shift Ø¨Ø±Ø§ÛŒ ØªÙˆØ§Ù†â€ŒÙ‡Ø§ÛŒ 2
```

</div>

---

## ğŸ“š Ù…Ù†Ø§Ø¨Ø¹ Ùˆ Ù…Ø±Ø§Ø¬Ø¹

### ğŸ“– Ù…Ø³ØªÙ†Ø¯Ø§Øª

- [RISC-V M Extension](https://riscv.org/technical/specifications/)
- [Computer Arithmetic Algorithms](https://en.wikipedia.org/wiki/Division_algorithm)

### ğŸ› ï¸ Ø§Ø¨Ø²Ø§Ø±Ù‡Ø§

- **RARS**: Ø´Ø¨ÛŒÙ‡â€ŒØ³Ø§Ø² Ø¨Ø§ Ù¾Ø´ØªÛŒØ¨Ø§Ù†ÛŒ Ú©Ø§Ù…Ù„ M Extension
- **Spike**: Ø´Ø¨ÛŒÙ‡â€ŒØ³Ø§Ø² Ø±Ø³Ù…ÛŒ RISC-V

### ğŸ“š Ú©ØªØ§Ø¨â€ŒÙ‡Ø§ÛŒ Ù¾ÛŒØ´Ù†Ù‡Ø§Ø¯ÛŒ

1. **Computer Organization and Design: RISC-V Edition**
   - ÙØµÙ„ 3: Ù…Ø­Ø§Ø³Ø¨Ø§Øª Ø­Ø³Ø§Ø¨ÛŒ

2. **Computer Arithmetic Algorithms**
   - Israel Koren

---

## â“ Ø³ÙˆØ§Ù„Ø§Øª Ù…ØªØ¯Ø§ÙˆÙ„ (FAQ)

### Q1: Ú†Ø±Ø§ Ø¶Ø±Ø¨ Ù†ÛŒØ§Ø² Ø¨Ù‡ 64 Ø¨ÛŒØª Ø¯Ø§Ø±Ø¯ØŸ

**A:** Ø²Ù…Ø§Ù†ÛŒ Ú©Ù‡ Ø¯Ùˆ Ø¹Ø¯Ø¯ 32 Ø¨ÛŒØªÛŒ Ø±Ø§ Ø¶Ø±Ø¨ Ù…ÛŒâ€ŒÚ©Ù†ÛŒÙ…ØŒ Ù†ØªÛŒØ¬Ù‡ Ù…ÛŒâ€ŒØªÙˆØ§Ù†Ø¯ ØªØ§ 64 Ø¨ÛŒØª Ø¨Ø§Ø´Ø¯:

<div dir="ltr">

```
Max_32bit = 2Â³Â² - 1
(2Â³Â² - 1) Ã— (2Â³Â² - 1) = 2â¶â´ - 2Ã—2Â³Â² + 1

Ù†ÛŒØ§Ø² Ø¨Ù‡ 64 Ø¨ÛŒØª Ø¨Ø±Ø§ÛŒ Ù†Ú¯Ù‡Ø¯Ø§Ø±ÛŒ!
```

</div>

### Q2: Ú†Ú¯ÙˆÙ†Ù‡ overflow Ø±Ø§ ØªØ´Ø®ÛŒØµ Ø¯Ù‡ÛŒÙ…ØŸ

**A:** Ø¨Ø§ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² <span dir="ltr">`mulh`</span> ÛŒØ§ <span dir="ltr">`mulhu`</span>:

<div dir="ltr">

```assembly
mul  a0, a1, a2         # 32 Ø¨ÛŒØª Ù¾Ø§ÛŒÛŒÙ†
mulh a3, a1, a2         # 32 Ø¨ÛŒØª Ø¨Ø§Ù„Ø§

# Ø¨Ø±Ø§ÛŒ unsigned: Ø§Ú¯Ø± a3 = 0 â†’ no overflow
# Ø¨Ø±Ø§ÛŒ signed: Ø§Ú¯Ø± a3 = sign_extend(a0) â†’ no overflow
```

</div>

### Q3: Ú†Ø±Ø§ ØªÙ‚Ø³ÛŒÙ… Ú©Ù†Ø¯ØªØ± Ø§Ø² Ø¶Ø±Ø¨ Ø§Ø³ØªØŸ

**A:** 
- Ø¶Ø±Ø¨: Ù…ÛŒâ€ŒØªÙˆØ§Ù† Ù…ÙˆØ§Ø²ÛŒâ€ŒØ³Ø§Ø²ÛŒ Ú©Ø±Ø¯
- ØªÙ‚Ø³ÛŒÙ…: Ù‡Ø± Ù…Ø±Ø­Ù„Ù‡ Ø¨Ù‡ Ù†ØªÛŒØ¬Ù‡ Ù…Ø±Ø­Ù„Ù‡ Ù‚Ø¨Ù„ ÙˆØ§Ø¨Ø³ØªÙ‡ Ø§Ø³Øª

### Q4: Remainder Ù…Ù†ÙÛŒ Ú†Ø·ÙˆØ±ØŸ

**A:** Ø¯Ø± ØªÙ‚Ø³ÛŒÙ… Ø¹Ù„Ø§Ù…Øªâ€ŒØ¯Ø§Ø±ØŒ Remainder Ù‡Ù…â€ŒØ¹Ù„Ø§Ù…Øª Ø¨Ø§ Dividend Ø§Ø³Øª:

<div dir="ltr">

```
-7 Ã· 2 = -3 ... -1
-7 = (-3 Ã— 2) + (-1) âœ…
```

</div>

---

## ğŸ† Ú†Ú©â€ŒÙ„ÛŒØ³Øª

### âœ… Ø¨Ø±Ø§ÛŒ Ø¶Ø±Ø¨

- [ ] Ø·ÙˆÙ„ Ù†ØªÛŒØ¬Ù‡ Ø±Ø§ Ø¯Ø± Ù†Ø¸Ø± Ú¯Ø±ÙØªÛŒØ¯ØŸ
- [ ] overflow Ø±Ø§ Ø¨Ø±Ø±Ø³ÛŒ Ú©Ø±Ø¯ÛŒØ¯ØŸ
- [ ] Ø§Ø² <span dir="ltr">`mul`</span> ÛŒØ§ <span dir="ltr">`mulh`</span> Ù…Ù†Ø§Ø³Ø¨ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ú©Ø±Ø¯ÛŒØ¯ØŸ
- [ ] Ø¬Ø§ÛŒÚ¯Ø²ÛŒÙ†ÛŒ Ø¨Ø§ shift Ø§Ù…Ú©Ø§Ù†â€ŒÙ¾Ø°ÛŒØ± Ø§Ø³ØªØŸ

### âœ… Ø¨Ø±Ø§ÛŒ ØªÙ‚Ø³ÛŒÙ…

- [ ] ØªÙ‚Ø³ÛŒÙ… Ø¨Ø± ØµÙØ± Ø±Ø§ Ú†Ú© Ú©Ø±Ø¯ÛŒØ¯ØŸ
- [ ] Ø§Ø² Ø¯Ø³ØªÙˆØ± Ù…Ù†Ø§Ø³Ø¨ (<span dir="ltr">`div`</span>/<span dir="ltr">`divu`</span>) Ø§Ø³ØªÙØ§Ø¯Ù‡ Ú©Ø±Ø¯ÛŒØ¯ØŸ
- [ ] Ø¹Ù„Ø§Ù…Øª Remainder Ø±Ø§ Ø¯Ø±Ø³Øª Ù…Ø¯ÛŒØ±ÛŒØª Ú©Ø±Ø¯ÛŒØ¯ØŸ
- [ ] Ø¬Ø§ÛŒÚ¯Ø²ÛŒÙ†ÛŒ Ø¨Ø§ shift Ø§Ù…Ú©Ø§Ù†â€ŒÙ¾Ø°ÛŒØ± Ø§Ø³ØªØŸ

---

<div align="center">

## ğŸ¯ Ø®Ù„Ø§ØµÙ‡ Ø¬Ø§Ù…Ø¹

<div dir="ltr">

| Ù…ÙˆØ¶ÙˆØ¹ | Ù†Ú©ØªÙ‡ Ú©Ù„ÛŒØ¯ÛŒ |
|-------|------------|
| **Ø¶Ø±Ø¨** | n-bit Ã— m-bit â†’ (n+m)-bit |
| **ØªÙ‚Ø³ÛŒÙ…** | Ù‡Ù…ÛŒØ´Ù‡ ØªÙ‚Ø³ÛŒÙ… Ø¨Ø± ØµÙØ± Ø±Ø§ Ú†Ú© Ú©Ù†ÛŒØ¯ |
| **Overflow** | Ø§Ø² mulh/mulhu Ø§Ø³ØªÙØ§Ø¯Ù‡ Ú©Ù†ÛŒØ¯ |
| **Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒ** | shift Ø¨Ù‡ Ø¬Ø§ÛŒ mul/div (ØªÙˆØ§Ù† 2) |
| **Remainder** | Ù‡Ù…â€ŒØ¹Ù„Ø§Ù…Øª Ø¨Ø§ Dividend |

</div>

---

### ğŸŒŸ Ù…ÙÛŒØ¯ Ø¨ÙˆØ¯ØŸ Ø³ØªØ§Ø±Ù‡ Ø¨Ø¯Ù‡ÛŒØ¯! ğŸŒŸ

[â¬† Ø¨Ø§Ø²Ú¯Ø´Øª Ø¨Ù‡ Ø¨Ø§Ù„Ø§](#Ø¶Ø±Ø¨-Ùˆ-ØªÙ‚Ø³ÛŒÙ…-Ø¯Ø±-risc-v)

---



ğŸ“§ Ø³ÙˆØ§Ù„ Ø¯Ø§Ø±ÛŒØ¯? Issue Ø¨Ø§Ø² Ú©Ù†ÛŒØ¯!

</div>

</div>