Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 22 11:07:29 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line13/FiveSecClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.171        0.000                      0                   64        0.256        0.000                      0                   64        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                5.171        0.000                      0                   64        0.256        0.000                      0                   64        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        5.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 nolabel_line13/FiveCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.890ns (20.970%)  route 3.354ns (79.030%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.154    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  nolabel_line13/FiveCount_reg[23]/Q
                         net (fo=2, routed)           0.856     6.528    nolabel_line13/FiveCount[23]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  nolabel_line13/FiveCount[0]_i_5/O
                         net (fo=1, routed)           0.433     7.085    nolabel_line13/FiveCount[0]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  nolabel_line13/FiveCount[0]_i_2/O
                         net (fo=3, routed)           0.968     8.177    nolabel_line13/FiveCount[0]_i_2_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.301 r  nolabel_line13/FiveCount[31]_i_1/O
                         net (fo=31, routed)          1.098     9.399    nolabel_line13/FiveSecClk
    SLICE_X64Y21         FDRE                                         r  nolabel_line13/FiveCount_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.510    14.857    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line13/FiveCount_reg[29]/C
                         clock pessimism              0.272    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.570    nolabel_line13/FiveCount_reg[29]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 nolabel_line13/FiveCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.890ns (20.970%)  route 3.354ns (79.030%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.154    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  nolabel_line13/FiveCount_reg[23]/Q
                         net (fo=2, routed)           0.856     6.528    nolabel_line13/FiveCount[23]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  nolabel_line13/FiveCount[0]_i_5/O
                         net (fo=1, routed)           0.433     7.085    nolabel_line13/FiveCount[0]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  nolabel_line13/FiveCount[0]_i_2/O
                         net (fo=3, routed)           0.968     8.177    nolabel_line13/FiveCount[0]_i_2_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.301 r  nolabel_line13/FiveCount[31]_i_1/O
                         net (fo=31, routed)          1.098     9.399    nolabel_line13/FiveSecClk
    SLICE_X64Y21         FDRE                                         r  nolabel_line13/FiveCount_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.510    14.857    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line13/FiveCount_reg[30]/C
                         clock pessimism              0.272    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.570    nolabel_line13/FiveCount_reg[30]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 nolabel_line13/FiveCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.890ns (20.970%)  route 3.354ns (79.030%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.154    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  nolabel_line13/FiveCount_reg[23]/Q
                         net (fo=2, routed)           0.856     6.528    nolabel_line13/FiveCount[23]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  nolabel_line13/FiveCount[0]_i_5/O
                         net (fo=1, routed)           0.433     7.085    nolabel_line13/FiveCount[0]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  nolabel_line13/FiveCount[0]_i_2/O
                         net (fo=3, routed)           0.968     8.177    nolabel_line13/FiveCount[0]_i_2_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.301 r  nolabel_line13/FiveCount[31]_i_1/O
                         net (fo=31, routed)          1.098     9.399    nolabel_line13/FiveSecClk
    SLICE_X64Y21         FDRE                                         r  nolabel_line13/FiveCount_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.510    14.857    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line13/FiveCount_reg[31]/C
                         clock pessimism              0.272    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.570    nolabel_line13/FiveCount_reg[31]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 nolabel_line13/FiveCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.890ns (21.676%)  route 3.216ns (78.324%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.154    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  nolabel_line13/FiveCount_reg[23]/Q
                         net (fo=2, routed)           0.856     6.528    nolabel_line13/FiveCount[23]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  nolabel_line13/FiveCount[0]_i_5/O
                         net (fo=1, routed)           0.433     7.085    nolabel_line13/FiveCount[0]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  nolabel_line13/FiveCount[0]_i_2/O
                         net (fo=3, routed)           0.968     8.177    nolabel_line13/FiveCount[0]_i_2_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.301 r  nolabel_line13/FiveCount[31]_i_1/O
                         net (fo=31, routed)          0.959     9.260    nolabel_line13/FiveSecClk
    SLICE_X64Y20         FDRE                                         r  nolabel_line13/FiveCount_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.858    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line13/FiveCount_reg[25]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.571    nolabel_line13/FiveCount_reg[25]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 nolabel_line13/FiveCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.890ns (21.676%)  route 3.216ns (78.324%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.154    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  nolabel_line13/FiveCount_reg[23]/Q
                         net (fo=2, routed)           0.856     6.528    nolabel_line13/FiveCount[23]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  nolabel_line13/FiveCount[0]_i_5/O
                         net (fo=1, routed)           0.433     7.085    nolabel_line13/FiveCount[0]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  nolabel_line13/FiveCount[0]_i_2/O
                         net (fo=3, routed)           0.968     8.177    nolabel_line13/FiveCount[0]_i_2_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.301 r  nolabel_line13/FiveCount[31]_i_1/O
                         net (fo=31, routed)          0.959     9.260    nolabel_line13/FiveSecClk
    SLICE_X64Y20         FDRE                                         r  nolabel_line13/FiveCount_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.858    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line13/FiveCount_reg[26]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.571    nolabel_line13/FiveCount_reg[26]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 nolabel_line13/FiveCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.890ns (21.676%)  route 3.216ns (78.324%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.154    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  nolabel_line13/FiveCount_reg[23]/Q
                         net (fo=2, routed)           0.856     6.528    nolabel_line13/FiveCount[23]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  nolabel_line13/FiveCount[0]_i_5/O
                         net (fo=1, routed)           0.433     7.085    nolabel_line13/FiveCount[0]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  nolabel_line13/FiveCount[0]_i_2/O
                         net (fo=3, routed)           0.968     8.177    nolabel_line13/FiveCount[0]_i_2_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.301 r  nolabel_line13/FiveCount[31]_i_1/O
                         net (fo=31, routed)          0.959     9.260    nolabel_line13/FiveSecClk
    SLICE_X64Y20         FDRE                                         r  nolabel_line13/FiveCount_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.858    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line13/FiveCount_reg[27]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.571    nolabel_line13/FiveCount_reg[27]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 nolabel_line13/FiveCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.890ns (21.676%)  route 3.216ns (78.324%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.154    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  nolabel_line13/FiveCount_reg[23]/Q
                         net (fo=2, routed)           0.856     6.528    nolabel_line13/FiveCount[23]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  nolabel_line13/FiveCount[0]_i_5/O
                         net (fo=1, routed)           0.433     7.085    nolabel_line13/FiveCount[0]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  nolabel_line13/FiveCount[0]_i_2/O
                         net (fo=3, routed)           0.968     8.177    nolabel_line13/FiveCount[0]_i_2_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.301 r  nolabel_line13/FiveCount[31]_i_1/O
                         net (fo=31, routed)          0.959     9.260    nolabel_line13/FiveSecClk
    SLICE_X64Y20         FDRE                                         r  nolabel_line13/FiveCount_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.858    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  nolabel_line13/FiveCount_reg[28]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.571    nolabel_line13/FiveCount_reg[28]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 nolabel_line13/FiveCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.489%)  route 3.068ns (77.511%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.154    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  nolabel_line13/FiveCount_reg[23]/Q
                         net (fo=2, routed)           0.856     6.528    nolabel_line13/FiveCount[23]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  nolabel_line13/FiveCount[0]_i_5/O
                         net (fo=1, routed)           0.433     7.085    nolabel_line13/FiveCount[0]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  nolabel_line13/FiveCount[0]_i_2/O
                         net (fo=3, routed)           0.968     8.177    nolabel_line13/FiveCount[0]_i_2_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.301 r  nolabel_line13/FiveCount[31]_i_1/O
                         net (fo=31, routed)          0.811     9.112    nolabel_line13/FiveSecClk
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.858    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[21]/C
                         clock pessimism              0.296    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.524    14.595    nolabel_line13/FiveCount_reg[21]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 nolabel_line13/FiveCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.489%)  route 3.068ns (77.511%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.154    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  nolabel_line13/FiveCount_reg[23]/Q
                         net (fo=2, routed)           0.856     6.528    nolabel_line13/FiveCount[23]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  nolabel_line13/FiveCount[0]_i_5/O
                         net (fo=1, routed)           0.433     7.085    nolabel_line13/FiveCount[0]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  nolabel_line13/FiveCount[0]_i_2/O
                         net (fo=3, routed)           0.968     8.177    nolabel_line13/FiveCount[0]_i_2_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.301 r  nolabel_line13/FiveCount[31]_i_1/O
                         net (fo=31, routed)          0.811     9.112    nolabel_line13/FiveSecClk
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.858    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[22]/C
                         clock pessimism              0.296    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.524    14.595    nolabel_line13/FiveCount_reg[22]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 nolabel_line13/FiveCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.489%)  route 3.068ns (77.511%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.154    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  nolabel_line13/FiveCount_reg[23]/Q
                         net (fo=2, routed)           0.856     6.528    nolabel_line13/FiveCount[23]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  nolabel_line13/FiveCount[0]_i_5/O
                         net (fo=1, routed)           0.433     7.085    nolabel_line13/FiveCount[0]_i_5_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  nolabel_line13/FiveCount[0]_i_2/O
                         net (fo=3, routed)           0.968     8.177    nolabel_line13/FiveCount[0]_i_2_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.301 r  nolabel_line13/FiveCount[31]_i_1/O
                         net (fo=31, routed)          0.811     9.112    nolabel_line13/FiveSecClk
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.858    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
                         clock pessimism              0.296    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.524    14.595    nolabel_line13/FiveCount_reg[23]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line13/FiveCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveSecClk_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.593     1.479    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line13/FiveCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line13/FiveCount_reg[0]/Q
                         net (fo=4, routed)           0.180     1.801    nolabel_line13/FiveCount[0]
    SLICE_X65Y15         LUT5 (Prop_lut5_I0_O)        0.042     1.843 r  nolabel_line13/FiveSecClk_i_1/O
                         net (fo=1, routed)           0.000     1.843    nolabel_line13/FiveSecClk_i_1_n_0
    SLICE_X65Y15         FDRE                                         r  nolabel_line13/FiveSecClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.862     1.993    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line13/FiveSecClk_reg/C
                         clock pessimism             -0.514     1.479    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.107     1.586    nolabel_line13/FiveSecClk_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line13/FiveCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.593     1.479    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  nolabel_line13/FiveCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line13/FiveCount_reg[7]/Q
                         net (fo=2, routed)           0.125     1.769    nolabel_line13/FiveCount[7]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  nolabel_line13/FiveCount0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.879    nolabel_line13/data0[7]
    SLICE_X64Y15         FDRE                                         r  nolabel_line13/FiveCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.862     1.993    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  nolabel_line13/FiveCount_reg[7]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.613    nolabel_line13/FiveCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line13/FiveCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.475    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  nolabel_line13/FiveCount_reg[23]/Q
                         net (fo=2, routed)           0.126     1.765    nolabel_line13/FiveCount[23]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  nolabel_line13/FiveCount0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.875    nolabel_line13/data0[23]
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.989    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  nolabel_line13/FiveCount_reg[23]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.609    nolabel_line13/FiveCount_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line13/FiveCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.478    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  nolabel_line13/FiveCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  nolabel_line13/FiveCount_reg[11]/Q
                         net (fo=2, routed)           0.126     1.768    nolabel_line13/FiveCount[11]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  nolabel_line13/FiveCount0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.878    nolabel_line13/data0[11]
    SLICE_X64Y16         FDRE                                         r  nolabel_line13/FiveCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     1.992    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  nolabel_line13/FiveCount_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.612    nolabel_line13/FiveCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line13/FiveCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.477    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  nolabel_line13/FiveCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  nolabel_line13/FiveCount_reg[15]/Q
                         net (fo=2, routed)           0.127     1.768    nolabel_line13/FiveCount[15]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  nolabel_line13/FiveCount0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.878    nolabel_line13/data0[15]
    SLICE_X64Y17         FDRE                                         r  nolabel_line13/FiveCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.991    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  nolabel_line13/FiveCount_reg[15]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     1.611    nolabel_line13/FiveCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line13/FiveCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.593     1.479    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  nolabel_line13/FiveCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line13/FiveCount_reg[3]/Q
                         net (fo=2, routed)           0.127     1.770    nolabel_line13/FiveCount[3]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  nolabel_line13/FiveCount0_carry/O[2]
                         net (fo=1, routed)           0.000     1.880    nolabel_line13/data0[3]
    SLICE_X64Y14         FDRE                                         r  nolabel_line13/FiveCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.863     1.994    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  nolabel_line13/FiveCount_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.134     1.613    nolabel_line13/FiveCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line13/FiveCount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.473    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line13/FiveCount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  nolabel_line13/FiveCount_reg[31]/Q
                         net (fo=2, routed)           0.127     1.764    nolabel_line13/FiveCount[31]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  nolabel_line13/FiveCount0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.874    nolabel_line13/data0[31]
    SLICE_X64Y21         FDRE                                         r  nolabel_line13/FiveCount_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.856     1.987    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  nolabel_line13/FiveCount_reg[31]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.607    nolabel_line13/FiveCount_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nolabel_line13/FiveCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.593     1.479    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line13/FiveCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  nolabel_line13/FiveCount_reg[0]/Q
                         net (fo=4, routed)           0.180     1.801    nolabel_line13/FiveCount[0]
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  nolabel_line13/FiveCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    nolabel_line13/FiveCount_0[0]
    SLICE_X65Y15         FDRE                                         r  nolabel_line13/FiveCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.862     1.993    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line13/FiveCount_reg[0]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.091     1.570    nolabel_line13/FiveCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 nolabel_line13/FiveCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.299ns (69.174%)  route 0.133ns (30.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.593     1.479    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line13/FiveCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line13/FiveCount_reg[0]/Q
                         net (fo=4, routed)           0.133     1.753    nolabel_line13/FiveCount[0]
    SLICE_X64Y14         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.911 r  nolabel_line13/FiveCount0_carry/O[0]
                         net (fo=1, routed)           0.000     1.911    nolabel_line13/data0[1]
    SLICE_X64Y14         FDRE                                         r  nolabel_line13/FiveCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.863     1.994    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  nolabel_line13/FiveCount_reg[1]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.134     1.628    nolabel_line13/FiveCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 nolabel_line13/FiveCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/FiveCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.593     1.479    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  nolabel_line13/FiveCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line13/FiveCount_reg[7]/Q
                         net (fo=2, routed)           0.125     1.769    nolabel_line13/FiveCount[7]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.915 r  nolabel_line13/FiveCount0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.915    nolabel_line13/data0[8]
    SLICE_X64Y15         FDRE                                         r  nolabel_line13/FiveCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.862     1.993    nolabel_line13/mclk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  nolabel_line13/FiveCount_reg[8]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.613    nolabel_line13/FiveCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17    RGB0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17    RGB0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17    RGB1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17    RGB1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15    nolabel_line13/FiveCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16    nolabel_line13/FiveCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16    nolabel_line13/FiveCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16    nolabel_line13/FiveCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17    nolabel_line13/FiveCount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19    nolabel_line13/FiveCount_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19    nolabel_line13/FiveCount_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19    nolabel_line13/FiveCount_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19    nolabel_line13/FiveCount_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20    nolabel_line13/FiveCount_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20    nolabel_line13/FiveCount_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20    nolabel_line13/FiveCount_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20    nolabel_line13/FiveCount_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21    nolabel_line13/FiveCount_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21    nolabel_line13/FiveCount_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18    nolabel_line13/FiveCount_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18    nolabel_line13/FiveCount_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18    nolabel_line13/FiveCount_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18    nolabel_line13/FiveCount_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17    RGB0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17    RGB0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17    RGB0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17    RGB0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17    RGB1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17    RGB1_reg[0]/C



