/*
LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES II
PARTE 1 - PROJETO 1
ERICK HENRIQUE DUTRA DE SOUZA
MARINA BERNARDES DINIZ
*/

module parte1 (address, clock, wren, q);

    input    [4:0]  address;
    input      clock, wren;
    reg [7:0]  data;

    output [7:0]  q;

        always@()
            case(address)
                5'b00001: 
                    begin
                        if(wren == 1)
                            data <= 8'b00000011;
                        else
                            data <= q;
                    end

                5'b00011: 
                    begin
                        if(wren == 1)
                            data <= 8'b00001000;
                        else
                            data <= q;
                    end

                default: 
                    begin
                        if(wren == 1)
                            data <= 8'b00000000;
                        else
                            data <= q;
                    end
            endcase

initial begin
            $display("Testando RAM ...");
            $monitor(" Endereco = %b  esc = %b     dado = %b saida = %b ", address, wren,  data, q);
        end

    MEMRAM ram(address, clock, data, wren, q);

endmodule