\doxysection{VGA\+\_\+\+Driver/\+Drivers/\+CMSIS/\+Core\+\_\+\+A/\+Include/cmsis\+\_\+armcc.h File Reference}
\hypertarget{_core___a_2_include_2cmsis__armcc_8h}{}\label{_core___a_2_include_2cmsis__armcc_8h}\index{VGA\_Driver/Drivers/CMSIS/Core\_A/Include/cmsis\_armcc.h@{VGA\_Driver/Drivers/CMSIS/Core\_A/Include/cmsis\_armcc.h}}


CMSIS compiler specific macros, functions, instructions.  


{\ttfamily \#include "{}cmsis\+\_\+cp15.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a1378040bcf22428955c6e3ce9c2053cd}\label{_core___a_2_include_2cmsis__armcc_8h_a1378040bcf22428955c6e3ce9c2053cd} 
\#define {\bfseries \+\_\+\+\_\+\+ASM}~\+\_\+\+\_\+asm
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_ade2d8d7118f8ff49547f60aa0c3382bb}\label{_core___a_2_include_2cmsis__armcc_8h_ade2d8d7118f8ff49547f60aa0c3382bb} 
\#define {\bfseries \+\_\+\+\_\+\+INLINE}~\+\_\+\+\_\+inline
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a2ecb43ce8e7aa73d32f50afa67b42c76}\label{_core___a_2_include_2cmsis__armcc_8h_a2ecb43ce8e7aa73d32f50afa67b42c76} 
\#define {\bfseries \+\_\+\+\_\+\+FORCEINLINE}~\+\_\+\+\_\+forceinline
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}\label{_core___a_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c} 
\#define {\bfseries \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}~static \+\_\+\+\_\+inline
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}\label{_core___a_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040} 
\#define {\bfseries \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}~static \+\_\+\+\_\+forceinline
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a153a4a31b276a9758959580538720a51}\label{_core___a_2_include_2cmsis__armcc_8h_a153a4a31b276a9758959580538720a51} 
\#define {\bfseries \+\_\+\+\_\+\+NO\+\_\+\+RETURN}~\+\_\+\+\_\+declspec(noreturn)
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_acdc36c1b3d3e16c17a73889b7d06d0d2}\label{_core___a_2_include_2cmsis__armcc_8h_acdc36c1b3d3e16c17a73889b7d06d0d2} 
\#define {\bfseries CMSIS\+\_\+\+DEPRECATED}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((deprecated))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a3e40e4c553fc11588f7a4c2a19e789e0}\label{_core___a_2_include_2cmsis__armcc_8h_a3e40e4c553fc11588f7a4c2a19e789e0} 
\#define {\bfseries \+\_\+\+\_\+\+USED}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((used))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_ac607bf387b29162be6a9b77fc7999539}\label{_core___a_2_include_2cmsis__armcc_8h_ac607bf387b29162be6a9b77fc7999539} 
\#define {\bfseries \+\_\+\+\_\+\+WEAK}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((weak))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_abe8996d3d985ee1529475443cc635bf1}\label{_core___a_2_include_2cmsis__armcc_8h_abe8996d3d985ee1529475443cc635bf1} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((packed))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a4dbb70fab85207c27b581ecb6532b314}\label{_core___a_2_include_2cmsis__armcc_8h_a4dbb70fab85207c27b581ecb6532b314} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}~\+\_\+\+\_\+packed struct
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a5103fb373cae9837cc4a384be55dc87f}\label{_core___a_2_include_2cmsis__armcc_8h_a5103fb373cae9837cc4a384be55dc87f} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+WRITE}(addr,  val)~((\texorpdfstring{$\ast$}{*}((\+\_\+\+\_\+packed uint16\+\_\+t \texorpdfstring{$\ast$}{*})(addr))) = (val))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_ab71b66e5ce403158d3dee62a59f9175f}\label{_core___a_2_include_2cmsis__armcc_8h_ab71b66e5ce403158d3dee62a59f9175f} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+READ}(addr)~(\texorpdfstring{$\ast$}{*}((const \+\_\+\+\_\+packed uint16\+\_\+t \texorpdfstring{$\ast$}{*})(addr)))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a203f593d140ed88b81bc189edc861110}\label{_core___a_2_include_2cmsis__armcc_8h_a203f593d140ed88b81bc189edc861110} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+WRITE}(addr,  val)~((\texorpdfstring{$\ast$}{*}((\+\_\+\+\_\+packed uint32\+\_\+t \texorpdfstring{$\ast$}{*})(addr))) = (val))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a3b931f0b051b8c1a6377a3dcc7559b5e}\label{_core___a_2_include_2cmsis__armcc_8h_a3b931f0b051b8c1a6377a3dcc7559b5e} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+READ}(addr)~(\texorpdfstring{$\ast$}{*}((const \+\_\+\+\_\+packed uint32\+\_\+t \texorpdfstring{$\ast$}{*})(addr)))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55}\label{_core___a_2_include_2cmsis__armcc_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55} 
\#define {\bfseries \+\_\+\+\_\+\+ALIGNED}(x)~\+\_\+\+\_\+attribute\+\_\+\+\_\+((aligned(x)))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a6516fb12ab0dd45c734f8cef7d921af6}\label{_core___a_2_include_2cmsis__armcc_8h_a6516fb12ab0dd45c734f8cef7d921af6} 
\#define {\bfseries \+\_\+\+\_\+\+COMPILER\+\_\+\+BARRIER}()~\+\_\+\+\_\+memory\+\_\+changed()
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_abd585ddc865fb9b7f2493af1eee1a572}\label{_core___a_2_include_2cmsis__armcc_8h_abd585ddc865fb9b7f2493af1eee1a572} 
\#define {\bfseries \+\_\+\+\_\+\+NOP}~\+\_\+\+\_\+nop
\begin{DoxyCompactList}\small\item\em No Operation. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_ad23bf2b78a9a4524157c9de0d30b7448}\label{_core___a_2_include_2cmsis__armcc_8h_ad23bf2b78a9a4524157c9de0d30b7448} 
\#define {\bfseries \+\_\+\+\_\+\+WFI}~\+\_\+\+\_\+wfi
\begin{DoxyCompactList}\small\item\em Wait For Interrupt. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_aac6cc7dd4325d9cb40d3290fa5244b3d}\label{_core___a_2_include_2cmsis__armcc_8h_aac6cc7dd4325d9cb40d3290fa5244b3d} 
\#define {\bfseries \+\_\+\+\_\+\+WFE}~\+\_\+\+\_\+wfe
\begin{DoxyCompactList}\small\item\em Wait For Event. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_aab4f296d0022b4b10dc0976eb22052f9}\label{_core___a_2_include_2cmsis__armcc_8h_aab4f296d0022b4b10dc0976eb22052f9} 
\#define {\bfseries \+\_\+\+\_\+\+SEV}~\+\_\+\+\_\+sev
\begin{DoxyCompactList}\small\item\em Send Event. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_aad233022e850a009fc6f7602be1182f6}\label{_core___a_2_include_2cmsis__armcc_8h_aad233022e850a009fc6f7602be1182f6} 
\#define {\bfseries \+\_\+\+\_\+\+ISB}()~\+\_\+\+\_\+isb(0xF)
\begin{DoxyCompactList}\small\item\em Instruction Synchronization Barrier. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a067d257a2b34565410acefb5afef2203}\label{_core___a_2_include_2cmsis__armcc_8h_a067d257a2b34565410acefb5afef2203} 
\#define {\bfseries \+\_\+\+\_\+\+DSB}()~\+\_\+\+\_\+dsb(0xF)
\begin{DoxyCompactList}\small\item\em Data Synchronization Barrier. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a671101179b5943990785f36f8c1e2269}\label{_core___a_2_include_2cmsis__armcc_8h_a671101179b5943990785f36f8c1e2269} 
\#define {\bfseries \+\_\+\+\_\+\+DMB}()~\+\_\+\+\_\+dmb(0xF)
\begin{DoxyCompactList}\small\item\em Data Memory Barrier. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a14f54807872c0f5e05604c4924abfdae}{\+\_\+\+\_\+\+REV}}~\+\_\+\+\_\+rev
\begin{DoxyCompactList}\small\item\em Reverse byte order (32 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a95b9bd281ddeda378b85afdb8f2ced86}{\+\_\+\+\_\+\+ROR}}~\+\_\+\+\_\+ror
\begin{DoxyCompactList}\small\item\em Rotate Right in unsigned value (32 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a15ea6bd3c507d3e81c3b3a1258e46397}{\+\_\+\+\_\+\+BKPT}}(value)~\+\_\+\+\_\+breakpoint(value)
\begin{DoxyCompactList}\small\item\em Breakpoint. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_ab83768933a612816fad669db5488366f}{\+\_\+\+\_\+\+RBIT}}~\+\_\+\+\_\+rbit
\begin{DoxyCompactList}\small\item\em Reverse bit order of value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a5d5bb1527e042be4a9fa5a33f65cc248}{\+\_\+\+\_\+\+CLZ}}~\+\_\+\+\_\+clz
\begin{DoxyCompactList}\small\item\em Count leading zeros. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a8876672c1f185d3253fea6b06bdba771}{\+\_\+\+\_\+\+LDREXB}}(ptr)~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) ((uint8\+\_\+t ) \+\_\+\+\_\+ldrex(ptr))  \+\_\+\+Pragma("{}pop"{})
\begin{DoxyCompactList}\small\item\em LDR Exclusive (8 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_aa7f6f01cf534bc8daccc421dc823fc6f}{\+\_\+\+\_\+\+LDREXH}}(ptr)~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) ((uint16\+\_\+t) \+\_\+\+\_\+ldrex(ptr))  \+\_\+\+Pragma("{}pop"{})
\begin{DoxyCompactList}\small\item\em LDR Exclusive (16 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_aa872ae25197f1dddc52835fdfed9a881}{\+\_\+\+\_\+\+LDREXW}}(ptr)~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) ((uint32\+\_\+t ) \+\_\+\+\_\+ldrex(ptr))  \+\_\+\+Pragma("{}pop"{})
\begin{DoxyCompactList}\small\item\em LDR Exclusive (32 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a503ba30a93e83963de38e5171fbbabce}{\+\_\+\+\_\+\+STREXB}}(value,  ptr)~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) \+\_\+\+\_\+strex(value, ptr)        \+\_\+\+Pragma("{}pop"{})
\begin{DoxyCompactList}\small\item\em STR Exclusive (8 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a63d19c6c7852ada9a1c1aab80e6294b1}{\+\_\+\+\_\+\+STREXH}}(value,  ptr)~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) \+\_\+\+\_\+strex(value, ptr)        \+\_\+\+Pragma("{}pop"{})
\begin{DoxyCompactList}\small\item\em STR Exclusive (16 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a0c3704e33e90ba0491cee56cfb553090}{\+\_\+\+\_\+\+STREXW}}(value,  ptr)~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) \+\_\+\+\_\+strex(value, ptr)        \+\_\+\+Pragma("{}pop"{})
\begin{DoxyCompactList}\small\item\em STR Exclusive (32 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a7f7b66103530fadcce226375af3c2c03}{\+\_\+\+\_\+\+CLREX}}~\+\_\+\+\_\+clrex
\begin{DoxyCompactList}\small\item\em Remove the exclusive lock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a3c013c2ed76ebc48c283c8bae17b9ab8}{\+\_\+\+\_\+\+SSAT}}~\+\_\+\+\_\+ssat
\begin{DoxyCompactList}\small\item\em Signed Saturate. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_ad0e4fa951d563740462d837bb6ddd7bb}{\+\_\+\+\_\+\+USAT}}~\+\_\+\+\_\+usat
\begin{DoxyCompactList}\small\item\em Unsigned Saturate. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a16e7da363118de45c8dbd69010629dc4}{\+\_\+\+\_\+enable\+\_\+fault\+\_\+irq}}~\+\_\+\+\_\+enable\+\_\+fiq
\begin{DoxyCompactList}\small\item\em Enable IRQ Interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a1c8c7def829cba808887b7009b3e05b8}{\+\_\+\+\_\+disable\+\_\+fault\+\_\+irq}}~\+\_\+\+\_\+disable\+\_\+fiq
\begin{DoxyCompactList}\small\item\em Disable FIQ. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_ad2a4e5d85d92189d574854b2fbfff057}\label{_core___a_2_include_2cmsis__armcc_8h_ad2a4e5d85d92189d574854b2fbfff057} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+\+CP}(cp,  op1,  Rt,  CRn,  CRm,  op2)~do \{ register volatile uint32\+\_\+t tmp \+\_\+\+\_\+\+ASM("{}cp"{} \# cp "{}\+:"{} \# op1 "{}\+:c"{} \# CRn "{}\+:c"{} \# CRm "{}\+:"{} \# op2); (Rt) = tmp; \} while(0)
\item 
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a5e4710ddc910c7feee1de7f118b84ad1}\label{_core___a_2_include_2cmsis__armcc_8h_a5e4710ddc910c7feee1de7f118b84ad1} 
\#define {\bfseries \+\_\+\+\_\+set\+\_\+\+CP}(cp,  op1,  Rt,  CRn,  CRm,  op2)~do \{ register volatile uint32\+\_\+t tmp \+\_\+\+\_\+\+ASM("{}cp"{} \# cp "{}\+:"{} \# op1 "{}\+:c"{} \# CRn "{}\+:c"{} \# CRm "{}\+:"{} \# op2); tmp = (Rt); \} while(0)
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a96a3cccabb5bcaf41115a5dfb3fc6723}{\+\_\+\+\_\+get\+\_\+\+CP64}}(cp,  op1,  Rt,  CRm)
\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_af23b5ae27930ef8d9f62a2cf19338003}{\+\_\+\+\_\+set\+\_\+\+CP64}}(cp,  op1,  Rt,  CRm)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_ae84a2733711339c5eefeb0d899506b96}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}} ((section("{}.rev16\+\_\+text"{}))) \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad35497777af37e7809271b5e6f9510ba}{\+\_\+\+\_\+\+REV16}}(uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_abe2b619a40cc0a7ffa8f765249ccf682}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}} ((section("{}.revsh\+\_\+text"{}))) \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM int16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae580812686119c9c5cf3c11a7519a404}{\+\_\+\+\_\+\+REVSH}}(int16\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a6a275172e274ea7ce6c22030d07c6c64}{\+\_\+\+\_\+get\+\_\+\+FPSCR}} (void)
\begin{DoxyCompactList}\small\item\em Get FPSCR (Floating Point Status/\+Control) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a17c6ff443c52c74125fefef7de5fee1d}{\+\_\+\+\_\+set\+\_\+\+FPSCR}} (uint32\+\_\+t fpscr)
\begin{DoxyCompactList}\small\item\em Set FPSCR (Floating Point Status/\+Control) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a0308d7d313bced36c3d1a4c2f9741186}{\+\_\+\+\_\+get\+\_\+\+CPSR}} (void)
\begin{DoxyCompactList}\small\item\em Get CPSR (Current Program Status Register) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_af87faa3453333bcac5667fb1ccfc7f61}{\+\_\+\+\_\+set\+\_\+\+CPSR}} (uint32\+\_\+t cpsr)
\begin{DoxyCompactList}\small\item\em Set CPSR (Current Program Status Register) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a4712ef84455dfc73de4697e1c213b0ed}{\+\_\+\+\_\+get\+\_\+mode}} (void)
\begin{DoxyCompactList}\small\item\em Get Mode. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM void \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a306b0a932918f2243a40d4e855503be2}{\+\_\+\+\_\+set\+\_\+mode}} (uint32\+\_\+t mode)
\begin{DoxyCompactList}\small\item\em Set Mode. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a1473ba10f33f397118e434e9ad0c1514}{\+\_\+\+\_\+get\+\_\+\+SP}} (void)
\begin{DoxyCompactList}\small\item\em Get Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM void \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a6af63cb939bd108aef1c0f12622350cb}{\+\_\+\+\_\+set\+\_\+\+SP}} (uint32\+\_\+t stack)
\begin{DoxyCompactList}\small\item\em Set Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a403dcb809998ee594da0908820155a42}{\+\_\+\+\_\+get\+\_\+\+SP\+\_\+usr}} (void)
\begin{DoxyCompactList}\small\item\em Get USR/\+SYS Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM void \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_abfe36eb17b6ae34633c7e155d132426e}{\+\_\+\+\_\+set\+\_\+\+SP\+\_\+usr}} (uint32\+\_\+t top\+Of\+Proc\+Stack)
\begin{DoxyCompactList}\small\item\em Set USR/\+SYS Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_adde57667b9f81c468a49268513624b90}{\+\_\+\+\_\+get\+\_\+\+FPEXC}} (void)
\begin{DoxyCompactList}\small\item\em Get FPEXC (Floating Point Exception Control Register) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a14ba90beb9b4712454f35ac453c45f5d}{\+\_\+\+\_\+set\+\_\+\+FPEXC}} (uint32\+\_\+t fpexc)
\begin{DoxyCompactList}\small\item\em Set FPEXC (Floating Point Exception Control Register) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM void \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a1e4728985ee8b4fa89cc01c032f69565}{\+\_\+\+\_\+\+FPU\+\_\+\+Enable}} (void)
\begin{DoxyCompactList}\small\item\em Enable Floating Point Unit. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS compiler specific macros, functions, instructions. 

\begin{DoxyVersion}{Version}
V1.\+0.\+5 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
05. May 2021 
\end{DoxyDate}


\doxysubsection{Macro Definition Documentation}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a15ea6bd3c507d3e81c3b3a1258e46397}\label{_core___a_2_include_2cmsis__armcc_8h_a15ea6bd3c507d3e81c3b3a1258e46397} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_BKPT@{\_\_BKPT}}
\index{\_\_BKPT@{\_\_BKPT}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_BKPT}{\_\_BKPT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BKPT(\begin{DoxyParamCaption}\item[{}]{value }\end{DoxyParamCaption})~\+\_\+\+\_\+breakpoint(value)}



Breakpoint. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint. \\
\hline
\end{DoxyParams}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a7f7b66103530fadcce226375af3c2c03}\label{_core___a_2_include_2cmsis__armcc_8h_a7f7b66103530fadcce226375af3c2c03} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_CLREX@{\_\_CLREX}}
\index{\_\_CLREX@{\_\_CLREX}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_CLREX}{\_\_CLREX}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CLREX(\begin{DoxyParamCaption}\item[{}]{void }\end{DoxyParamCaption})~\+\_\+\+\_\+clrex}



Remove the exclusive lock. 

Removes the exclusive lock which is created by LDREX. \Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a5d5bb1527e042be4a9fa5a33f65cc248}\label{_core___a_2_include_2cmsis__armcc_8h_a5d5bb1527e042be4a9fa5a33f65cc248} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_CLZ@{\_\_CLZ}}
\index{\_\_CLZ@{\_\_CLZ}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_CLZ}{\_\_CLZ}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CLZ~\+\_\+\+\_\+clz}



Count leading zeros. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to count the leading zeros \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
number of leading zeros in value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a1c8c7def829cba808887b7009b3e05b8}\label{_core___a_2_include_2cmsis__armcc_8h_a1c8c7def829cba808887b7009b3e05b8} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_disable\_fault\_irq@{\_\_disable\_fault\_irq}}
\index{\_\_disable\_fault\_irq@{\_\_disable\_fault\_irq}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_disable\_fault\_irq}{\_\_disable\_fault\_irq}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+disable\+\_\+fault\+\_\+irq(\begin{DoxyParamCaption}\item[{}]{void }\end{DoxyParamCaption})~\+\_\+\+\_\+disable\+\_\+fiq}



Disable FIQ. 

Disables FIQ interrupts by setting the F-\/bit in the CPSR. Can only be executed in Privileged modes. \Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a16e7da363118de45c8dbd69010629dc4}\label{_core___a_2_include_2cmsis__armcc_8h_a16e7da363118de45c8dbd69010629dc4} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_enable\_fault\_irq@{\_\_enable\_fault\_irq}}
\index{\_\_enable\_fault\_irq@{\_\_enable\_fault\_irq}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_enable\_fault\_irq}{\_\_enable\_fault\_irq}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+enable\+\_\+fault\+\_\+irq(\begin{DoxyParamCaption}\item[{}]{void }\end{DoxyParamCaption})~\+\_\+\+\_\+enable\+\_\+fiq}



Enable IRQ Interrupts. 

Enables IRQ interrupts by clearing the I-\/bit in the CPSR. Can only be executed in Privileged modes.

Disable IRQ Interrupts

Disables IRQ interrupts by setting the I-\/bit in the CPSR. Can only be executed in Privileged modes.

Enable FIQ

Enables FIQ interrupts by clearing the F-\/bit in the CPSR. Can only be executed in Privileged modes. \Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a96a3cccabb5bcaf41115a5dfb3fc6723}\label{_core___a_2_include_2cmsis__armcc_8h_a96a3cccabb5bcaf41115a5dfb3fc6723} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_get\_CP64@{\_\_get\_CP64}}
\index{\_\_get\_CP64@{\_\_get\_CP64}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_CP64}{\_\_get\_CP64}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+get\+\_\+\+CP64(\begin{DoxyParamCaption}\item[{}]{cp,  }\item[{}]{op1,  }\item[{}]{Rt,  }\item[{}]{CRm }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ uint32\_t\ ltmp,\ htmp;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRRC\ p"{}}\ \#\ cp\ \textcolor{stringliteral}{"{},\ "{}}\ \#\ op1\ \textcolor{stringliteral}{"{},\ ltmp,\ htmp,\ c"{}}\ \#\ CRm);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ (Rt)\ =\ ((((uint64\_t)htmp)\ <<\ 32U)\ |\ ((uint64\_t)ltmp));\ \(\backslash\)}
\DoxyCodeLine{\ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a8876672c1f185d3253fea6b06bdba771}\label{_core___a_2_include_2cmsis__armcc_8h_a8876672c1f185d3253fea6b06bdba771} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_LDREXB@{\_\_LDREXB}}
\index{\_\_LDREXB@{\_\_LDREXB}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXB}{\_\_LDREXB}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LDREXB(\begin{DoxyParamCaption}\item[{}]{ptr }\end{DoxyParamCaption})~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) ((uint8\+\_\+t ) \+\_\+\+\_\+ldrex(ptr))  \+\_\+\+Pragma("{}pop"{})}



LDR Exclusive (8 bit) 

Executes a exclusive LDR instruction for 8 bit value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint8\+\_\+t at (\texorpdfstring{$\ast$}{*}ptr) 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_aa7f6f01cf534bc8daccc421dc823fc6f}\label{_core___a_2_include_2cmsis__armcc_8h_aa7f6f01cf534bc8daccc421dc823fc6f} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_LDREXH@{\_\_LDREXH}}
\index{\_\_LDREXH@{\_\_LDREXH}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXH}{\_\_LDREXH}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LDREXH(\begin{DoxyParamCaption}\item[{}]{ptr }\end{DoxyParamCaption})~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) ((uint16\+\_\+t) \+\_\+\+\_\+ldrex(ptr))  \+\_\+\+Pragma("{}pop"{})}



LDR Exclusive (16 bit) 

Executes a exclusive LDR instruction for 16 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint16\+\_\+t at (\texorpdfstring{$\ast$}{*}ptr) 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_aa872ae25197f1dddc52835fdfed9a881}\label{_core___a_2_include_2cmsis__armcc_8h_aa872ae25197f1dddc52835fdfed9a881} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_LDREXW@{\_\_LDREXW}}
\index{\_\_LDREXW@{\_\_LDREXW}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXW}{\_\_LDREXW}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LDREXW(\begin{DoxyParamCaption}\item[{}]{ptr }\end{DoxyParamCaption})~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) ((uint32\+\_\+t ) \+\_\+\+\_\+ldrex(ptr))  \+\_\+\+Pragma("{}pop"{})}



LDR Exclusive (32 bit) 

Executes a exclusive LDR instruction for 32 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint32\+\_\+t at (\texorpdfstring{$\ast$}{*}ptr) 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_ab83768933a612816fad669db5488366f}\label{_core___a_2_include_2cmsis__armcc_8h_ab83768933a612816fad669db5488366f} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_RBIT@{\_\_RBIT}}
\index{\_\_RBIT@{\_\_RBIT}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_RBIT}{\_\_RBIT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RBIT~\+\_\+\+\_\+rbit}



Reverse bit order of value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a14f54807872c0f5e05604c4924abfdae}\label{_core___a_2_include_2cmsis__armcc_8h_a14f54807872c0f5e05604c4924abfdae} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_REV@{\_\_REV}}
\index{\_\_REV@{\_\_REV}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_REV}{\_\_REV}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+REV~\+\_\+\+\_\+rev}



Reverse byte order (32 bit) 

Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a95b9bd281ddeda378b85afdb8f2ced86}\label{_core___a_2_include_2cmsis__armcc_8h_a95b9bd281ddeda378b85afdb8f2ced86} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_ROR@{\_\_ROR}}
\index{\_\_ROR@{\_\_ROR}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_ROR}{\_\_ROR}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ROR~\+\_\+\+\_\+ror}



Rotate Right in unsigned value (32 bit) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em op1} & Value to rotate \\
\hline
\mbox{\texttt{ in}}  & {\em op2} & Number of Bits to rotate \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Rotated value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_af23b5ae27930ef8d9f62a2cf19338003}\label{_core___a_2_include_2cmsis__armcc_8h_af23b5ae27930ef8d9f62a2cf19338003} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_set\_CP64@{\_\_set\_CP64}}
\index{\_\_set\_CP64@{\_\_set\_CP64}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_CP64}{\_\_set\_CP64}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+set\+\_\+\+CP64(\begin{DoxyParamCaption}\item[{}]{cp,  }\item[{}]{op1,  }\item[{}]{Rt,  }\item[{}]{CRm }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \textcolor{keyword}{const}\ uint64\_t\ tmp\ =\ (Rt);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \textcolor{keyword}{const}\ uint32\_t\ ltmp\ =\ (uint32\_t)(tmp);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \textcolor{keyword}{const}\ uint32\_t\ htmp\ =\ (uint32\_t)(tmp\ >>\ 32U);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MCRR\ p"{}}\ \#\ cp\ \textcolor{stringliteral}{"{},\ "{}}\ \#\ op1\ \textcolor{stringliteral}{"{},\ ltmp,\ htmp,\ c"{}}\ \#\ CRm);\ \(\backslash\)}
\DoxyCodeLine{\ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a3c013c2ed76ebc48c283c8bae17b9ab8}\label{_core___a_2_include_2cmsis__armcc_8h_a3c013c2ed76ebc48c283c8bae17b9ab8} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_SSAT@{\_\_SSAT}}
\index{\_\_SSAT@{\_\_SSAT}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_SSAT}{\_\_SSAT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SSAT~\+\_\+\+\_\+ssat}



Signed Saturate. 

Saturates a signed value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to be saturated \\
\hline
\mbox{\texttt{ in}}  & {\em sat} & Bit position to saturate to (1..32) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Saturated value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a503ba30a93e83963de38e5171fbbabce}\label{_core___a_2_include_2cmsis__armcc_8h_a503ba30a93e83963de38e5171fbbabce} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_STREXB@{\_\_STREXB}}
\index{\_\_STREXB@{\_\_STREXB}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXB}{\_\_STREXB}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STREXB(\begin{DoxyParamCaption}\item[{}]{value,  }\item[{}]{ptr }\end{DoxyParamCaption})~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) \+\_\+\+\_\+strex(value, ptr)        \+\_\+\+Pragma("{}pop"{})}



STR Exclusive (8 bit) 

Executes a exclusive STR instruction for 8 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a63d19c6c7852ada9a1c1aab80e6294b1}\label{_core___a_2_include_2cmsis__armcc_8h_a63d19c6c7852ada9a1c1aab80e6294b1} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_STREXH@{\_\_STREXH}}
\index{\_\_STREXH@{\_\_STREXH}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXH}{\_\_STREXH}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STREXH(\begin{DoxyParamCaption}\item[{}]{value,  }\item[{}]{ptr }\end{DoxyParamCaption})~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) \+\_\+\+\_\+strex(value, ptr)        \+\_\+\+Pragma("{}pop"{})}



STR Exclusive (16 bit) 

Executes a exclusive STR instruction for 16 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a0c3704e33e90ba0491cee56cfb553090}\label{_core___a_2_include_2cmsis__armcc_8h_a0c3704e33e90ba0491cee56cfb553090} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_STREXW@{\_\_STREXW}}
\index{\_\_STREXW@{\_\_STREXW}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXW}{\_\_STREXW}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STREXW(\begin{DoxyParamCaption}\item[{}]{value,  }\item[{}]{ptr }\end{DoxyParamCaption})~\+\_\+\+Pragma("{}push"{}) \+\_\+\+Pragma("{}diag\+\_\+suppress 3731"{}) \+\_\+\+\_\+strex(value, ptr)        \+\_\+\+Pragma("{}pop"{})}



STR Exclusive (32 bit) 

Executes a exclusive STR instruction for 32 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_ad0e4fa951d563740462d837bb6ddd7bb}\label{_core___a_2_include_2cmsis__armcc_8h_ad0e4fa951d563740462d837bb6ddd7bb} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_USAT@{\_\_USAT}}
\index{\_\_USAT@{\_\_USAT}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_USAT}{\_\_USAT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USAT~\+\_\+\+\_\+usat}



Unsigned Saturate. 

Saturates an unsigned value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to be saturated \\
\hline
\mbox{\texttt{ in}}  & {\em sat} & Bit position to saturate to (0..31) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Saturated value 
\end{DoxyReturn}


\doxysubsection{Function Documentation}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_ae84a2733711339c5eefeb0d899506b96}\label{_core___a_2_include_2cmsis__armcc_8h_ae84a2733711339c5eefeb0d899506b96} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_attribute\_\_@{\_\_attribute\_\_}}
\index{\_\_attribute\_\_@{\_\_attribute\_\_}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_attribute\_\_()}{\_\_attribute\_\_()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+attribute\+\_\+\+\_\+ (\begin{DoxyParamCaption}\item[{(section("{}.rev16\+\_\+text"{}))}]{ }\end{DoxyParamCaption})}



Reverse byte order (16 bit) 

Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_abe2b619a40cc0a7ffa8f765249ccf682}\label{_core___a_2_include_2cmsis__armcc_8h_abe2b619a40cc0a7ffa8f765249ccf682} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_attribute\_\_@{\_\_attribute\_\_}}
\index{\_\_attribute\_\_@{\_\_attribute\_\_}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_attribute\_\_()}{\_\_attribute\_\_()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+attribute\+\_\+\+\_\+ (\begin{DoxyParamCaption}\item[{(section("{}.revsh\+\_\+text"{}))}]{ }\end{DoxyParamCaption})}



Reverse byte order (16 bit) 

Reverses the byte order in a 16-\/bit value and returns the signed 16-\/bit result. For example, 0x0080 becomes 0x8000. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a1e4728985ee8b4fa89cc01c032f69565}\label{_core___a_2_include_2cmsis__armcc_8h_a1e4728985ee8b4fa89cc01c032f69565} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_FPU\_Enable@{\_\_FPU\_Enable}}
\index{\_\_FPU\_Enable@{\_\_FPU\_Enable}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_FPU\_Enable()}{\_\_FPU\_Enable()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM void \+\_\+\+\_\+\+FPU\+\_\+\+Enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable Floating Point Unit. 

Critical section, called from undef handler, so systick is disabled \Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a0308d7d313bced36c3d1a4c2f9741186}\label{_core___a_2_include_2cmsis__armcc_8h_a0308d7d313bced36c3d1a4c2f9741186} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_get\_CPSR@{\_\_get\_CPSR}}
\index{\_\_get\_CPSR@{\_\_get\_CPSR}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_CPSR()}{\_\_get\_CPSR()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+CPSR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get CPSR (Current Program Status Register) 

\begin{DoxyReturn}{Returns}
CPSR Register value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_adde57667b9f81c468a49268513624b90}\label{_core___a_2_include_2cmsis__armcc_8h_adde57667b9f81c468a49268513624b90} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_get\_FPEXC@{\_\_get\_FPEXC}}
\index{\_\_get\_FPEXC@{\_\_get\_FPEXC}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_FPEXC()}{\_\_get\_FPEXC()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+FPEXC (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get FPEXC (Floating Point Exception Control Register) 

\begin{DoxyReturn}{Returns}
Floating Point Exception Control Register value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a6a275172e274ea7ce6c22030d07c6c64}\label{_core___a_2_include_2cmsis__armcc_8h_a6a275172e274ea7ce6c22030d07c6c64} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_get\_FPSCR@{\_\_get\_FPSCR}}
\index{\_\_get\_FPSCR@{\_\_get\_FPSCR}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_FPSCR()}{\_\_get\_FPSCR()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+FPSCR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get FPSCR (Floating Point Status/\+Control) 

\begin{DoxyReturn}{Returns}
Floating Point Status/\+Control register value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a4712ef84455dfc73de4697e1c213b0ed}\label{_core___a_2_include_2cmsis__armcc_8h_a4712ef84455dfc73de4697e1c213b0ed} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_get\_mode@{\_\_get\_mode}}
\index{\_\_get\_mode@{\_\_get\_mode}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_mode()}{\_\_get\_mode()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \+\_\+\+\_\+get\+\_\+mode (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get Mode. 

\begin{DoxyReturn}{Returns}
Processor Mode 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a1473ba10f33f397118e434e9ad0c1514}\label{_core___a_2_include_2cmsis__armcc_8h_a1473ba10f33f397118e434e9ad0c1514} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_get\_SP@{\_\_get\_SP}}
\index{\_\_get\_SP@{\_\_get\_SP}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_SP()}{\_\_get\_SP()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+SP (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get Stack Pointer. 

\begin{DoxyReturn}{Returns}
Stack Pointer 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a403dcb809998ee594da0908820155a42}\label{_core___a_2_include_2cmsis__armcc_8h_a403dcb809998ee594da0908820155a42} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_get\_SP\_usr@{\_\_get\_SP\_usr}}
\index{\_\_get\_SP\_usr@{\_\_get\_SP\_usr}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_SP\_usr()}{\_\_get\_SP\_usr()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+SP\+\_\+usr (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get USR/\+SYS Stack Pointer. 

\begin{DoxyReturn}{Returns}
USR/\+SYSStack Pointer 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_af87faa3453333bcac5667fb1ccfc7f61}\label{_core___a_2_include_2cmsis__armcc_8h_af87faa3453333bcac5667fb1ccfc7f61} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_set\_CPSR@{\_\_set\_CPSR}}
\index{\_\_set\_CPSR@{\_\_set\_CPSR}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_CPSR()}{\_\_set\_CPSR()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \+\_\+\+\_\+set\+\_\+\+CPSR (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{cpsr }\end{DoxyParamCaption})}



Set CPSR (Current Program Status Register) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em cpsr} & CPSR value to set \\
\hline
\end{DoxyParams}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a14ba90beb9b4712454f35ac453c45f5d}\label{_core___a_2_include_2cmsis__armcc_8h_a14ba90beb9b4712454f35ac453c45f5d} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_set\_FPEXC@{\_\_set\_FPEXC}}
\index{\_\_set\_FPEXC@{\_\_set\_FPEXC}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_FPEXC()}{\_\_set\_FPEXC()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \+\_\+\+\_\+set\+\_\+\+FPEXC (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{fpexc }\end{DoxyParamCaption})}



Set FPEXC (Floating Point Exception Control Register) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em fpexc} & Floating Point Exception Control value to set \\
\hline
\end{DoxyParams}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a17c6ff443c52c74125fefef7de5fee1d}\label{_core___a_2_include_2cmsis__armcc_8h_a17c6ff443c52c74125fefef7de5fee1d} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_set\_FPSCR@{\_\_set\_FPSCR}}
\index{\_\_set\_FPSCR@{\_\_set\_FPSCR}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_FPSCR()}{\_\_set\_FPSCR()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \+\_\+\+\_\+set\+\_\+\+FPSCR (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{fpscr }\end{DoxyParamCaption})}



Set FPSCR (Floating Point Status/\+Control) 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em fpscr} & Floating Point Status/\+Control value to set \\
\hline
\end{DoxyParams}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a306b0a932918f2243a40d4e855503be2}\label{_core___a_2_include_2cmsis__armcc_8h_a306b0a932918f2243a40d4e855503be2} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_set\_mode@{\_\_set\_mode}}
\index{\_\_set\_mode@{\_\_set\_mode}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_mode()}{\_\_set\_mode()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM void \+\_\+\+\_\+set\+\_\+mode (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{mode }\end{DoxyParamCaption})}



Set Mode. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em mode} & Mode value to set \\
\hline
\end{DoxyParams}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_a6af63cb939bd108aef1c0f12622350cb}\label{_core___a_2_include_2cmsis__armcc_8h_a6af63cb939bd108aef1c0f12622350cb} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_set\_SP@{\_\_set\_SP}}
\index{\_\_set\_SP@{\_\_set\_SP}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_SP()}{\_\_set\_SP()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM void \+\_\+\+\_\+set\+\_\+\+SP (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{stack }\end{DoxyParamCaption})}



Set Stack Pointer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em stack} & Stack Pointer value to set \\
\hline
\end{DoxyParams}
\Hypertarget{_core___a_2_include_2cmsis__armcc_8h_abfe36eb17b6ae34633c7e155d132426e}\label{_core___a_2_include_2cmsis__armcc_8h_abfe36eb17b6ae34633c7e155d132426e} 
\index{cmsis\_armcc.h@{cmsis\_armcc.h}!\_\_set\_SP\_usr@{\_\_set\_SP\_usr}}
\index{\_\_set\_SP\_usr@{\_\_set\_SP\_usr}!cmsis\_armcc.h@{cmsis\_armcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_SP\_usr()}{\_\_set\_SP\_usr()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE \+\_\+\+\_\+\+ASM void \+\_\+\+\_\+set\+\_\+\+SP\+\_\+usr (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{top\+Of\+Proc\+Stack }\end{DoxyParamCaption})}



Set USR/\+SYS Stack Pointer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em top\+Of\+Proc\+Stack} & USR/\+SYS Stack Pointer value to set \\
\hline
\end{DoxyParams}
