---
source: vcd-oxide-parser/src/lib.rs
assertion_line: 302
expression: model
---
ValueChangeDump {
    date: "Fri Jan 27 10:13:28 2023",
    version: "Icarus Verilog",
    timescale: "1s",
    root_scope: RefCell {
        value: ValueChangeDumpScope {
            name: "",
            kind: "",
            scopes: [
                RefCell {
                    value: ValueChangeDumpScope {
                        name: "NextCoreTest",
                        kind: "",
                        scopes: [
                            RefCell {
                                value: ValueChangeDumpScope {
                                    name: "NextCoreTest2",
                                    kind: "",
                                    scopes: [],
                                    parent: Some(
                                        (Weak),
                                    ),
                                    signals: [
                                        ValueChangeDumpSignal {
                                            kind: "wire",
                                            identifier: "!",
                                            reference: "io_uart_io_reg [31:0]",
                                            size: 32,
                                        },
                                        ValueChangeDumpSignal {
                                            kind: "wire",
                                            identifier: "\"",
                                            reference: "io_uart_csr_reg [31:0]",
                                            size: 32,
                                        },
                                        ValueChangeDumpSignal {
                                            kind: "wire",
                                            identifier: "#",
                                            reference: "io_gpio_io_reg [31:0]",
                                            size: 32,
                                        },
                                    ],
                                },
                            },
                            RefCell {
                                value: ValueChangeDumpScope {
                                    name: "NextCoreTest3",
                                    kind: "",
                                    scopes: [],
                                    parent: Some(
                                        (Weak),
                                    ),
                                    signals: [
                                        ValueChangeDumpSignal {
                                            kind: "wire",
                                            identifier: "$",
                                            reference: "io_uart_io_reg3 [31:0]",
                                            size: 32,
                                        },
                                        ValueChangeDumpSignal {
                                            kind: "wire",
                                            identifier: "^",
                                            reference: "io_uart_csr_reg3 [31:0]",
                                            size: 32,
                                        },
                                        ValueChangeDumpSignal {
                                            kind: "wire",
                                            identifier: "&",
                                            reference: "io_gpio_io_reg3 [31:0]",
                                            size: 32,
                                        },
                                    ],
                                },
                            },
                        ],
                        parent: Some(
                            (Weak),
                        ),
                        signals: [],
                    },
                },
            ],
            parent: None,
            signals: [
                ValueChangeDumpSignal {
                    kind: "wire",
                    identifier: "\"",
                    reference: "io_uart_csr_reg [31:0]",
                    size: 32,
                },
            ],
        },
    },
}
