{
    "name": "Hello World (CL-SoC)", 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ], 
    "launch": [
        {
            "cmd_args": "BUILD/vadd.xclbin", 
            "name": "generic launch for all flows"
        }
    ],
    "ndevice": [
        "xilinx_u280-es1_xdma", 
        "xilinx_u200_xdma", 
        "xilinx_u200_qdma", 
        "xilinx_u250_xdma", 
	    "xilinx_u280_xdma", 
	    "xilinx_u250_qdma",
        "xilinx:u280-es1:xdma", 
        "xilinx:u200:xdma", 
        "xilinx:u200:qdma", 
        "xilinx:u250:xdma", 
	    "xilinx:u280:xdma",
	    "xilinx:u250:qdma"
    ], 
    "platform_type": "soc", 
    "host": {
        "compiler": {
            "sources": [
                "REPO_DIR/common/includes/xcl2"
            ], 
            "includepaths": [
                "REPO_DIR/common/includes/xcl2"
            ]
        }, 
        "host_exe": "host"
    }, 
    "key_concepts": [
        "OpenCL Kernel", 
        "OpenCL Host APIs"
    ], 
    "keywords": [
        "gmem", 
        "bundle", 
        "#pragma HLS INTERFACE", 
        "m_axi", 
        "s_axi4lite"
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "os": [
        "Linux"
    ], 
    "containers": [
        {
            "accelerators": [
                {
                    "name": "vadd", 
                    "location": "src/krnl_vadd.cl"
                }
            ], 
            "name": "vadd"
        }
    ], 
    "description": [
        "This is simple example of vector addition to describe how to use OpenCL kernels in Vitis Environment. This example highlights the concepts like PIPELINE which increases the kernel performance. "
    ]
}
