/**
\file


\todo on/off PWR

*/

#include "Spi1.h"
#include "SuperLoop_Player.h"
#include "board_PowerModes.h"

uint16_t freqStartByte;
uint32_t freq;

volatile uint32_t tim3TickCounter;
extern volatile uint32_t playClk;
volatile uint32_t durTimeMs;
volatile uint32_t durTimeS;
uint16_t steps;
uint16_t startSectAddr;

extern volatile int playFileInList;
extern uint16_t playFileSector;
uint16_t playFileSectorBegin;
uint8_t i=0;
uint16_t frstChMult=0;
uint16_t scndChMult=0;

#define  playParamArr_size 8
#define FPGA_GAIN 16313

uint32_t playParamArr[playParamArr_size];
/*************************************
playParamArr[0] - frequencies
playParamArr[1] - offset
playParamArr[2] - onset
playParamArr[3] - duration
playParamArr[4] - negative
playParamArr[5] - up
playParamArr[6] - inverse
playParamArr[7] - out voltage
**************************************/
uint32_t playFreqArr_1[100];
uint32_t playFreqArr_2[100];
uint32_t playFreqArr[200];
uint8_t timeArr[3];
/*******************************
[0] - hours
[1] - min
[2] - sec
*******************************/
uint8_t totalSec=0;
uint8_t totalMin=0;
uint8_t totalHour=0;
uint8_t fileSec=0;
uint8_t fileMin=0;
uint8_t fileHour=0;

//uint8_t totalTimeArr[];
//uint8_t fileTimeArr[];

//fileTimeArr={'0','0',':','0','0',':','0','0',0};
//totalTimeArr={'0','0',':','0','0',':','0','0',0};

volatile uint32_t playClk;


//-------------------------for SPI2-----------------------------------------------
void initSpi_2(void)
{
  RCC->APBENR1 |= RCC_APBENR1_SPI2EN;                     // enable SPI2 clk
  SPI2->CR1 &= ~SPI_CR1_SPE;                              // disable SPI2 perif
  SPI2->CR1 |= /*SPI_CR1_BR_2 | SPI_CR1_BR_1 |*/ SPI_CR1_BR_0 |  
               SPI_CR1_SSM |															// SPI_NSS_Soft
               SPI_CR1_SSI |
							 SPI_CR1_LSBFIRST |
//               SPI_CR1_CPOL |															// SPI_CPOL_High
//               SPI_CR1_CPHA |															// SPI_CPHA_2Edge
               SPI_CR1_MSTR;                              // master mode select
	SPI2->CR2 |= SPI_CR2_FRXTH;															// RXNE event is generated if the FIFO level is greater than or equal to 1/4 (8-bit)
//							 SPI_CR2_RXNEIE;														// enable SPI2 RXNE interrupt
  SPI2->CR1 |= SPI_CR1_SPE;                               // enable SPI2 perif
}

/**
*			The correct disable procedure is (except when receive only mode is used):
*			1. Wait until FTLVL[1:0] = 00 (no more data to transmit).
*			2. Wait until BSY=0 (the last data frame is processed).
*			3. Disable the SPI (SPE=0).
*			4. Read data until FRLVL[1:0] = 00 (read all the received data).
*
**************************************************************************************************************************/

void disableSpi_2(void){

	while (SPI2->SR & SPI_SR_FTLVL_Msk){}										//  Wait until FTLVL[1:0] = 00 (no more data to transmit)
	while (SPI2->SR & SPI_SR_BSY){}													//	Wait until BSY=0 (the last data frame is processed)	
		
	NVIC_DisableIRQ(SPI2_IRQn);										 
  SPI2->CR1 &= ~SPI_CR1_SPE;                              // disable SPI1 perif
		
	while (SPI2->SR & SPI_SR_FRE_Msk){ SPI2->DR; }					// Read data until FRLVL[1:0] = 00 (read all the received data)				
	RCC->APBENR2 &= ~RCC_APBENR2_SPI1EN;                    // disable SPI1 clk
              
}


void spi2Transmit(uint8_t *pData, uint16_t Size)
{
	uint16_t TxXferCount=Size;
	uint16_t Temp;
	  /* Transmit data in 8 Bit mode */
	while (TxXferCount > 0U){
		/* Wait until TXE flag is set to send data */
		while(!(SPI2->SR & SPI_SR_TXE)){}
//		if (SPI2->SR & SPI_SR_TXE)
			{
			if (TxXferCount > 1U){
				/* write on the data register in packing mode */
				SPI2->DR = *((uint16_t *)pData);
				pData += sizeof(uint16_t);
				TxXferCount -= 2U;
			}
			else{
				*(__IO uint8_t *)&SPI2->DR = *pData;
				pData++;
				TxXferCount--;
			}
		}
	}
	while(SPI2->SR & SPI_SR_BSY){}
	
	for(int i=0;i<2;i++){
		Temp=SPI2->DR;
	}
}

void spi2FifoClr(void)
{
	uint16_t Temp;
	
	for(int i=0;i<4;i++){
		Temp=SPI2->DR;
	}
}

//-----------------------------------for TIM3---------------------------------------

void tim3Init(void)
{
	RCC->APBENR1 |= RCC_APBENR1_TIM3EN;
	TIM3->PSC = 63;												//sets TIM3 clk 1 MHz
	TIM3->ARR = 1000;											//sets TIM3 count interval 1 ms
	TIM3->DIER = TIM_DIER_UIE;
	NVIC_SetPriority(TIM3_IRQn,15);
	NVIC_EnableIRQ(TIM3_IRQn);
	TIM3->CR1 = TIM_CR1_CEN;
}

void delay_ms(uint32_t delayTime){
	tim3TickCounter = delayTime;
	while(tim3TickCounter){}
}

void TIM3_IRQHandler(void)
{
	if(TIM3->SR & TIM_SR_UIF){
		TIM3->SR = ~TIM_SR_UIF;
		tim3TickCounter--;
		if(fpgaFlags.clockStart==1){
			playClk++;
			durTimeMs++;
		}
		else{
			playClk=0;
			durTimeMs=0;
		}
	}
}

//-----------------------------------for player---------------------------------------
/**
\brief Passive Serial FPGA configuration

  FPGA_CS 					PB12  output	FPGA_CS_L/H
	SPI2_SCK 					PB13  spi
	SPI2_MISO					PB14	spi
	SPI2_MOSI 				PB15	spi 
	CONF_DONE 				PC6		input
	nSTATUS 					PC7		input
	nCONFIG 					PB11	output 	nCONFIG_L/H
	Reserv=LED_TEST 	PB10	output 	FPGA_Reserv_L/H
	FPGA_START 				PA8		output	FPGA_START_L/H

If your system exceeds the fast or standard POR time, you must hold nCONFIG low
until all the power supplies are stable.
MSEL[2:0] Pins 000 Standard POR Delay

nSTATUS and CONF_DONE driven low
• All I/Os pins are tied to an internal weak pull-up
• Clears configuration RAM bits
      ->
nSTATUS and nCONFIG released high
CONF_DONE pulled low
      ->
Writes configuration data to
FPGA
      ->
• nSTATUS pulled low
• CONF_DONE remains low
• Restarts configuration if option
enabled		
      ->
CONF_DONE released high
      ->
• Initializes internal logic and
registers
• Enables I/O buffers
      ->
INIT_DONE released high
(if option enabled)
      ->
Executes your design
*/
void fpgaConfig(void)											//
{
	uint32_t bytesCnt=0;
	uint8_t byteBuff;
//	byteBuff=0;
//	spi2Transmit(&byteBuff, 1);
	
	SPI2->CR1 &= ~SPI_CR1_SPE;
	SPI2->CR1 |= SPI_CR1_LSBFIRST;
	SPI2->CR1 |= SPI_CR1_SPE;
	
	switchOUTStageInterfacePinsToPwr(DISABLE);//RDD DEBUG
	delay_ms(100);// test -> ok
	switchOUTStageInterfacePinsToPwr(ENABLE);
	delay_ms(10);
	spi1FifoClr();
//	GPIOB->BSRR=GPIO_BSRR_BR0;							//FPGA 1.2 V on
	nCONFIG_H;
	while(!(GPIOC->IDR & GPIO_IDR_ID7)){/** \todo timeout */}
	delay_ms(10);
	FPGA_CS_L;															//for logger
	for(bytesCnt=0;bytesCnt<CONF_FILE_SIZE;bytesCnt++){
		W25qxx_ReadByte(&byteBuff,FIRST_CONF_BYTE+bytesCnt);
		spi2Transmit(&byteBuff, 1);
		if(GPIOC->IDR & GPIO_IDR_ID6)
			{byteBuff=0;
			spi2Transmit(&byteBuff, 1);
//			confComplete();
			fpgaFlags.fpgaConfigComplete=1;
			FPGA_CS_H;
			SPI2->CR1 &= ~SPI_CR1_SPE;
			SPI2->CR1 &= ~SPI_CR1_LSBFIRST;
			SPI2->CR1 |= SPI_CR1_SPE;
			return;
		}
	}
//	byteBuff=0;
//	spi2Transmit(&byteBuff, 1);
	FPGA_CS_H;
//	confFailed();
	fpgaFlags.fpgaConfigComplete=0;
}

extern uint8_t fileName[50];
extern uint8_t fileSect;

void timeToString(uint8_t* timeArr)
{
	for (int i = 0; i < 8; i++)
	{
        if( timeArr[i] < 10) 
        {
            timeArr[i] = timeArr[i] + '0';
        }
        else
        {
					timeArr[i] = ':';
        }
	}
    timeArr[9] = 0;
}

void getControlParam(uint16_t fileSect)
{
	uint8_t temp;
	uint8_t tempArr[6];
	uint16_t byteCnt=0;
	uint8_t strCnt=0;
	uint8_t chrCnt=0;
	uint32_t startAddr=fileSect*SECTOR_SIZE;
	
	do{																							//skip first line	
		W25qxx_ReadByte(&temp,startAddr+byteCnt);
		byteCnt++;
	}while(temp!='\n');
	
	for(int i=0;i<playParamArr_size;i++) {playParamArr[i]=0;}
	
	while(strCnt<playParamArr_size){																//fill an array of parameters
		W25qxx_ReadByte(&temp,startAddr+byteCnt);
		byteCnt++;
		if((temp>='0')&&(temp<='9')){
			tempArr[chrCnt]=temp; /** \todo check array overflow */
			chrCnt++;
			continue;
		}
		if(temp=='\n'){
			for(int i=0;i<chrCnt;i++){
				playParamArr[strCnt]+=(uint32_t)(tempArr[i]&0x0F)*(uint32_t)powf(10,chrCnt-1-i);
				tempArr[i]=0;
			}
			chrCnt=0;
			strCnt++;
			continue;
		}
	}
	freqStartByte=startAddr+byteCnt;
}

int verifyControlParam(void)
{
	//todo verify code
}

void getFreq(uint16_t fileSect)
{
	uint8_t temp;
	uint8_t tempArr[7];
	uint16_t byteCnt=0;
	uint8_t strCnt=0;
	uint8_t chrCnt=0;
//	uint32_t startAddr=fileSect*SECTOR_SIZE;
	uint8_t even=0;
	uint8_t index_1=0;
	uint8_t	index_2=0;
	
	for(int i=0;i<100;i++){
		playFreqArr_1[i]=0;
		playFreqArr_2[i]=0;
	}
	
	while(strCnt<playParamArr[0]){									//fill an array of frequencies
		W25qxx_ReadByte(&temp,freqStartByte+byteCnt);
		byteCnt++;
		if((temp>='0')&&(temp<='9')){
			tempArr[chrCnt]=temp;
			chrCnt++;
		}
		if(temp=='\n'){
				switch(even){
					case 0:									//odd position
						for(int i=0;i<chrCnt;i++){
							playFreqArr_1[index_1]+=(uint32_t)(tempArr[i]&0x0F)*(uint32_t)powf(10,chrCnt-1-i);
							tempArr[i]=0;
						}
						index_1++;
						even=1;
						break;
					case 1:									//even position
						for(int i=0;i<chrCnt;i++){
							playFreqArr_2[index_2]+=(uint32_t)(tempArr[i]&0x0F)*(uint32_t)powf(10,chrCnt-1-i);
							tempArr[i]=0;
						}
						index_2++;
						even=0;
						break;
					default:
						break;
					}
			chrCnt=0;
			strCnt++;
		}
	}
	frstChMult=((float)playParamArr[7]/10)*(FPGA_GAIN/index_1);
	scndChMult=((float)playParamArr[7]/10)*(FPGA_GAIN/index_2);
}

uint32_t freqInverse(uint32_t freq)
{
	uint8_t tempArr[6];
	uint32_t remain;
	
	tempArr[6]=freq/1000000U;
	remain=freq%1000000U;
	tempArr[5]=freq/100000U;
	remain=freq%100000U;
	tempArr[4]=remain/10000U;
	remain=remain%10000U;
	tempArr[3]=remain/1000U;
	remain=remain%1000U;
	tempArr[2]=remain/100U;
	remain=remain%100U;
	tempArr[1]=remain/10U;
	remain=remain%10U;
	tempArr[0]=remain;
	for(int i=0;i<6;i++){
		if(tempArr[i]!=0)
			tempArr[i]=10-tempArr[i];
	}
	return tempArr[5]*100000U+tempArr[4]*10000U+tempArr[3]*1000U+tempArr[2]*100U+tempArr[1]*10U+tempArr[0];
}

void setInitFreq(void)
{
	if(playParamArr[4]==0 && playParamArr[5]==0){	//negative==0 and up==0
		for(int i=0;i<100;i++){
			if(playFreqArr_1[i]!=0){
				playFreqArr_1[i]+=playParamArr[1]+playParamArr[2];
			}
			if(playFreqArr_2[i]!=0){
				playFreqArr_2[i]+=playParamArr[1]+playParamArr[2];
			}
		}
	}
	if(playParamArr[4]==0 && playParamArr[5]==1){	//negative==0 and up==1
		for(int i=0;i<100;i++){
			if(playFreqArr_1[i]!=0){
				playFreqArr_1[i]+=playParamArr[2];
			}
			if(playFreqArr_2[i]!=0){
				playFreqArr_2[i]+=playParamArr[2];
			}
		}
	}
	if(playParamArr[4]==1 && playParamArr[5]==1){	//negative==1 and up==1
		for(int i=0;i<100;i++){
			if(playFreqArr_1[i]!=0){
				playFreqArr_1[i]-=playParamArr[1]-playParamArr[2];
			}
			if(playFreqArr_2[i]!=0){
				playFreqArr_2[i]-=playParamArr[1]-playParamArr[2];
			}
		}
	}
	if(playParamArr[4]==1 && playParamArr[5]==0){	//negative==1 and up==0
		for(int i=0;i<100;i++){
			if(playFreqArr_1[i]!=0){
				playFreqArr_1[i]-=playParamArr[2];
			}
			if(playFreqArr_2[i]!=0){
				playFreqArr_2[i]-=playParamArr[2];
			}
		}
	}
}

//uint32_t calcFreq(uint32_t val)
void calcFreq(void)
{
	if(playParamArr[1]==playParamArr[2]){	//is offset == onset
		fpgaFlags.endOfFile=1;
		return;
	}
	
	//Frequency change from (f0+onset+offset) to (f0+onset)
	if(playParamArr[4]==0 && playParamArr[5]==0){	//negative==0 and up==0
		for(int i=0;i<100;i++){
			if(playFreqArr_1[i]!=0){
				playFreqArr_1[i]--;
			}
			if(playFreqArr_2[i]!=0){
				playFreqArr_2[i]--;
			}
		}
		playParamArr[1]--;
	}
	
	//Frequency change from (f0+onset) to (f0+onset+offset)
	if(playParamArr[4]==0 && playParamArr[5]==1){	//negative==0 and up==1
		for(int i=0;i<100;i++){
			if(playFreqArr_1[i]!=0){
				playFreqArr_1[i]++;
			}
			if(playFreqArr_2[i]!=0){
				playFreqArr_2[i]++;
			}
		}
		playParamArr[1]--;
	}

	//Frequency change from (f0-onset-offset) to (f0-onset)
	if(playParamArr[4]==1 && playParamArr[5]==1){	//negative==1 and up==1
		for(int i=0;i<100;i++){
			if(playFreqArr_1[i]!=0){
				playFreqArr_1[i]++;
			}
			if(playFreqArr_2[i]!=0){
				playFreqArr_2[i]++;
			}
		}
		playParamArr[1]++;
	}
	
	//Frequency change from (f0-onset) to (f0-onset-offset)
	if(playParamArr[4]==1 && playParamArr[5]==0){	//negative==1 and up==0
		for(int i=0;i<100;i++){
			if(playFreqArr_1[i]!=0){
				playFreqArr_1[i]--;
			}
			if(playFreqArr_2[i]!=0){
				playFreqArr_2[i]--;
			}
		}
		playParamArr[1]++;
	}
}


void loadFreqToFpga(void)
{
	uint8_t buff[5];
	uint8_t temp;
	
	FPGA_CS_L;
	temp=FREQ_CW;
	while(!(SPI2->SR & SPI_SR_TXE)){}
	spi2Transmit(&temp,1);
	for(int i=0;i<100;i++){
		if(playParamArr[6]==1){
			freq=freqInverse(playFreqArr_1[i]);
		}
		else{
			freq=playFreqArr_1[i];
		}
		buff[0]=0x00;
		buff[1]=0x00;
		buff[2]=(freq & 0x00FFFFFF)>>16;
		buff[3]=(freq & 0x00FFFFFF)>>8;
		buff[4]=(freq & 0x00FFFFFF);
		freq=0;
		while(!(SPI2->SR & SPI_SR_TXE)){}
		spi2Transmit(buff,5);
	}
	for(int i=0;i<100;i++){
		if(playParamArr[6]==1){
			freq=freqInverse(playFreqArr_2[i]);
		}
		else{
			freq=playFreqArr_2[i];
		}
		buff[0]=0x00;
		buff[1]=0x00;
		buff[2]=(freq & 0x00FFFFFF)>>16;
		buff[3]=(freq & 0x00FFFFFF)>>8;
		buff[4]=(freq & 0x00FFFFFF);
		freq=0;
		while(!(SPI2->SR & SPI_SR_TXE)){}
		spi2Transmit(buff,5);
	}
	FPGA_CS_H;
}

void loadMultToFpga(void)
{
	uint8_t buff[3];
	uint8_t temp;
	
	buff[0]=MULT_REG1_CW;
	buff[1]=frstChMult >> 8;
	buff[2]=frstChMult & 0x00FF;
	while(!(SPI2->SR & SPI_SR_TXE)){}
	FPGA_CS_L;
	spi2Transmit(buff,3);
	FPGA_CS_H;
		
	buff[0]=MULT_REG2_CW;
	buff[1]=scndChMult >> 8;
	buff[2]=scndChMult & 0x00FF;
	while(!(SPI2->SR & SPI_SR_TXE)){}
	FPGA_CS_L;
	spi2Transmit(buff,3);
	FPGA_CS_H;
}
void startFpga(void)
{
	FPGA_START_H;
	delay_ms(1);
	FPGA_START_L;
}

void getCrc(void)
{
	uint8_t buff[2];
	buff[0]=CRC_CW;
	buff[1]=0x00;
	FPGA_CS_L;
	spi2Transmit(buff,2);
//	crc=SPI2->DR;
	FPGA_CS_H;
}

void fileListInit(void)
{
	fpgaFlags.fileListUpdate=1;
	fileSect=0;
}

void SecToHhMmSs(uint32_t timeInSec)
{	
	timeArr[0]=timeInSec/3600;
	timeArr[1]=(timeInSec/60)%60;
	timeArr[2]=timeInSec%60;
}

void setFileTimer(void)
{
	SecToHhMmSs((playParamArr[1]-playParamArr[2]+1)*playParamArr[3]);
	fileHour=timeArr[0];
	fileMin=timeArr[1];
	fileSec=timeArr[2];
}

void setTotalTimer(void)
{
	uint32_t time=0;
	
	playParamArr[1]=0;
	playParamArr[2]=0;
	playParamArr[3]=0;
	for(int i=0;i<50;i++){
		if(!W25qxx_IsEmptySector(i,0)){
			getControlParam(i);
			time+=(playParamArr[1]-playParamArr[2]+1)*playParamArr[3];
			playParamArr[1]=0;
			playParamArr[3]=0;
		}
	}
	SecToHhMmSs(time);
	totalHour=timeArr[0];
	totalMin=timeArr[1];
	totalSec=timeArr[2];
}

//void getTimers(void)
//{
//	if(playClk>=999){
//		playClk=0;
//		
//		//Program timer
//		if(fileSec==0){
//			fileSec=59;
//			if(fileMin==0){
//				fileMin=59;
//				if(fileHour==0){
//					fileHour=99;
//				}
//				else{
//					fileHour--;
//				}
//			}
//			else{
//				fileMin--;
//			}
//		}
//		else{
//			fileSec--;
//		}
//		fileTimeArr[0]=fileHour/10;
//		fileTimeArr[1]=fileHour%10;
//		fileTimeArr[3]=fileMin/10;
//		fileTimeArr[4]=fileMin%10;
//		fileTimeArr[6]=fileSec/10;
//		fileTimeArr[7]=fileSec%10;
//		timeToString(fileTimeArr);
//	
//		//Total timer
//		if(totalSec==0){
//			totalSec=59;
//			if(totalMin==0){
//				totalMin=59;
//				if(totalHour==0){
//					totalHour=99;
//				}
//				else{
//					totalHour--;
//				}
//			}
//			else{
//				totalMin--;
//			}
//		}
//		else{
//			totalSec--;
//		}
//		totalTimeArr[0]=totalHour/10;
//		totalTimeArr[1]=totalHour%10;
//		totalTimeArr[3]=totalMin/10;
//		totalTimeArr[4]=totalMin%10;
//		totalTimeArr[6]=totalSec/10;
//		totalTimeArr[7]=totalSec%10;
//		timeToString(totalTimeArr);
//		
////		fpgaFlags.timeUpdate=1;
//	}
//	
//}

//-----------------------------------Hi level function---------------------------------------
uint8_t curState;

//typedef enum  
//{SLD_FSM_InitialWait  		//work
//,SLD_FSM_Off  						//work
//,SLD_FSM_OnTransition 		//work
//,SLD_FSM_On 							//work
//,SLD_FSM_OffTransition 		//work
//,SLD_FSM_DontMindSleep		//e_PS_DontMindSleep
//,SLD_FSM_SleepTransition 	//work
//,SLD_FSM_Sleep           	//  ready for sleep
//,SLD_FSM_WakeTransition  	//work
//,SLD_FSM_NumOfEl	
//} e_SLD_FSM;

/**
\brief Map e_SLD_FSM onto e_PowerState

e_PS_Work,e_PS_DontMindSleep,e_PS_ReadySleep
*/
const e_PowerState SLPl_Encoder[4]=
{e_PS_ReadySleep						//SLD_FSM_InitialWait
,e_PS_ReadySleep						//SLD_FSM_Off
,e_PS_Work						//SLD_FSM_OnTransition
,e_PS_Work						//SLD_FSM_On
};

//---------------------------------for power sleep---------------------------------------------
//static e_PowerState SLPl_PowerState; 
//static bool SLPl_GoToSleep;

__inline e_PowerState SLPl_GetPowerState(void)
{
	 return SLPl_Encoder[curState];
};

__inline e_PowerState SLPl_SetSleepState(bool state)
{
	//SLPl_GoToSleep=state;
//	return SLPl_PowerState;
	return SLPl_Encoder[curState];
};

//---------------------------------- for power on off ------------------------------------------

bool SLPl_PWR_State;

__inline bool SLPl_PWRState(void)
{
	return SLPl_PWR_State;
};

//-------------------------for main------------------------------------------------------------


void SLP_init(void)
{
	initSpi_2();
	curState=0;
	//SLPl_PowerState=e_PS_ReadySleep;//RDD for pwr
}

void SLP(void)
{
	if(spiDispCapture==1){
		return;
	}
	switch(curState){
		//file list initialization
		case 0:
			if(fpgaFlags.fileListUpdate==1){
				if(!W25qxx_IsEmptySector(fileSect,0)){
					spi1FifoClr();
					W25qxx_ReadSector((uint8_t*)fileName,fileSect,FILE_NAME_SHIFT,FILE_NAME_BYTES);
					fpgaFlags.addListItem=1;
				}
				if(fileSect>=MAX_FILES_NUM){
					fileSect=0;
					fpgaFlags.fileListUpdate=0;
					fpgaFlags.addListItem=0;
					curState=1;
				}
				else{
					fileSect++;
				}
			}
			break;
		
		//waiting for start 
		case 1:
			if(fpgaFlags.playStart==1){
				fpgaFlags.playStart=0;
				curState=2;
			}
			if(fpgaFlags.addNewListItem==1){
				spi1FifoClr();
				W25qxx_ReadSector((uint8_t*)fileName,startSectAddr,FILE_NAME_SHIFT,FILE_NAME_BYTES);
			}
			break;
			
		//preparation for the generation process
		case 2:
			//SLPl_PowerState=e_PS_Work;//RDD for pwr
		
			PM_OnOffPWR(PM_Player,true );//RDD ON POWER
		  initSpi_2();
			spi1FifoClr();
			spi2FifoClr();
		
			fpgaFlags.fpgaConfig=1;
			fpgaConfig();
//			fpgaFlags.fpgaConfigComplete=1;	//for debug
			fpgaFlags.labelsUpdate=1;
			if(fpgaFlags.fpgaConfigComplete==1){
				playFileSector=playFileInList;
				playFileSectorBegin=playFileSector;
				setTotalTimer();
				getControlParam(playFileSector);
				verifyControlParam();
				getFreq(playFileSector);
				setFileTimer();
				setInitFreq();
				loadFreqToFpga();
				loadMultToFpga();
				startFpga();
				fpgaFlags.clockStart=1;
				fpgaFlags.playBegin=1;
				fpgaFlags.labelsUpdate=1;
				curState=3;
			}
			else{
				curState=1;
			}
			break;
			
		//generation process	
		case 3:
//			getTimers();
			if(durTimeMs>=999){
				durTimeS++;
				durTimeMs=0;
			}
			if(durTimeS>=playParamArr[3]){
				startFpga();
				durTimeS=0;
				spi1FifoClr();
				spi2FifoClr();
				calcFreq();
				if(fpgaFlags.endOfFile==1){
					playFileSector++;
					if(playFileSector<=LAST_PLAY_SECT && !W25qxx_IsEmptySector(playFileSector,0)){
						playFileInList=playFileSector;
						if(playFileSector==playFileSectorBegin)
							setTotalTimer();
						getControlParam(playFileSector);
						verifyControlParam();
						getFreq(playFileSector);
						setFileTimer();
						setInitFreq();
						loadFreqToFpga();
						loadMultToFpga();
					}
					else{
						playFileSector=0;
						playFileInList=playFileSector;
						if(playFileSector==playFileSectorBegin)
							setTotalTimer();
//						setTotalTimer();
						getControlParam(playFileSector);
						verifyControlParam();
						getFreq(playFileSector);
						setFileTimer();
						setInitFreq();
						loadFreqToFpga();
						loadMultToFpga();
					}
					
				}
				loadFreqToFpga();
			}
			if(fpgaFlags.playStop==1){
				fpgaFlags.playStop=0;
				GPIOB->BSRR=GPIO_BSRR_BS0;	//FPGA 1.2 V off
				fpgaFlags.fpgaConfigComplete=0;
				fpgaFlags.playBegin=0;
				fpgaFlags.clockStart=0;
//				SLPl_PowerState=e_PS_ReadySleep;//RDD for pwr
				
				disableSpi_2();
				PM_OnOffPWR(PM_Player,false );//RDD OFF POWER
				
				curState=1;
			}
			break;
		default:
			break;
	}
}


