Fitter report for Pscan
Tue Mar 05 17:20:22 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Tue Mar 05 17:20:22 2019      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; Pscan                                      ;
; Top-level Entity Name              ; Pscan                                      ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE22F17C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 2,411 / 22,320 ( 11 % )                    ;
;     Total combinational functions  ; 2,375 / 22,320 ( 11 % )                    ;
;     Dedicated logic registers      ; 193 / 22,320 ( < 1 % )                     ;
; Total registers                    ; 193                                        ;
; Total pins                         ; 36 / 154 ( 23 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                            ;
; Total PLLs                         ; 1 / 4 ( 25 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  43.9%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; oDIN        ; Incomplete set of assignments ;
; oCS_n       ; Incomplete set of assignments ;
; oSCLK       ; Incomplete set of assignments ;
; RS          ; Incomplete set of assignments ;
; RW          ; Incomplete set of assignments ;
; ENA         ; Incomplete set of assignments ;
; DATA_LCD[0] ; Incomplete set of assignments ;
; DATA_LCD[1] ; Incomplete set of assignments ;
; DATA_LCD[2] ; Incomplete set of assignments ;
; DATA_LCD[3] ; Incomplete set of assignments ;
; DATA_LCD[4] ; Incomplete set of assignments ;
; DATA_LCD[5] ; Incomplete set of assignments ;
; DATA_LCD[6] ; Incomplete set of assignments ;
; DATA_LCD[7] ; Incomplete set of assignments ;
; BLCD[0]     ; Incomplete set of assignments ;
; BLCD[1]     ; Incomplete set of assignments ;
; BLCD[2]     ; Incomplete set of assignments ;
; BLCD[3]     ; Incomplete set of assignments ;
; BLCD[4]     ; Incomplete set of assignments ;
; BLCD[5]     ; Incomplete set of assignments ;
; BLCD[6]     ; Incomplete set of assignments ;
; BLCD[7]     ; Incomplete set of assignments ;
; phaseA      ; Incomplete set of assignments ;
; phaseB      ; Incomplete set of assignments ;
; motDC[0]    ; Incomplete set of assignments ;
; motDC[1]    ; Incomplete set of assignments ;
; plusGrSg    ; Incomplete set of assignments ;
; selGrSeg    ; Incomplete set of assignments ;
; iGO         ; Incomplete set of assignments ;
; iCH[1]      ; Incomplete set of assignments ;
; iCH[0]      ; Incomplete set of assignments ;
; iCH[2]      ; Incomplete set of assignments ;
; clk         ; Incomplete set of assignments ;
; rst         ; Incomplete set of assignments ;
; iDOUT       ; Incomplete set of assignments ;
; start       ; Incomplete set of assignments ;
; oDIN        ; Missing location assignment   ;
; oCS_n       ; Missing location assignment   ;
; oSCLK       ; Missing location assignment   ;
; RS          ; Missing location assignment   ;
; RW          ; Missing location assignment   ;
; ENA         ; Missing location assignment   ;
; DATA_LCD[0] ; Missing location assignment   ;
; DATA_LCD[1] ; Missing location assignment   ;
; DATA_LCD[2] ; Missing location assignment   ;
; DATA_LCD[3] ; Missing location assignment   ;
; DATA_LCD[4] ; Missing location assignment   ;
; DATA_LCD[5] ; Missing location assignment   ;
; DATA_LCD[6] ; Missing location assignment   ;
; DATA_LCD[7] ; Missing location assignment   ;
; BLCD[0]     ; Missing location assignment   ;
; BLCD[1]     ; Missing location assignment   ;
; BLCD[2]     ; Missing location assignment   ;
; BLCD[3]     ; Missing location assignment   ;
; BLCD[4]     ; Missing location assignment   ;
; BLCD[5]     ; Missing location assignment   ;
; BLCD[6]     ; Missing location assignment   ;
; BLCD[7]     ; Missing location assignment   ;
; phaseA      ; Missing location assignment   ;
; phaseB      ; Missing location assignment   ;
; motDC[0]    ; Missing location assignment   ;
; motDC[1]    ; Missing location assignment   ;
; plusGrSg    ; Missing location assignment   ;
; selGrSeg    ; Missing location assignment   ;
; iGO         ; Missing location assignment   ;
; iCH[1]      ; Missing location assignment   ;
; iCH[0]      ; Missing location assignment   ;
; iCH[2]      ; Missing location assignment   ;
; clk         ; Missing location assignment   ;
; rst         ; Missing location assignment   ;
; iDOUT       ; Missing location assignment   ;
; start       ; Missing location assignment   ;
+-------------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2656 ) ; 0.00 % ( 0 / 2656 )        ; 0.00 % ( 0 / 2656 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2656 ) ; 0.00 % ( 0 / 2656 )        ; 0.00 % ( 0 / 2656 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2643 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/FCE/LCE/Tesis/VHDL/tess2/output_files/Pscan.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 2,411 / 22,320 ( 11 % ) ;
;     -- Combinational with no register       ; 2218                    ;
;     -- Register only                        ; 36                      ;
;     -- Combinational with a register        ; 157                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 734                     ;
;     -- 3 input functions                    ; 681                     ;
;     -- <=2 input functions                  ; 960                     ;
;     -- Register only                        ; 36                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 1632                    ;
;     -- arithmetic mode                      ; 743                     ;
;                                             ;                         ;
; Total registers*                            ; 193 / 23,018 ( < 1 % )  ;
;     -- Dedicated logic registers            ; 193 / 22,320 ( < 1 % )  ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 192 / 1,395 ( 14 % )    ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 36 / 154 ( 23 % )       ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 5                       ;
; M9Ks                                        ; 0 / 66 ( 0 % )          ;
; Total block memory bits                     ; 0 / 608,256 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 608,256 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )         ;
; PLLs                                        ; 1 / 4 ( 25 % )          ;
; Global clocks                               ; 5 / 20 ( 25 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 3.0% / 2.8% / 3.3%      ;
; Peak interconnect usage (total/H/V)         ; 14.8% / 14.9% / 16.1%   ;
; Maximum fan-out                             ; 97                      ;
; Highest non-global fan-out                  ; 67                      ;
; Total fan-out                               ; 7322                    ;
; Average fan-out                             ; 2.73                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2411 / 22320 ( 11 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 2218                  ; 0                              ;
;     -- Register only                        ; 36                    ; 0                              ;
;     -- Combinational with a register        ; 157                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 734                   ; 0                              ;
;     -- 3 input functions                    ; 681                   ; 0                              ;
;     -- <=2 input functions                  ; 960                   ; 0                              ;
;     -- Register only                        ; 36                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1632                  ; 0                              ;
;     -- arithmetic mode                      ; 743                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 193                   ; 0                              ;
;     -- Dedicated logic registers            ; 193 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 192 / 1395 ( 14 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 36                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 2 / 24 ( 8 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 90                    ; 1                              ;
;     -- Registered Input Connections         ; 89                    ; 0                              ;
;     -- Output Connections                   ; 1                     ; 90                             ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 7314                  ; 99                             ;
;     -- Registered Connections               ; 978                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 91                             ;
;     -- hard_block:auto_generated_inst       ; 91                    ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 12                    ; 1                              ;
;     -- Output Ports                         ; 24                    ; 2                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk      ; E1    ; 1        ; 0            ; 16           ; 7            ; 105                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; iCH[0]   ; P8    ; 3        ; 25           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; iCH[1]   ; D8    ; 8        ; 23           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; iCH[2]   ; N8    ; 3        ; 20           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; iDOUT    ; C8    ; 8        ; 23           ; 34           ; 14           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; iGO      ; M2    ; 2        ; 0            ; 16           ; 14           ; 48                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; phaseA   ; E16   ; 6        ; 53           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; phaseB   ; E15   ; 6        ; 53           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; plusGrSg ; A5    ; 8        ; 14           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rst      ; K1    ; 2        ; 0            ; 12           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; selGrSeg ; E11   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; start    ; J2    ; 2        ; 0            ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; BLCD[0]     ; D15   ; 6        ; 53           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BLCD[1]     ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BLCD[2]     ; E10   ; 7        ; 45           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BLCD[3]     ; P9    ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BLCD[4]     ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BLCD[5]     ; R10   ; 4        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BLCD[6]     ; J16   ; 5        ; 53           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BLCD[7]     ; N1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_LCD[0] ; F15   ; 6        ; 53           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_LCD[1] ; B16   ; 6        ; 53           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_LCD[2] ; C11   ; 7        ; 38           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_LCD[3] ; G16   ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_LCD[4] ; G15   ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_LCD[5] ; N9    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_LCD[6] ; P11   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_LCD[7] ; B14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ENA         ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RS          ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RW          ; A6    ; 8        ; 16           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; motDC[0]    ; T11   ; 4        ; 36           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; motDC[1]    ; R11   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oCS_n       ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDIN        ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oSCLK       ; T6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO        ; BLCD[6]                 ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO        ; DATA_LCD[3]             ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO        ; DATA_LCD[4]             ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                       ; Use as regular IO        ; DATA_LCD[0]             ; Dual Purpose Pin          ;
; D15      ; PADD23                                   ; Use as regular IO        ; BLCD[0]                 ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; BLCD[4]                 ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO        ; RS                      ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; iDOUT                   ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; RW                      ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO        ; plusGrSg                ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 14 ( 36 % ) ; 2.5V          ; --           ;
; 2        ; 5 / 16 ( 31 % ) ; 2.5V          ; --           ;
; 3        ; 4 / 25 ( 16 % ) ; 2.5V          ; --           ;
; 4        ; 6 / 20 ( 30 % ) ; 2.5V          ; --           ;
; 5        ; 2 / 18 ( 11 % ) ; 2.5V          ; --           ;
; 6        ; 9 / 13 ( 69 % ) ; 2.5V          ; --           ;
; 7        ; 6 / 24 ( 25 % ) ; 2.5V          ; --           ;
; 8        ; 4 / 24 ( 17 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; plusGrSg                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 225        ; 8        ; RW                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RS                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; BLCD[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; DATA_LCD[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; DATA_LCD[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; iDOUT                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; DATA_LCD[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; iCH[1]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; BLCD[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; BLCD[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 183        ; 7        ; selGrSeg                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; phaseB                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 150        ; 6        ; phaseA                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; ENA                                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; DATA_LCD[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; DATA_LCD[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 159        ; 6        ; DATA_LCD[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; start                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; BLCD[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; BLCD[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 37         ; 2        ; rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; iGO                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; oDIN                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; BLCD[7]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; iCH[2]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 93         ; 4        ; DATA_LCD[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; oCS_n                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; iCH[0]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; BLCD[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; DATA_LCD[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; BLCD[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 98         ; 4        ; motDC[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; oSCLK                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; motDC[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                          ;
+-------------------------------+------------------------------------------------------------------------------------------------------+
; Name                          ; ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; ADC_1|CLKPSBS|altpll_component|auto_generated|pll1                                                   ;
; PLL mode                      ; Normal                                                                                               ;
; Compensate clock              ; clock0                                                                                               ;
; Compensated input/output pins ; --                                                                                                   ;
; Switchover type               ; --                                                                                                   ;
; Input frequency 0             ; 50.0 MHz                                                                                             ;
; Input frequency 1             ; --                                                                                                   ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                             ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                            ;
; VCO post scale K counter      ; 2                                                                                                    ;
; VCO frequency control         ; Auto                                                                                                 ;
; VCO phase shift step          ; 208 ps                                                                                               ;
; VCO multiply                  ; --                                                                                                   ;
; VCO divide                    ; --                                                                                                   ;
; Freq min lock                 ; 25.0 MHz                                                                                             ;
; Freq max lock                 ; 54.18 MHz                                                                                            ;
; M VCO Tap                     ; 0                                                                                                    ;
; M Initial                     ; 1                                                                                                    ;
; M value                       ; 12                                                                                                   ;
; N value                       ; 1                                                                                                    ;
; Charge pump current           ; setting 1                                                                                            ;
; Loop filter resistance        ; setting 27                                                                                           ;
; Loop filter capacitance       ; setting 0                                                                                            ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                   ;
; Bandwidth type                ; Medium                                                                                               ;
; Real time reconfigurable      ; Off                                                                                                  ;
; Scan chain MIF file           ; --                                                                                                   ;
; Preserve PLL counter order    ; Off                                                                                                  ;
; PLL location                  ; PLL_1                                                                                                ;
; Inclk0 signal                 ; clk                                                                                                  ;
; Inclk1 signal                 ; --                                                                                                   ;
; Inclk0 signal type            ; Dedicated Pin                                                                                        ;
; Inclk1 signal type            ; --                                                                                                   ;
+-------------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-----------------------------------------------------------+
; Name                                                                                                             ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                              ;
+------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-----------------------------------------------------------+
; ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 25  ; 2.0 MHz          ; 0 (0 ps)        ; 0.15 (208 ps)    ; 50/50      ; C0      ; 300           ; 150/150 Even ; --            ; 1       ; 0       ; ADC_1|CLKPSBS|altpll_component|auto_generated|pll1|clk[0] ;
; ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 25  ; 2.0 MHz          ; 180 (250000 ps) ; 0.15 (208 ps)    ; 50/50      ; C1      ; 300           ; 150/150 Even ; --            ; 151     ; 0       ; ADC_1|CLKPSBS|altpll_component|auto_generated|pll1|clk[1] ;
+------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Pscan                                            ; 2411 (0)    ; 193 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 36   ; 0            ; 2218 (0)     ; 36 (0)            ; 157 (0)          ; |Pscan                                                                                                                                        ; work         ;
;    |ADCModule:ADC_1|                              ; 114 (114)   ; 89 (89)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 25 (25)           ; 64 (64)          ; |Pscan|ADCModule:ADC_1                                                                                                                        ; work         ;
;       |sel_Ksps_pll:CLKPSBS|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Pscan|ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS                                                                                                   ; work         ;
;          |altpll:altpll_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Pscan|ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component                                                                           ; work         ;
;             |sel_Ksps_pll_altpll:auto_generated|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Pscan|ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated                                        ; work         ;
;    |LCDModule:LCD_2|                              ; 2274 (127)  ; 84 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2180 (127)   ; 11 (0)            ; 83 (1)           ; |Pscan|LCDModule:LCD_2                                                                                                                        ; work         ;
;       |PROCESADOR_LCD_REVC:U1|                    ; 295 (295)   ; 84 (84)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 211 (211)    ; 11 (11)           ; 73 (73)          ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1                                                                                                 ; work         ;
;       |lpm_divide:Div0|                           ; 402 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 400 (0)      ; 0 (0)             ; 2 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_gkm:auto_generated|          ; 402 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 400 (0)      ; 0 (0)             ; 2 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_8nh:divider|         ; 402 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 400 (0)      ; 0 (0)             ; 2 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider                                              ; work         ;
;                |alt_u_div_4af:divider|            ; 402 (402)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 400 (400)    ; 0 (0)             ; 2 (2)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider                        ; work         ;
;       |lpm_divide:Div1|                           ; 131 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div1                                                                                                        ; work         ;
;          |lpm_divide_vim:auto_generated|          ; 131 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_nlh:divider|         ; 131 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                              ; work         ;
;                |alt_u_div_27f:divider|            ; 131 (131)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (131)    ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                        ; work         ;
;       |lpm_divide:Div2|                           ; 142 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div2                                                                                                        ; work         ;
;          |lpm_divide_2jm:auto_generated|          ; 142 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_qlh:divider|         ; 142 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                              ; work         ;
;                |alt_u_div_87f:divider|            ; 142 (142)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (142)    ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                        ; work         ;
;       |lpm_divide:Div3|                           ; 96 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div3                                                                                                        ; work         ;
;          |lpm_divide_ckm:auto_generated|          ; 96 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_4nh:divider|         ; 96 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider                                              ; work         ;
;                |alt_u_div_s9f:divider|            ; 96 (96)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider                        ; work         ;
;       |lpm_divide:Mod0|                           ; 482 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 482 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod0                                                                                                        ; work         ;
;          |lpm_divide_icm:auto_generated|          ; 482 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 482 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 482 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 482 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                              ; work         ;
;                |alt_u_div_2af:divider|            ; 482 (482)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 482 (482)    ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                        ; work         ;
;       |lpm_divide:Mod1|                           ; 347 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 347 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod1                                                                                                        ; work         ;
;          |lpm_divide_icm:auto_generated|          ; 347 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 347 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 347 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 347 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                              ; work         ;
;                |alt_u_div_2af:divider|            ; 347 (347)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 347 (347)    ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                        ; work         ;
;       |lpm_divide:Mod2|                           ; 191 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 191 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod2                                                                                                        ; work         ;
;          |lpm_divide_icm:auto_generated|          ; 191 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 191 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 191 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 191 (0)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                              ; work         ;
;                |alt_u_div_2af:divider|            ; 191 (191)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 191 (191)    ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                        ; work         ;
;       |lpm_mult:Mult0|                            ; 61 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 8 (0)            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 61 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (25)      ; 0 (0)             ; 8 (8)            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_pgh:auto_generated|    ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_kgh:auto_generated| ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated ; work         ;
;    |PWMModule:PWM_3|                              ; 33 (33)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 20 (20)          ; |Pscan|PWMModule:PWM_3                                                                                                                        ; work         ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; oDIN        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oCS_n       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSCLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RS          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RW          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENA         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_LCD[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_LCD[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_LCD[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_LCD[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_LCD[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_LCD[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_LCD[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_LCD[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BLCD[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BLCD[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BLCD[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BLCD[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BLCD[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BLCD[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BLCD[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BLCD[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; phaseA      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; phaseB      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; motDC[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; motDC[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; plusGrSg    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; selGrSeg    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iGO         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; iCH[1]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; iCH[0]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; iCH[2]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clk         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; iDOUT       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; start       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                      ;
+---------------------------------------+-------------------+---------+
; Source Pin / Fanout                   ; Pad To Core Index ; Setting ;
+---------------------------------------+-------------------+---------+
; phaseA                                ;                   ;         ;
; phaseB                                ;                   ;         ;
; plusGrSg                              ;                   ;         ;
; selGrSeg                              ;                   ;         ;
; iGO                                   ;                   ;         ;
; iCH[1]                                ;                   ;         ;
;      - ADCModule:ADC_1|oDIN~2         ; 1                 ; 6       ;
; iCH[0]                                ;                   ;         ;
;      - ADCModule:ADC_1|oDIN~1         ; 1                 ; 6       ;
; iCH[2]                                ;                   ;         ;
;      - ADCModule:ADC_1|oDIN~1         ; 1                 ; 6       ;
; clk                                   ;                   ;         ;
; rst                                   ;                   ;         ;
;      - PWMModule:PWM_3|vel[2]~2       ; 1                 ; 6       ;
;      - PWMModule:PWM_3|vel[1]~6       ; 1                 ; 6       ;
;      - PWMModule:PWM_3|vel[2]~11      ; 1                 ; 6       ;
;      - PWMModule:PWM_3|vel[2]~1       ; 1                 ; 6       ;
;      - PWMModule:PWM_3|vel[1]~5       ; 1                 ; 6       ;
; iDOUT                                 ;                   ;         ;
;      - ADCModule:ADC_1|adc_data[11]~0 ; 0                 ; 6       ;
;      - ADCModule:ADC_1|adc_data[10]~1 ; 0                 ; 6       ;
;      - ADCModule:ADC_1|adc_data[9]~2  ; 0                 ; 6       ;
;      - ADCModule:ADC_1|adc_data[8]~3  ; 0                 ; 6       ;
;      - ADCModule:ADC_1|adc_data[7]~4  ; 0                 ; 6       ;
;      - ADCModule:ADC_1|adc_data[6]~5  ; 0                 ; 6       ;
;      - ADCModule:ADC_1|adc_data[5]~6  ; 0                 ; 6       ;
;      - ADCModule:ADC_1|adc_data[4]~7  ; 0                 ; 6       ;
;      - ADCModule:ADC_1|adc_data[3]~8  ; 0                 ; 6       ;
;      - ADCModule:ADC_1|adc_data[2]~9  ; 0                 ; 6       ;
;      - ADCModule:ADC_1|adc_data[1]~10 ; 0                 ; 6       ;
;      - ADCModule:ADC_1|adc_data[0]~11 ; 0                 ; 6       ;
; start                                 ;                   ;         ;
;      - PWMModule:PWM_3|vel[2]~11      ; 0                 ; 6       ;
+---------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                             ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; ADCModule:ADC_1|OutCkt[11]~2                                                                                     ; LCCOMB_X25_Y19_N24 ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 57      ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 33      ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6]~19                                                              ; LCCOMB_X37_Y19_N14 ; 8       ; Latch enable ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN                                                          ; FF_X38_Y19_N15     ; 16      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_INI                                                          ; FF_X38_Y19_N19     ; 14      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CHAR_ASCII                                                         ; FF_X35_Y20_N23     ; 30      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CHECAR                                                             ; FF_X38_Y19_N31     ; 35      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.ESCRIBIR_LCD                                                       ; FF_X34_Y19_N25     ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[4]~8                                                            ; LCCOMB_X32_Y21_N12 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[13]~0                                                          ; LCCOMB_X37_Y20_N18 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[0]~11                                                             ; LCCOMB_X36_Y21_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[2]~1                                                            ; LCCOMB_X38_Y20_N16 ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~19                                                              ; LCCOMB_X35_Y19_N0  ; 8       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~21                                                              ; LCCOMB_X35_Y21_N2  ; 6       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                              ; PIN_E1             ; 9       ; Clock        ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                              ; PIN_E1             ; 97      ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; iGO                                                                                                              ; PIN_M2             ; 45      ; Async. clear ; yes    ; Global Clock         ; GCLK1            ; --                        ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                             ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 57      ; 10                                   ; Global Clock         ; GCLK3            ; --                        ;
; ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 33      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6]~19                                                              ; LCCOMB_X37_Y19_N14 ; 8       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; clk                                                                                                              ; PIN_E1             ; 97      ; 3                                    ; Global Clock         ; GCLK2            ; --                        ;
; iGO                                                                                                              ; PIN_M2             ; 45      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                           ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~44                       ; 67      ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~48                       ; 63      ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~40                       ; 62      ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~40                       ; 61      ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~36                       ; 56      ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~36                       ; 56      ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~36                       ; 55      ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~44                       ; 54      ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~40                       ; 50      ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~32                       ; 50      ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~32                       ; 49      ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_10~26                       ; 48      ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_9~26                        ; 48      ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_8~26                        ; 48      ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_7~26                        ; 48      ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_6~26                        ; 48      ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_5~26                        ; 48      ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_4~26                        ; 47      ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_3~26                        ; 47      ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~28                       ; 44      ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_2~24                        ; 44      ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~28                       ; 43      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|Equal21~4                                                                                               ; 38      ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~32                       ; 38      ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_12~26                       ; 38      ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~24                       ; 37      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CHECAR                                                                                           ; 35      ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[11]~16   ; 34      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.ESCRIBIR_LCD                                                                                     ; 33      ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_14~20                       ; 31      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CHAR_ASCII                                                                                       ; 30      ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_28_result_int[11]~16   ; 30      ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~24                       ; 30      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[5]                                                                                            ; 28      ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_23~48                       ; 26      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.POSICION                                                                                         ; 24      ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_23~44                       ; 23      ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_28_result_int[8]~12    ; 23      ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_27_result_int[8]~12    ; 23      ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_26_result_int[8]~12    ; 23      ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_25_result_int[8]~12    ; 23      ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[8]~12    ; 23      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[4]                                                                                            ; 22      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CD_SHIFT                                                                                         ; 21      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~2                                                                                             ; 21      ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_23~54                       ; 21      ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_13~16                       ; 21      ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_29_result_int[11]~16   ; 20      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[0]                                                                                            ; 18      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN                                                                                        ; 16      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.INI_LCD                                                                                          ; 16      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[1]                                                                                            ; 16      ;
; LCDModule:LCD_2|Mux6~7                                                                                                                         ; 15      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_INI                                                                                        ; 14      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_LCD                                                                                       ; 14      ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_29_result_int[8]~12    ; 14      ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_28_result_int[5]~8     ; 14      ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_27_result_int[5]~8     ; 14      ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_26_result_int[5]~8     ; 14      ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_25_result_int[5]~8     ; 14      ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_24_result_int[5]~8     ; 14      ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_23_result_int[5]~8     ; 14      ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_22_result_int[5]~8     ; 14      ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_21_result_int[5]~8     ; 14      ;
; LCDModule:LCD_2|Mux5~10                                                                                                                        ; 13      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.POS_RAM                                                                                          ; 13      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[3]                                                                                            ; 13      ;
; iDOUT~input                                                                                                                                    ; 12      ;
; ADCModule:ADC_1|OutCkt[11]~2                                                                                                                   ; 12      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA~33                                                                                                 ; 12      ;
; LCDModule:LCD_2|Mux7~8                                                                                                                         ; 12      ;
; ADCModule:ADC_1|OutCkt[0]                                                                                                                      ; 12      ;
; ADCModule:ADC_1|OutCkt[1]                                                                                                                      ; 12      ;
; ADCModule:ADC_1|OutCkt[2]                                                                                                                      ; 12      ;
; ADCModule:ADC_1|OutCkt[3]                                                                                                                      ; 12      ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_13~26                       ; 12      ;
; LCDModule:LCD_2|Mux4~0                                                                                                                         ; 11      ;
; ADCModule:ADC_1|OutCkt[4]                                                                                                                      ; 11      ;
; ADCModule:ADC_1|OutCkt[5]                                                                                                                      ; 11      ;
; ADCModule:ADC_1|OutCkt[7]                                                                                                                      ; 11      ;
; ADCModule:ADC_1|OutCkt[8]                                                                                                                      ; 11      ;
; ADCModule:ADC_1|OutCkt[9]                                                                                                                      ; 11      ;
; ADCModule:ADC_1|OutCkt[11]                                                                                                                     ; 11      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.LEER_RAM                                                                                         ; 11      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR7                                                                                      ; 11      ;
; LCDModule:LCD_2|Mux6~8                                                                                                                         ; 10      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO~72                                                                                               ; 10      ;
; LCDModule:LCD_2|Mux2~1                                                                                                                         ; 10      ;
; LCDModule:LCD_2|Mux3~0                                                                                                                         ; 10      ;
; ADCModule:ADC_1|OutCkt[6]                                                                                                                      ; 10      ;
; ADCModule:ADC_1|OutCkt[10]                                                                                                                     ; 10      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR8                                                                                      ; 10      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[2]                                                                                            ; 10      ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_29_result_int[5]~8     ; 10      ;
; LCDModule:LCD_2|Mux7~9                                                                                                                         ; 9       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|Equal0~0                                                                                                ; 9       ;
; LCDModule:LCD_2|Mux8~11                                                                                                                        ; 9       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[0]                                                                                           ; 9       ;
; clk~input                                                                                                                                      ; 8       ;
; LCDModule:LCD_2|Mux8~12                                                                                                                        ; 8       ;
; LCDModule:LCD_2|Mux5~12                                                                                                                        ; 8       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~19                                                                                            ; 8       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~18                                                                                            ; 8       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[0]~11                                                                                           ; 8       ;
; LCDModule:LCD_2|Mux4~1                                                                                                                         ; 8       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY                                                                                    ; 8       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR1                                                                                      ; 8       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR2                                                                                      ; 8       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_HOME2                                                                                     ; 8       ;
; ADCModule:ADC_1|m_cont[1]                                                                                                                      ; 7       ;
; LCDModule:LCD_2|Mux3~1                                                                                                                         ; 7       ;
; LCDModule:LCD_2|Mux0~0                                                                                                                         ; 7       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR6                                                                                      ; 7       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~21                                                                                            ; 6       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[4]~8                                                                                          ; 6       ;
; ADCModule:ADC_1|m_cont[3]                                                                                                                      ; 6       ;
; LCDModule:LCD_2|Mux8~8                                                                                                                         ; 6       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_14~2                        ; 6       ;
; rst~input                                                                                                                                      ; 5       ;
; ADCModule:ADC_1|cont[0]                                                                                                                        ; 5       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA[6]~52                                                                                              ; 5       ;
; LCDModule:LCD_2|Mux2~0                                                                                                                         ; 5       ;
; LCDModule:LCD_2|Mux8~9                                                                                                                         ; 5       ;
; LCDModule:LCD_2|Mux8~3                                                                                                                         ; 5       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_HOME                                                                                      ; 5       ;
; PWMModule:PWM_3|vel[2]~11                                                                                                                      ; 4       ;
; ADCModule:ADC_1|Equal5~1                                                                                                                       ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|WideOr2~0                                                                                               ; 4       ;
; ADCModule:ADC_1|Equal4~9                                                                                                                       ; 4       ;
; ADCModule:ADC_1|m_cont[0]                                                                                                                      ; 4       ;
; ADCModule:ADC_1|m_cont[2]                                                                                                                      ; 4       ;
; ADCModule:ADC_1|Equal4~8                                                                                                                       ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~4                                                                                             ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[5]                                                                                          ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[4]                                                                                          ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[3]                                                                                          ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[2]                                                                                          ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[9]                                                                                          ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[14]                                                                                         ; 4       ;
; ADCModule:ADC_1|cont[1]                                                                                                                        ; 4       ;
; ADCModule:ADC_1|cont[2]                                                                                                                        ; 4       ;
; ADCModule:ADC_1|cont[3]                                                                                                                        ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA[3]~29                                                                                              ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[2]~11                                                                                            ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[0]~10                                                                                            ; 4       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA[0]~11                                                                                              ; 4       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_30_result_int[8]~12    ; 4       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_30_result_int[5]~8     ; 4       ;
; iGO~input                                                                                                                                      ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[872]~200              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[874]~181              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[876]~179              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[877]~178              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[879]~176              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[882]~173              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[884]~171              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[871]~583              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[872]~582              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[874]~580              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[878]~576              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[879]~575              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[881]~573              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[882]~572              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[885]~569              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[886]~568              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[888]~566              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[871]~386              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[872]~385              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[875]~382              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[878]~379              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[879]~378              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[881]~376              ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[886]~371              ; 3       ;
; ADCModule:ADC_1|Equal10~0                                                                                                                      ; 3       ;
; ADCModule:ADC_1|Equal6~0                                                                                                                       ; 3       ;
; ADCModule:ADC_1|Equal4~10                                                                                                                      ; 3       ;
; LCDModule:LCD_2|Mux2~2                                                                                                                         ; 3       ;
; LCDModule:LCD_2|Mux3~2                                                                                                                         ; 3       ;
; LCDModule:LCD_2|Mux4~2                                                                                                                         ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[2]~1                                                                                          ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|WideOr38~0                                                                                              ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~7                                                                                             ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~6                                                                                             ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[1]                                                                                          ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[0]                                                                                          ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[7]                                                                                          ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[6]                                                                                          ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[8]                                                                                          ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[15]                                                                                         ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|Selector41~1                                                                                            ; 3       ;
; ADCModule:ADC_1|cont[4]                                                                                                                        ; 3       ;
; ADCModule:ADC_1|cont[5]                                                                                                                        ; 3       ;
; ADCModule:ADC_1|cont[6]                                                                                                                        ; 3       ;
; ADCModule:ADC_1|cont[7]                                                                                                                        ; 3       ;
; ADCModule:ADC_1|cont[8]                                                                                                                        ; 3       ;
; ADCModule:ADC_1|cont[9]                                                                                                                        ; 3       ;
; ADCModule:ADC_1|cont[10]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[11]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[12]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[13]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[14]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[15]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[16]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[17]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[18]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[19]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[20]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[21]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[22]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[23]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[24]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[25]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[26]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[27]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[28]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[29]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[30]                                                                                                                       ; 3       ;
; ADCModule:ADC_1|cont[31]                                                                                                                       ; 3       ;
; PWMModule:PWM_3|PWM_Count[0]                                                                                                                   ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[1]                                                                                               ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[0]                                                                                               ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA[6]~50                                                                                              ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[0]~13                                                                                            ; 3       ;
; LCDModule:LCD_2|Equal11~22                                                                                                                     ; 3       ;
; LCDModule:LCD_2|Equal29~22                                                                                                                     ; 3       ;
; LCDModule:LCD_2|Equal18~25                                                                                                                     ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[887]~278              ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA~12                                                                                                 ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR5                                                                                      ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR4                                                                                      ; 3       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR3                                                                                      ; 3       ;
; PWMModule:PWM_3|PWM_Count[19]                                                                                                                  ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_23~46                       ; 3       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_23~50                       ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~24 ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~22 ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~20 ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~18 ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~16 ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~14 ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~12 ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~10 ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~8  ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~6  ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~4  ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~2  ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated|op_1~0  ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated|op_1~6                       ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated|op_1~4                       ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated|op_1~2                       ; 3       ;
; LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated|op_1~0                       ; 3       ;
; PWMModule:PWM_3|vel[1]~5                                                                                                                       ; 2       ;
; PWMModule:PWM_3|vel[2]~1                                                                                                                       ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[7]                                                                                               ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6]                                                                                               ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[5]                                                                                               ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[4]                                                                                               ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[3]                                                                                               ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[2]                                                                                               ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[1]                                                                                               ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[0]                                                                                               ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[901]~624              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[870]~623              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[839]~622              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[777]~621              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[746]~620              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[715]~619              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[808]~618              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[225]~194              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[900]~204              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[217]~193              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[869]~203              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[870]~202              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[871]~201              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[209]~192              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[202]~191              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[203]~190              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[204]~189              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[205]~188              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[311]~127              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[312]~126              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[313]~125              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[314]~124              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[315]~123              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[316]~122              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[900]~617              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[684]~609              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[685]~608              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[686]~607              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[141]~178              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[900]~414              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[136]~177              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[869]~413              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[235]~505              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[131]~176              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[838]~412              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[222]~504              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[126]~175              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[807]~411              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[209]~503              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[121]~174              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[776]~410              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[777]~409              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[778]~408              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[779]~407              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[116]~173              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[111]~172              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[112]~171              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[160]~502              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[161]~501              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[162]~500              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[163]~499              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[164]~498              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[165]~497              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[166]~496              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[0]~25                                                                                           ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA[6]~71                                                                                              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA[0]~68                                                                                              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[0]~24                                                                                           ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[226]~181              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[227]~180              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[228]~179              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[229]~178              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[901]~199              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[902]~198              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[905]~196              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[907]~194              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[910]~191              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[912]~189              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[913]~188              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[915]~186              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[917]~184              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[903]~183              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[218]~176              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[219]~175              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[220]~174              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[221]~173              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[873]~182              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[875]~180              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[878]~177              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[880]~175              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[881]~174              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[883]~172              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[210]~171              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[211]~170              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[212]~169              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[213]~168              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[201]~166              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[309]~120              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[310]~112              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[902]~603              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[905]~600              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[907]~598              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[908]~597              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[909]~596              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[912]~593              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[915]~590              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[916]~589              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[919]~586              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[921]~584              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[873]~581              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[875]~579              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[876]~578              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[877]~577              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[880]~574              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[883]~571              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[884]~570              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[887]~567              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[840]~565              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[841]~564              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[842]~563              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[843]~562              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[844]~561              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[845]~560              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[846]~559              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[847]~558              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[848]~557              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[849]~556              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[850]~555              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[851]~554              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[852]~553              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[853]~552              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[854]~551              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[855]~550              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[809]~549              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[810]~548              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[811]~547              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[812]~546              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[813]~545              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[814]~544              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[815]~543              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[816]~542              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[817]~541              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[818]~540              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[819]~539              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[820]~538              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[821]~537              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[822]~536              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[778]~535              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[779]~534              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[780]~533              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[781]~532              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[782]~531              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[783]~530              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[784]~529              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[785]~528              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[786]~527              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[787]~526              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[788]~525              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[789]~524              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[747]~523              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[748]~522              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[749]~521              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[750]~520              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[751]~519              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[752]~518              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[753]~517              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[754]~516              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[755]~515              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[756]~514              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[716]~513              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[717]~512              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[718]~511              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[719]~510              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[720]~509              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[721]~508              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[722]~507              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[723]~506              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[687]~505              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[688]~504              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[689]~503              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[690]~502              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[269]~486              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[270]~485              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[142]~167              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[901]~406              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[905]~403              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[906]~402              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[908]~400              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[909]~399              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[912]~396              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[914]~394              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[915]~393              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[916]~392              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[917]~391              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[902]~388              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[248]~483              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[249]~482              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[250]~481              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[251]~480              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[252]~479              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[253]~478              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[254]~477              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[255]~476              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[256]~475              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[257]~474              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[137]~165              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[870]~387              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[873]~384              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[874]~383              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[876]~381              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[877]~380              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[880]~377              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[882]~375              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[883]~374              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[884]~373              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[885]~372              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[234]~472              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[236]~471              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[237]~470              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[238]~469              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[239]~468              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[240]~467              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[241]~466              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[242]~465              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[243]~464              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[244]~463              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[132]~163              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[839]~370              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[840]~369              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[841]~368              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[842]~367              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[843]~366              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[844]~365              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[845]~364              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[846]~363              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[847]~362              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[848]~361              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[849]~360              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[850]~359              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[851]~358              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[852]~357              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[853]~356              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[223]~461              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[224]~460              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[225]~459              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[226]~458              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[227]~457              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[228]~456              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[229]~455              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[230]~454              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[231]~453              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[127]~161              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[808]~355              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[809]~354              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[810]~353              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[811]~352              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[812]~351              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[813]~350              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[814]~349              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[815]~348              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[816]~347              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[817]~346              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[818]~345              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[819]~344              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[820]~343              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[210]~451              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[211]~450              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[212]~449              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[213]~448              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[214]~447              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[215]~446              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[216]~445              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[217]~444              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[218]~443              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[122]~159              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[780]~342              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[781]~341              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[782]~340              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[783]~339              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[784]~338              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[785]~337              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[786]~336              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[787]~335              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[197]~441              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[198]~440              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[199]~439              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[200]~438              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[201]~437              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[202]~436              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[203]~435              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[204]~434              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[205]~433              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[117]~157              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[184]~431              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[185]~430              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[186]~429              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[187]~428              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[188]~427              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[189]~426              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[190]~425              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[191]~424              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[192]~423              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[171]~421              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[172]~420              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[173]~419              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[174]~418              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[175]~417              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[176]~416              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[177]~415              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[178]~414              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[179]~413              ; 2       ;
; ADCModule:ADC_1|Equal12~0                                                                                                                      ; 2       ;
; ADCModule:ADC_1|Equal9~0                                                                                                                       ; 2       ;
; PWMModule:PWM_3|vel[1]~6                                                                                                                       ; 2       ;
; PWMModule:PWM_3|vel[2]~2                                                                                                                       ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT~0                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|WideOr38~1                                                                                              ; 2       ;
; ADCModule:ADC_1|adc_data[0]                                                                                                                    ; 2       ;
; ADCModule:ADC_1|adc_data[1]                                                                                                                    ; 2       ;
; ADCModule:ADC_1|adc_data[2]                                                                                                                    ; 2       ;
; ADCModule:ADC_1|adc_data[3]                                                                                                                    ; 2       ;
; ADCModule:ADC_1|adc_data[4]                                                                                                                    ; 2       ;
; ADCModule:ADC_1|adc_data[5]                                                                                                                    ; 2       ;
; ADCModule:ADC_1|adc_data[6]                                                                                                                    ; 2       ;
; ADCModule:ADC_1|adc_data[7]                                                                                                                    ; 2       ;
; ADCModule:ADC_1|adc_data[8]                                                                                                                    ; 2       ;
; ADCModule:ADC_1|adc_data[9]                                                                                                                    ; 2       ;
; ADCModule:ADC_1|adc_data[10]                                                                                                                   ; 2       ;
; ADCModule:ADC_1|Equal5~0                                                                                                                       ; 2       ;
; ADCModule:ADC_1|adc_data[11]                                                                                                                   ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~17                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[13]~0                                                                                        ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~15                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~13                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~11                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~10                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~9                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|LessThan1~0                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|LessThan0~0                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~5                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|WideOr37~0                                                                                              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|Equal21~0                                                                                               ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[13]                                                                                         ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[12]                                                                                         ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[11]                                                                                         ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[10]                                                                                         ; 2       ;
; ADCModule:ADC_1|Equal0~8                                                                                                                       ; 2       ;
; PWMModule:PWM_3|Mux1~4                                                                                                                         ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]                                                                                               ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[2]                                                                                               ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[7]~15                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[6]                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[5]                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA[6]~51                                                                                              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[4]                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[4]~14                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[9]                                                                                           ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[4]                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA~43                                                                                                 ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[3]                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA[3]~36                                                                                              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[3]                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[2]                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[2]                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA~26                                                                                                 ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[1]                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[1]                                                                                              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA[0]~18                                                                                              ; 2       ;
; LCDModule:LCD_2|Mux7~2                                                                                                                         ; 2       ;
; LCDModule:LCD_2|Equal21~0                                                                                                                      ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|process_0~3                                                                                             ; 2       ;
; LCDModule:LCD_2|Mux5~6                                                                                                                         ; 2       ;
; LCDModule:LCD_2|Equal17~0                                                                                                                      ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[932]~170              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[931]~169              ; 2       ;
; LCDModule:LCD_2|Equal11~21                                                                                                                     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[933]~168              ; 2       ;
; LCDModule:LCD_2|Equal11~20                                                                                                                     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[899]~160              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[899]~159              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[900]~158              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[901]~157              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[905]~154              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[907]~152              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[910]~149              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[912]~147              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[913]~146              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[915]~144              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[917]~142              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[918]~141              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[918]~140              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[903]~138              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[872]~132              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[874]~130              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[876]~128              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[877]~127              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[879]~125              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[882]~122              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[884]~120              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[885]~118              ; 2       ;
; LCDModule:LCD_2|Equal35~1                                                                                                                      ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[931]~501              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[932]~500              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[933]~499              ; 2       ;
; LCDModule:LCD_2|Equal29~21                                                                                                                     ; 2       ;
; LCDModule:LCD_2|Equal29~5                                                                                                                      ; 2       ;
; LCDModule:LCD_2|Equal29~2                                                                                                                      ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[899]~487              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[899]~486              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[900]~485              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[901]~484              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[902]~483              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[905]~480              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[907]~478              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[909]~476              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[912]~473              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[916]~469              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[919]~466              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[922]~463              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[922]~462              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[871]~457              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[872]~456              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[874]~454              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[878]~450              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[879]~449              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[881]~447              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[882]~446              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[885]~443              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[886]~442              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[888]~440              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[889]~438              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[856]~416              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[823]~396              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[790]~378              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[757]~362              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[724]~348              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[691]~336              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[283]~409              ; 2       ;
; LCDModule:LCD_2|Equal25~0                                                                                                                      ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[931]~334              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[932]~333              ; 2       ;
; LCDModule:LCD_2|Equal18~24                                                                                                                     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[933]~332              ; 2       ;
; LCDModule:LCD_2|Equal18~23                                                                                                                     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[899]~324              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[899]~323              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[269]~397              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[900]~322              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[901]~321              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[905]~318              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[906]~317              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[908]~315              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[909]~314              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[912]~311              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[914]~309              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[915]~308              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[916]~307              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[917]~306              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[920]~303              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[920]~302              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[902]~300              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[871]~295              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[872]~294              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[875]~291              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[878]~288              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[879]~287              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[881]~285              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[886]~280              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[887]~279              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[854]~258              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[821]~240              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[788]~224              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[196]~340              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[183]~326              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[170]~312              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[157]~298              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[158]~296              ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|StageOut[159]~294              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[0]                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA~14                                                                                                 ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[0]                                                                                            ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[0]                                                                                              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA[1]~10                                                                                              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ENA                                                                                                     ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS                                                                                                      ; 2       ;
; PWMModule:PWM_3|PWM_Count[18]                                                                                                                  ; 2       ;
; PWMModule:PWM_3|PWM_Count[17]                                                                                                                  ; 2       ;
; PWMModule:PWM_3|PWM_Count[16]                                                                                                                  ; 2       ;
; PWMModule:PWM_3|PWM_Count[15]                                                                                                                  ; 2       ;
; PWMModule:PWM_3|PWM_Count[14]                                                                                                                  ; 2       ;
; PWMModule:PWM_3|PWM_Count[13]                                                                                                                  ; 2       ;
; PWMModule:PWM_3|PWM_Count[12]                                                                                                                  ; 2       ;
; PWMModule:PWM_3|PWM_Count[11]                                                                                                                  ; 2       ;
; PWMModule:PWM_3|PWM_Count[10]                                                                                                                  ; 2       ;
; PWMModule:PWM_3|PWM_Count[5]                                                                                                                   ; 2       ;
; PWMModule:PWM_3|PWM_Count[3]                                                                                                                   ; 2       ;
; PWMModule:PWM_3|PWM_Count[2]                                                                                                                   ; 2       ;
; PWMModule:PWM_3|PWM_Count[1]                                                                                                                   ; 2       ;
; PWMModule:PWM_3|PWM_Count[4]                                                                                                                   ; 2       ;
; PWMModule:PWM_3|PWM_Count[9]                                                                                                                   ; 2       ;
; PWMModule:PWM_3|PWM_Count[6]                                                                                                                   ; 2       ;
; PWMModule:PWM_3|PWM_Count[8]                                                                                                                   ; 2       ;
; PWMModule:PWM_3|PWM_Count[7]                                                                                                                   ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[7]                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[6]                                                                                              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[6]                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[5]                                                                                              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[5]                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[4]                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[3]                                                                                              ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[3]                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[2]                                                                                             ; 2       ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[1]                                                                                             ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_28_result_int[0]~16    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_28_result_int[1]~14    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_27_result_int[0]~16    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~38                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~32                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~28                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~22                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~18                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~16                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~4                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~38                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_28_result_int[5]~6     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_28_result_int[4]~4     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_28_result_int[3]~2     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_28_result_int[2]~0     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_27_result_int[1]~14    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_26_result_int[0]~16    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~34                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~32                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~30                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~28                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~26                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~24                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~22                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~20                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~18                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~16                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~14                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~10                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~6                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~4                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~2                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~0                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~34                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_27_result_int[5]~6     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_27_result_int[4]~4     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_27_result_int[3]~2     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_27_result_int[2]~0     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_26_result_int[1]~14    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_25_result_int[0]~16    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~30                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~28                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~26                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~24                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~22                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~20                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~18                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~16                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~14                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~10                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~6                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~4                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~2                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~0                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_26_result_int[5]~6     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_26_result_int[4]~4     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_26_result_int[3]~2     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_26_result_int[2]~0     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_25_result_int[1]~14    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[0]~16    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_25_result_int[5]~6     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_25_result_int[4]~4     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_25_result_int[3]~2     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_25_result_int[2]~0     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[1]~14    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[5]~6     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[4]~4     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[3]~2     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[2]~0     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_28_result_int[1]~20    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[0]~22    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_28_result_int[2]~18    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[1]~20    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_28_result_int[8]~10    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_28_result_int[7]~8     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_28_result_int[6]~6     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_28_result_int[5]~4     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_28_result_int[4]~2     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_28_result_int[3]~0     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[2]~18    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[8]~10    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[7]~8     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[6]~6     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[5]~4     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[4]~2     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[3]~0     ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~46                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~42                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~40                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~36                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~34                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~30                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~28                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~26                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~22                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~20                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~16                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~6                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~42                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~40                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~38                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~36                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~34                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~32                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~30                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~28                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~26                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~24                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~22                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~20                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~18                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~16                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~14                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~10                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~6                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~4                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~2                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~0                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~38                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~36                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~34                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~32                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~30                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~28                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~26                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~24                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~22                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~20                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~18                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~16                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~14                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~10                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~6                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~4                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~2                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~0                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~34                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~32                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~30                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~28                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~26                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~24                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~22                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~20                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~18                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~16                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~14                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~10                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~6                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~4                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~2                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~0                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~30                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~28                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~26                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~24                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~22                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~20                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~18                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~16                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~14                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~10                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~6                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~4                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~2                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~0                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~26                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~24                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~22                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~20                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~18                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~16                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~14                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~10                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~6                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~4                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~2                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~0                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~22                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~20                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~18                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~16                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~14                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~10                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~6                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~4                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~2                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_15~0                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_14~18                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_14~16                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_14~14                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_14~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_14~10                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_14~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_14~6                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_14~4                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_14~2                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_14~0                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_13~14                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_13~12                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_13~10                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_13~8                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_13~6                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_13~4                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_13~2                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_13~0                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider|op_15~2                        ; 2       ;
; LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_28_result_int[0]~10    ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~42                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~38                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~36                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~26                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~22                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~20                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~14                       ; 2       ;
; LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~8                        ; 2       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 3,387 / 71,559 ( 5 % ) ;
; C16 interconnects     ; 18 / 2,597 ( < 1 % )   ;
; C4 interconnects      ; 1,601 / 46,848 ( 3 % ) ;
; Direct links          ; 713 / 71,559 ( < 1 % ) ;
; Global clocks         ; 5 / 20 ( 25 % )        ;
; Local interconnects   ; 998 / 24,624 ( 4 % )   ;
; R24 interconnects     ; 32 / 2,496 ( 1 % )     ;
; R4 interconnects      ; 1,818 / 62,424 ( 3 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.56) ; Number of LABs  (Total = 192) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 12                            ;
; 2                                           ; 6                             ;
; 3                                           ; 1                             ;
; 4                                           ; 6                             ;
; 5                                           ; 6                             ;
; 6                                           ; 4                             ;
; 7                                           ; 3                             ;
; 8                                           ; 4                             ;
; 9                                           ; 5                             ;
; 10                                          ; 4                             ;
; 11                                          ; 6                             ;
; 12                                          ; 3                             ;
; 13                                          ; 6                             ;
; 14                                          ; 8                             ;
; 15                                          ; 12                            ;
; 16                                          ; 106                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.33) ; Number of LABs  (Total = 192) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 9                             ;
; 1 Clock                            ; 36                            ;
; 1 Clock enable                     ; 15                            ;
; 1 Sync. load                       ; 1                             ;
; 2 Clocks                           ; 2                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.21) ; Number of LABs  (Total = 192) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 8                             ;
; 2                                            ; 10                            ;
; 3                                            ; 1                             ;
; 4                                            ; 5                             ;
; 5                                            ; 7                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 6                             ;
; 9                                            ; 4                             ;
; 10                                           ; 8                             ;
; 11                                           ; 4                             ;
; 12                                           ; 4                             ;
; 13                                           ; 5                             ;
; 14                                           ; 9                             ;
; 15                                           ; 29                            ;
; 16                                           ; 66                            ;
; 17                                           ; 3                             ;
; 18                                           ; 2                             ;
; 19                                           ; 3                             ;
; 20                                           ; 0                             ;
; 21                                           ; 2                             ;
; 22                                           ; 3                             ;
; 23                                           ; 3                             ;
; 24                                           ; 0                             ;
; 25                                           ; 2                             ;
; 26                                           ; 2                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.36) ; Number of LABs  (Total = 192) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 17                            ;
; 2                                               ; 11                            ;
; 3                                               ; 6                             ;
; 4                                               ; 8                             ;
; 5                                               ; 8                             ;
; 6                                               ; 8                             ;
; 7                                               ; 9                             ;
; 8                                               ; 18                            ;
; 9                                               ; 8                             ;
; 10                                              ; 9                             ;
; 11                                              ; 10                            ;
; 12                                              ; 11                            ;
; 13                                              ; 22                            ;
; 14                                              ; 12                            ;
; 15                                              ; 9                             ;
; 16                                              ; 23                            ;
; 17                                              ; 2                             ;
; 18                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.22) ; Number of LABs  (Total = 192) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 6                             ;
; 3                                            ; 5                             ;
; 4                                            ; 8                             ;
; 5                                            ; 10                            ;
; 6                                            ; 3                             ;
; 7                                            ; 3                             ;
; 8                                            ; 5                             ;
; 9                                            ; 1                             ;
; 10                                           ; 4                             ;
; 11                                           ; 10                            ;
; 12                                           ; 5                             ;
; 13                                           ; 9                             ;
; 14                                           ; 11                            ;
; 15                                           ; 6                             ;
; 16                                           ; 9                             ;
; 17                                           ; 9                             ;
; 18                                           ; 7                             ;
; 19                                           ; 5                             ;
; 20                                           ; 10                            ;
; 21                                           ; 7                             ;
; 22                                           ; 10                            ;
; 23                                           ; 8                             ;
; 24                                           ; 10                            ;
; 25                                           ; 6                             ;
; 26                                           ; 5                             ;
; 27                                           ; 6                             ;
; 28                                           ; 6                             ;
; 29                                           ; 1                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 0                             ;
; 33                                           ; 2                             ;
; 34                                           ; 0                             ;
; 35                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ; 36        ; 36        ; 0            ; 24           ; 0            ; 0            ; 12           ; 0            ; 24           ; 12           ; 0            ; 0            ; 0            ; 24           ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ; 0         ; 0         ; 36           ; 12           ; 36           ; 36           ; 24           ; 36           ; 12           ; 24           ; 36           ; 36           ; 36           ; 12           ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; oDIN               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oCS_n              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oSCLK              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RS                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RW                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENA                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_LCD[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_LCD[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_LCD[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_LCD[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_LCD[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_LCD[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_LCD[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_LCD[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BLCD[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BLCD[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BLCD[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BLCD[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BLCD[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BLCD[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BLCD[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BLCD[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phaseA             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phaseB             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; motDC[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; motDC[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; plusGrSg           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selGrSeg           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iGO                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iCH[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iCH[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iCH[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iDOUT              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; start              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                     ;
+-----------------+-------------------------------------------------------------+-------------------+
; Source Clock(s) ; Destination Clock(s)                                        ; Delay Added in ns ;
+-----------------+-------------------------------------------------------------+-------------------+
; clk             ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN     ; 42.7              ;
; clk             ; clk                                                         ; 17.2              ;
; clk             ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN,I/O ; 1.4               ;
+-----------------+-------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                             ;
+-------------------------------------------------------------+---------------------------------------------------------+-------------------+
; Source Register                                             ; Destination Register                                    ; Delay Added in ns ;
+-------------------------------------------------------------+---------------------------------------------------------+-------------------+
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN     ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_INI ; 2.534             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[1]        ; 1.335             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.LEER_RAM      ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[1]        ; 1.332             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.INI_LCD       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[4]        ; 1.287             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[6]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6]        ; 1.286             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[14]      ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[15]      ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[12]      ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[11]      ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[10]      ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[9]       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[8]       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[13]      ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[6]       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[5]       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[4]       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[3]       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[2]       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[1]       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[0]       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.POS_RAM       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.POSICION      ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CHAR_ASCII    ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CD_SHIFT      ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.ESCRIBIR_LCD  ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_HOME   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_LCD    ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_INI     ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[7]       ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 1.279             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS                   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS               ; 1.237             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CHECAR        ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS               ; 1.237             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_HOME2  ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[4]        ; 1.097             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[2]          ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[2]        ; 1.092             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[6]           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6]        ; 1.058             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[7]          ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[7]        ; 1.049             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[4]          ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[4]        ; 1.046             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[5]          ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[5]        ; 1.034             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[1]          ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[1]        ; 1.024             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[3]          ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[3]        ; 0.986             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[0]            ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[0]        ; 0.969             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[6]          ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6]        ; 0.959             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[3]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[3]        ; 0.911             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[1]           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[1]        ; 0.761             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[7]           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[7]        ; 0.749             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[4]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[4]        ; 0.706             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[2]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[2]        ; 0.679             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[3]           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[3]        ; 0.669             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[0]          ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[0]        ; 0.652             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[5]           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[5]        ; 0.642             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]            ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[3]        ; 0.639             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[0]        ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[1]        ; 0.635             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR1   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS               ; 0.618             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR2   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS               ; 0.618             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR3   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS               ; 0.618             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR4   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS               ; 0.618             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR5   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS               ; 0.618             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR6   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS               ; 0.618             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR7   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS               ; 0.618             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CREAR_CHAR8   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RS               ; 0.618             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[4]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[4]        ; 0.615             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[5]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[5]        ; 0.514             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[4]           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[4]        ; 0.511             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[2]            ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[2]        ; 0.503             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[1]            ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[1]        ; 0.462             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ENA                  ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ENA              ; 0.449             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[2]           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[2]        ; 0.367             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[2]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[2]        ; 0.338             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[4]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[5]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[3]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[2]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[1]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[0]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[11]                                  ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[10]                                  ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[9]                                   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[8]                                   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[7]                                   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[6]                                   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[5]                                   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[2]                                   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[4]                                   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[1]                                   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[3]                                   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; ADCModule:ADC_1|OutCkt[0]                                   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_FIN ; 0.323             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[1]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[1]        ; 0.287             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[3]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[3]        ; 0.235             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[0]           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[0]        ; 0.225             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[0]         ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[0]        ; 0.031             ;
+-------------------------------------------------------------+---------------------------------------------------------+-------------------+
Note: This table only shows the top 89 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE22F17C6 for design "Pscan"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 25, and phase shift of 180 degrees (250000 ps) for ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 36 pins of 36 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Pscan.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CHECAR
        Info (176357): Destination node LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_LCD
        Info (176357): Destination node LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_HOME
        Info (176357): Destination node LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_HOME2
        Info (176357): Destination node LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY
        Info (176357): Destination node LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.LEER_RAM
        Info (176357): Destination node LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_INI
Info (176353): Automatically promoted node LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6]~19 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node iGO~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADCModule:ADC_1|oSCLK~0
        Info (176357): Destination node ADCModule:ADC_1|OutCkt[11]~2
        Info (176357): Destination node oCS_n~output
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 10 input, 24 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:28
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:26
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 7.72 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Info (144001): Generated suppressed messages file E:/FCE/LCE/Tesis/VHDL/tess2/output_files/Pscan.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5329 megabytes
    Info: Processing ended: Tue Mar 05 17:20:25 2019
    Info: Elapsed time: 00:01:47
    Info: Total CPU time (on all processors): 00:01:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/FCE/LCE/Tesis/VHDL/tess2/output_files/Pscan.fit.smsg.


