{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "27", "@year": "2019", "@timestamp": "2019-10-27T22:56:43.000043-04:00", "@month": "10"}, "ait:date-sort": {"@day": "11", "@year": "2011", "@month": "07"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "High-performance hardware accelerators for sorting and managing priorities", "abstracts": "The paper describes the hardware implementation and optimization of algorithms that process tree-like data structures which are needed for numerous practical applications in such areas as databases, embedded systems, and networks requiring priority management. The emphasis is done on applications that involve fast processing of new incoming data items, such as resorting. Parallelism is achieved by constructing N binary trees (N1) and applying concurrent operations to N trees at the same time with the aid of N communicating processing modules. It is shown that the considered technique can efficiently be combined with sorting networks, which gives new potentialities for optimization. Modeling in software, experiments with FPGA-based circuits on different computing platforms, and comparisons with the other known methods demonstrate that the performance is increased significantly. It is also shown that the proposed algorithms are easily scalable. \u00a9 2011 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "fast resorting", "@xml:lang": "eng"}, {"$": "hierarchical FSMs", "@xml:lang": "eng"}, {"$": "managing priorities", "@xml:lang": "eng"}, {"$": "parallelization", "@xml:lang": "eng"}, {"$": "sorting networks", "@xml:lang": "eng"}, {"$": "tree-like data structures", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. IEEE Symp. Des. Diagn. Electr. Circuits Syst., DDECS", "@country": "usa", "issuetitle": "Proceedings of the 2011 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2011", "volisspag": {"pagerange": {"@first": "313", "@last": "318"}}, "@type": "p", "publicationyear": {"@first": "2011"}, "isbn": {"$": "9781424497560", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2011", "confsponsors": {"confsponsor": [{"$": "Brandenburg University of Technology Cottbus (BTU)"}, {"$": "IHP- Leibniz Inst. \"Innovations High Perform. Microelectron.\""}, {"$": "Deutsche Forschungsgemeinschaft (DFG)"}, {"$": "IEEE Computer Society"}, {"$": "Test Technology Technical Council (TTTC)"}], "@complete": "y"}, "confcatnumber": "CFP11DDE-ART", "conflocation": {"city-group": "Cottbus", "@country": "deu"}, "confcode": "85370", "confdate": {"enddate": {"@day": "15", "@year": "2011", "@month": "04"}, "startdate": {"@day": "13", "@year": "2011", "@month": "04"}}}}}, "sourcetitle": "Proceedings of the 2011 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2011", "article-number": "5783103", "@srcid": "19900192330", "publicationdate": {"year": "2011", "date-text": {"@xfab-added": "true", "$": "2011"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "1708"}, {"$": "2207"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "903.2", "classification-description": "Information Dissemination"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "461.9", "classification-description": "Biology"}, {"classification-code": "703.1", "classification-description": "Electric Networks"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2011 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "11", "@year": "2011", "@month": "07"}}, "itemidlist": {"itemid": [{"$": "362071738", "@idtype": "PUI"}, {"$": "20112814127636", "@idtype": "CPX"}, {"$": "79959962770", "@idtype": "SCP"}, {"$": "79959962770", "@idtype": "SGR"}], "ce:doi": "10.1109/DDECS.2011.5783103"}}, "tail": {"bibliography": {"@refcount": "17", "reference": [{"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, C. Stain, Introduction to Algorithms, 2nd edition, MIT Press, 2002.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2nd edition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satistiability solvers\", Proceedings of the 45th ACM/IEEE Design Automation Conference - DAC 2008, pp. 780-785.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satistiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proceedings of the 45th ACM/IEEE Design Automation Conference - DAC"}}, {"ref-fulltext": "R. Mueller, J. Teubner, G. Alonso, \"Data processing on FPGAs\", Proc. VLDB Endowment 2(1), 2009.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Data processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "77952261145", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "1"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Proc. VLDB Endowment"}}, {"ref-fulltext": "B. Gedik, R.R. Bordawekar, P.S. Yu, \"Cell Sort: High performance sorting on the Cell processor\", Proc. 33rd Int'1 Conference on Very Large Data Bases (VLDB), Vienna, Austria, pp. 1286-1297,2007.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Cell Sort: High performance sorting on the cell processor"}, "refd-itemidlist": {"itemid": {"$": "85011017823", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1286", "@last": "1297"}}, "ref-text": "Vienna, Austria", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Gedik", "ce:indexed-name": "Gedik B."}, {"@seq": "2", "ce:initials": "R.R.", "@_fa": "true", "ce:surname": "Bordawekar", "ce:indexed-name": "Bordawekar R.R."}, {"@seq": "3", "ce:initials": "P.S.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu P.S."}]}, "ref-sourcetitle": "Proc. 33rd Int'1 Conference on Very Large Data Bases (VLDB)"}}, {"ref-fulltext": "J. Chhugani, AD. Nguyen, V.W. Lee, W. Macy, M. Hagog, Y.K. Chen, A Baransi, S. Kumar, P. Dubey, \"Efficient implementation of sorting on multi-core SIMD CPU architecture\", Proc VLDB Endowment 1(2), pp. 1313-1324, 2008.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Efficient implementation of sorting on multi-core SIMD CPU architecture"}, "refd-itemidlist": {"itemid": {"$": "84865096511", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "1", "@issue": "2"}, "pagerange": {"@first": "1313", "@last": "1324"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Chhugani", "ce:indexed-name": "Chhugani J."}, {"@seq": "2", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Nguyen", "ce:indexed-name": "Nguyen A.D."}, {"@seq": "3", "ce:initials": "V.W.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee V.W."}, {"@seq": "4", "ce:initials": "W.", "@_fa": "true", "ce:surname": "MacY", "ce:indexed-name": "MacY W."}, {"@seq": "5", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Hagog", "ce:indexed-name": "Hagog M."}, {"@seq": "6", "ce:initials": "Y.K.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen Y.K."}, {"@seq": "7", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Baransi", "ce:indexed-name": "Baransi A."}, {"@seq": "8", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar S."}, {"@seq": "9", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Dubey", "ce:indexed-name": "Dubey P."}]}, "ref-sourcetitle": "Proc VLDB Endowment"}}, {"ref-fulltext": "N.K. Govindaraju, J. Gray, R. Kumar, D. Manocha, \"GPUTeraSort: High performance graphics co-processor sorting for large database management\", Proc. 2006 ACM SIGMOD Int'1 Conference on Management of Data, Chicago, IL, USA, pp. 325-336, 2006. (Pubitemid 46950863)", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "GPUTeraSort: High performance graphics co-processor sorting for large database management"}, "refd-itemidlist": {"itemid": {"$": "33947607609", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "325", "@last": "336"}}, "ref-text": "DOI 10.1145/1142473.1142511, SIGMOD 2006 - Proceedings of the ACM SIGMOD International Conference on Management of Data", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Govindaraju", "ce:indexed-name": "Govindaraju N."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gray", "ce:indexed-name": "Gray J."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar R."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Manocha", "ce:indexed-name": "Manocha D."}]}, "ref-sourcetitle": "Proceedings of the ACM SIGMOD International Conference on Management of Data"}}, {"ref-fulltext": "H. Inoue, T. Moriyama, H. Komatsu, T. Nakatani, \"AA-Sort: A new parallel sorting algorithm for multi-core SIMD processors\", Proc. Int'I Conference on Parallel Architecture and Compilation Techniques (PACT), Brasov, Romania, pp. 189-198,2007.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "AA-Sort: A new parallel sorting algorithm for multi-core SIMD processors"}, "refd-itemidlist": {"itemid": {"$": "47849101190", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "189", "@last": "198"}}, "ref-text": "Brasov, Romania", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Inoue", "ce:indexed-name": "Inoue H."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Moriyama", "ce:indexed-name": "Moriyama T."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Komatsu", "ce:indexed-name": "Komatsu H."}, {"@seq": "4", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Nakatani", "ce:indexed-name": "Nakatani T."}]}, "ref-sourcetitle": "Proc. Int'I Conference on Parallel Architecture and Compilation Techniques (PACT)"}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming, Volume 3: Sorting and Searching, 2nd edn., Addison-Wesley, 1998.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "The art of computer programming"}, "refd-itemidlist": {"itemid": {"$": "0003294665", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "2nd edn., Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "Sorting and Searching"}}, {"ref-fulltext": "B.W. Kernighan, D.M. Ritchie, The C Programming Language, Prentice Hall, 1988.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1988"}, "refd-itemidlist": {"itemid": {"$": "0003405432", "@idtype": "SGR"}}, "ref-text": "Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Kernighan", "ce:indexed-name": "Kernighan B.W."}, {"@seq": "2", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Ritchie", "ce:indexed-name": "Ritchie D.M."}]}, "ref-sourcetitle": "The C Programming Language"}}, {"ref-fulltext": "R.D. Chamberlain, N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems\", Proc. 3rd Int'I Workshop on High-Performance Reconfigurable Computing Technology and Applications, 2009.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rd Int'I Workshop on High-Performance Reconfigurable Computing Technology and Applications"}}, {"ref-fulltext": "P.A. Pietrzyk, A Shaoutnew, \"Message Based Priority Buffer Insertion Ring Protocol\", Electronics Letters, vol. 27, no. 23, pp. 2106-2108, 1991.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "1991"}, "ref-title": {"ref-titletext": "Message based priority buffer insertion ring protocol"}, "refd-itemidlist": {"itemid": {"$": "0040442083", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "27", "@issue": "23"}, "pagerange": {"@first": "2106", "@last": "2108"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.A.", "@_fa": "true", "ce:surname": "Pietrzyk", "ce:indexed-name": "Pietrzyk P.A."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Shaoutnew", "ce:indexed-name": "Shaoutnew A."}]}, "ref-sourcetitle": "Electronics Letters"}}, {"ref-fulltext": "A. Zakrevskij, Y. Pottosin, L. Cheremisinova, Combinatorial Algorithms of Discrete Mathematics, TUT Press, Tallinn, 2008.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-text": "TUT Press, Tallinn", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottosin", "ce:indexed-name": "Pottosin Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisinova", "ce:indexed-name": "Cheremisinova L."}]}, "ref-sourcetitle": "Combinatorial Algorithms of Discrete Mathematics"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, B. Pimentel, \"FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms\", Proceedings of the 15th International Conference on Field-Programmable Logic and Applications - FPL'2005, Finland, August 2005, pp. 235-240. (Pubitemid 44183439)", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2005"}, "pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "DOI 10.1109/FPL.2005.1515728, 1515728, Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and Their Use for Digital Control\", IEEE Trans. on VLSI, vol. 7, no. 2, pp. 222-228, 1999.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite-state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, A Sudnitson, \"Hardware Implementation of Recursive Algorithms\", Proceedings of the 2010 IEEE International 53rdMidwest Symposium on Circuits and Systems - MWSCAS 2010, Seattle, USA, August 2010, pp. 225-228.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Hardware implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "77956588948", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "225", "@last": "228"}}, "ref-text": "Seattle, USA, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proceedings of the 2010 IEEE International 53rdMidwest Symposium on Circuits and Systems - MWSCAS 2010"}}, {"ref-fulltext": "X. Ye, D. Fan, W. Lin, N. Yuan, P. Ienne, \"GPU-Warpsort: A Fast Comparison-based Sorting Algorithm on GPUs\", IEEE Symp. IPDPS 2010, April, 2010.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "GPU-Warpsort: A fast comparison-based sorting algorithm on GPUs"}, "refd-itemidlist": {"itemid": {"$": "79959993700", "@idtype": "SGR"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "IEEE Symp. IPDPS 2010"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems\", Proceedings of the 7th Asian Control Conference -ASCC'2009, Hong Kong, August 2009, pp. 9-14.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling, design, and implementation of a priority buffer for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-text": "Hong Kong, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the 7th Asian Control Conference -ASCC'2009"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-79959962770", "dc:description": "The paper describes the hardware implementation and optimization of algorithms that process tree-like data structures which are needed for numerous practical applications in such areas as databases, embedded systems, and networks requiring priority management. The emphasis is done on applications that involve fast processing of new incoming data items, such as resorting. Parallelism is achieved by constructing N binary trees (N1) and applying concurrent operations to N trees at the same time with the aid of N communicating processing modules. It is shown that the considered technique can efficiently be combined with sorting networks, which gives new potentialities for optimization. Modeling in software, experiments with FPGA-based circuits on different computing platforms, and comparisons with the other known methods demonstrate that the performance is increased significantly. It is also shown that the proposed algorithms are easily scalable. \u00a9 2011 IEEE.", "prism:coverDate": "2011-07-11", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79959962770", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79959962770"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79959962770&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79959962770&origin=inward"}], "prism:isbn": "9781424497560", "prism:publicationName": "Proceedings of the 2011 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2011", "source-id": "19900192330", "citedby-count": "1", "subtype": "cp", "prism:pageRange": "313-318", "dc:title": "High-performance hardware accelerators for sorting and managing priorities", "prism:endingPage": "318", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/DDECS.2011.5783103", "prism:startingPage": "313", "article-number": "5783103", "dc:identifier": "SCOPUS_ID:79959962770"}, "idxterms": {"mainterm": [{"$": "fast resorting", "@weight": "a", "@candidate": "n"}, {"$": "hierarchical FSMs", "@weight": "a", "@candidate": "n"}, {"$": "managing priorities", "@weight": "a", "@candidate": "n"}, {"$": "Parallelizations", "@weight": "a", "@candidate": "n"}, {"$": "sorting networks", "@weight": "a", "@candidate": "n"}, {"$": "tree-like data structures", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "fast resorting"}, {"@_fa": "true", "$": "hierarchical FSMs"}, {"@_fa": "true", "$": "managing priorities"}, {"@_fa": "true", "$": "parallelization"}, {"@_fa": "true", "$": "sorting networks"}, {"@_fa": "true", "$": "tree-like data structures"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Control and Systems Engineering", "@code": "2207", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}