UART_processing_system7_0_0.v,verilog,xil_defaultlib,../../../../UART.srcs/sources_1/bd/UART/ip/UART_processing_system7_0_0/sim/UART_processing_system7_0_0.v,incdir="$ref_dir/../../../../UART.srcs/sources_1/bd/UART/ipshared/ec67/hdl"incdir="$ref_dir/../../../../UART.srcs/sources_1/bd/UART/ipshared/8c62/hdl"incdir="../../../../UART.srcs/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART.srcs/sources_1/bd/UART/ipshared/8c62/hdl"incdir="../../../../UART.srcs/sources_1/bd/UART/ip/UART_processing_system7_0_0"
UART.vhd,vhdl,xil_defaultlib,../../../../UART.srcs/sources_1/bd/UART/sim/UART.vhd,incdir="$ref_dir/../../../../UART.srcs/sources_1/bd/UART/ipshared/ec67/hdl"incdir="$ref_dir/../../../../UART.srcs/sources_1/bd/UART/ipshared/8c62/hdl"incdir="../../../../UART.srcs/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART.srcs/sources_1/bd/UART/ipshared/8c62/hdl"incdir="../../../../UART.srcs/sources_1/bd/UART/ip/UART_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
