Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 21 20:37:46 2024
| Host         : DESKTOP-609QEO1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodIPs_rst_mig_7series_0_81M_0'

1. Summary
----------

SUCCESS in the update of PmodIPs_rst_mig_7series_0_81M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 14)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 21 20:37:46 2024
| Host         : DESKTOP-609QEO1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodIPs_rst_clk_wiz_0_100M_0'

1. Summary
----------

SUCCESS in the update of PmodIPs_rst_clk_wiz_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 14)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 21 20:37:46 2024
| Host         : DESKTOP-609QEO1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodIPs_mig_7series_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of PmodIPs_mig_7series_0_0 (xilinx.com:ip:mig_7series:4.2 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'PmodIPs_mig_7series_0_0'.


-Upgrade has removed interface 'DDR3'

-Upgrade has removed interface 'S_AXI'

-Upgrade has added interface 'CLK_REF' (xilinx.com:interface:diff_clock:1.0)


4. Connection Warnings
----------------------

Detected external port differences while upgrading 'PmodIPs_mig_7series_0_0'. These changes may impact your design.


-Upgrade has removed port 'aresetn'

-Upgrade has removed port 'clk_ref_i'

-Upgrade has removed port 'ddr3_addr'

-Upgrade has removed port 'ddr3_ba'

-Upgrade has removed port 'ddr3_cas_n'

-Upgrade has removed port 'ddr3_ck_n'

-Upgrade has removed port 'ddr3_ck_p'

-Upgrade has removed port 'ddr3_cke'

-Upgrade has removed port 'ddr3_cs_n'

-Upgrade has removed port 'ddr3_dm'

-Upgrade has removed port 'ddr3_dq'

-Upgrade has removed port 'ddr3_dqs_n'

-Upgrade has removed port 'ddr3_dqs_p'

-Upgrade has removed port 'ddr3_odt'

-Upgrade has removed port 'ddr3_ras_n'

-Upgrade has removed port 'ddr3_reset_n'

-Upgrade has removed port 'ddr3_we_n'

-Upgrade has removed port 'init_calib_complete'

-Upgrade has removed port 'mmcm_locked'

-Upgrade has removed port 's_axi_araddr'

-Upgrade has removed port 's_axi_arburst'

-Upgrade has removed port 's_axi_arcache'

-Upgrade has removed port 's_axi_arid'

-Upgrade has removed port 's_axi_arlen'

-Upgrade has removed port 's_axi_arlock'

-Upgrade has removed port 's_axi_arprot'

-Upgrade has removed port 's_axi_arqos'

-Upgrade has removed port 's_axi_arready'

-Upgrade has removed port 's_axi_arsize'

-Upgrade has removed port 's_axi_arvalid'

-Upgrade has removed port 's_axi_awaddr'

-Upgrade has removed port 's_axi_awburst'

-Upgrade has removed port 's_axi_awcache'

-Upgrade has removed port 's_axi_awid'

-Upgrade has removed port 's_axi_awlen'

-Upgrade has removed port 's_axi_awlock'

-Upgrade has removed port 's_axi_awprot'

-Upgrade has removed port 's_axi_awqos'

-Upgrade has removed port 's_axi_awready'

-Upgrade has removed port 's_axi_awsize'

-Upgrade has removed port 's_axi_awvalid'

-Upgrade has removed port 's_axi_bid'

-Upgrade has removed port 's_axi_bready'

-Upgrade has removed port 's_axi_bresp'

-Upgrade has removed port 's_axi_bvalid'

-Upgrade has removed port 's_axi_rdata'

-Upgrade has removed port 's_axi_rid'

-Upgrade has removed port 's_axi_rlast'

-Upgrade has removed port 's_axi_rready'

-Upgrade has removed port 's_axi_rresp'

-Upgrade has removed port 's_axi_rvalid'

-Upgrade has removed port 's_axi_wdata'

-Upgrade has removed port 's_axi_wlast'

-Upgrade has removed port 's_axi_wready'

-Upgrade has removed port 's_axi_wstrb'

-Upgrade has removed port 's_axi_wvalid'

-Upgrade has removed port 'sys_clk_i'

-Upgrade has removed port 'ui_addn_clk_0'

-Upgrade has removed port 'ui_clk'

-Upgrade has removed port 'ui_clk_sync_rst'

-Upgrade has added port 'clk_ref_n'

-Upgrade has added port 'clk_ref_p'


5. Addressing Information
-------------------------

Detected addressing differences while upgrading 'PmodIPs_mig_7series_0_0'. These changes may impact your design.


-Upgrade has removed address block 'memmap/memaddr'


6. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'PmodIPs_mig_7series_0_0'. Restoring to previous valid configuration.


7. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:mig_7series:4.2 -user_name PmodIPs_mig_7series_0_0
set_property -dict "\
  CONFIG.ARESETN.INSERT_VIP {0} \
  CONFIG.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.BOARD_MIG_PARAM {ddr3_sdram} \
  CONFIG.C0_ARESETN.INSERT_VIP {0} \
  CONFIG.C0_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C1_ARESETN.INSERT_VIP {0} \
  CONFIG.C1_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C2_ARESETN.INSERT_VIP {0} \
  CONFIG.C2_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C3_ARESETN.INSERT_VIP {0} \
  CONFIG.C3_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C4_ARESETN.INSERT_VIP {0} \
  CONFIG.C4_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C5_ARESETN.INSERT_VIP {0} \
  CONFIG.C5_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C6_ARESETN.INSERT_VIP {0} \
  CONFIG.C6_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C7_ARESETN.INSERT_VIP {0} \
  CONFIG.C7_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.CLK_REF_I.ASSOCIATED_BUSIF {} \
  CONFIG.CLK_REF_I.ASSOCIATED_PORT {} \
  CONFIG.CLK_REF_I.ASSOCIATED_RESET {} \
  CONFIG.CLK_REF_I.CLK_DOMAIN {PmodIPs_mig_7series_0_0_ui_clk} \
  CONFIG.CLK_REF_I.FREQ_HZ {199692308} \
  CONFIG.CLK_REF_I.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK_REF_I.INSERT_VIP {0} \
  CONFIG.CLK_REF_I.PHASE {0} \
  CONFIG.CLOCK.ASSOCIATED_BUSIF {S_AXI:S_AXI_CTRL} \
  CONFIG.CLOCK.ASSOCIATED_PORT {} \
  CONFIG.CLOCK.ASSOCIATED_RESET {aresetn:ui_clk_sync_rst} \
  CONFIG.CLOCK.CLK_DOMAIN {PmodIPs_mig_7series_0_0_ui_clk} \
  CONFIG.CLOCK.FREQ_HZ {81247969} \
  CONFIG.CLOCK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLOCK.INSERT_VIP {0} \
  CONFIG.CLOCK.PHASE {0} \
  CONFIG.Component_Name {PmodIPs_mig_7series_0_0} \
  CONFIG.DDR2_RESET.INSERT_VIP {0} \
  CONFIG.DDR2_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.DDR3.AXI_ARBITRATION_SCHEME {TDM} \
  CONFIG.DDR3.BURST_LENGTH {8} \
  CONFIG.DDR3.CAN_DEBUG {false} \
  CONFIG.DDR3.CAS_LATENCY {11} \
  CONFIG.DDR3.CAS_WRITE_LATENCY {11} \
  CONFIG.DDR3.CS_ENABLED {true} \
  CONFIG.DDR3.CUSTOM_PARTS {} \
  CONFIG.DDR3.DATA_MASK_ENABLED {true} \
  CONFIG.DDR3.DATA_WIDTH {8} \
  CONFIG.DDR3.MEMORY_PART {} \
  CONFIG.DDR3.MEMORY_TYPE {COMPONENTS} \
  CONFIG.DDR3.MEM_ADDR_MAP {ROW_COLUMN_BANK} \
  CONFIG.DDR3.SLOT {Single} \
  CONFIG.DDR3.TIMEPERIOD_PS {1250} \
  CONFIG.DDR3_RESET.INSERT_VIP {0} \
  CONFIG.DDR3_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.LPDDR2_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.MIG_DONT_TOUCH_PARAM {Custom} \
  CONFIG.MMCM_CLKOUT0.ASSOCIATED_ASYNC_RESET {aresetn} \
  CONFIG.MMCM_CLKOUT0.ASSOCIATED_BUSIF {} \
  CONFIG.MMCM_CLKOUT0.ASSOCIATED_PORT {} \
  CONFIG.MMCM_CLKOUT0.ASSOCIATED_RESET {} \
  CONFIG.MMCM_CLKOUT0.CLK_DOMAIN {PmodIPs_mig_7series_0_0_ui_clk} \
  CONFIG.MMCM_CLKOUT0.FREQ_HZ {199692308} \
  CONFIG.MMCM_CLKOUT0.FREQ_TOLERANCE_HZ {0} \
  CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT0.PHASE {0} \
  CONFIG.MMCM_CLKOUT1.ASSOCIATED_ASYNC_RESET {aresetn} \
  CONFIG.MMCM_CLKOUT1.ASSOCIATED_BUSIF {} \
  CONFIG.MMCM_CLKOUT1.ASSOCIATED_PORT {} \
  CONFIG.MMCM_CLKOUT1.ASSOCIATED_RESET {} \
  CONFIG.MMCM_CLKOUT1.CLK_DOMAIN {} \
  CONFIG.MMCM_CLKOUT1.FREQ_HZ {649000000} \
  CONFIG.MMCM_CLKOUT1.FREQ_TOLERANCE_HZ {0} \
  CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT1.PHASE {0} \
  CONFIG.MMCM_CLKOUT2.ASSOCIATED_ASYNC_RESET {aresetn} \
  CONFIG.MMCM_CLKOUT2.ASSOCIATED_BUSIF {} \
  CONFIG.MMCM_CLKOUT2.ASSOCIATED_PORT {} \
  CONFIG.MMCM_CLKOUT2.ASSOCIATED_RESET {} \
  CONFIG.MMCM_CLKOUT2.CLK_DOMAIN {} \
  CONFIG.MMCM_CLKOUT2.FREQ_HZ {649000000} \
  CONFIG.MMCM_CLKOUT2.FREQ_TOLERANCE_HZ {0} \
  CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT2.PHASE {0} \
  CONFIG.MMCM_CLKOUT3.ASSOCIATED_ASYNC_RESET {aresetn} \
  CONFIG.MMCM_CLKOUT3.ASSOCIATED_BUSIF {} \
  CONFIG.MMCM_CLKOUT3.ASSOCIATED_PORT {} \
  CONFIG.MMCM_CLKOUT3.ASSOCIATED_RESET {} \
  CONFIG.MMCM_CLKOUT3.CLK_DOMAIN {} \
  CONFIG.MMCM_CLKOUT3.FREQ_HZ {649000000} \
  CONFIG.MMCM_CLKOUT3.FREQ_TOLERANCE_HZ {0} \
  CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT3.PHASE {0} \
  CONFIG.MMCM_CLKOUT4.ASSOCIATED_ASYNC_RESET {aresetn} \
  CONFIG.MMCM_CLKOUT4.ASSOCIATED_BUSIF {} \
  CONFIG.MMCM_CLKOUT4.ASSOCIATED_PORT {} \
  CONFIG.MMCM_CLKOUT4.ASSOCIATED_RESET {} \
  CONFIG.MMCM_CLKOUT4.CLK_DOMAIN {} \
  CONFIG.MMCM_CLKOUT4.FREQ_HZ {649000000} \
  CONFIG.MMCM_CLKOUT4.FREQ_TOLERANCE_HZ {0} \
  CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT4.PHASE {0} \
  CONFIG.QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.QDRIIP_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.RESET.INSERT_VIP {0} \
  CONFIG.RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
  CONFIG.RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.RLDIII_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.RLDII_RESET.INSERT_VIP {0} \
  CONFIG.RLDII_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.SYSTEM_RESET.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.SYSTEM_RESET.INSERT_VIP {0} \
  CONFIG.SYSTEM_RESET.POLARITY {ACTIVE_LOW} \
  CONFIG.SYS_CLK_I.ASSOCIATED_BUSIF {} \
  CONFIG.SYS_CLK_I.ASSOCIATED_PORT {} \
  CONFIG.SYS_CLK_I.ASSOCIATED_RESET {} \
  CONFIG.SYS_CLK_I.CLK_DOMAIN {PmodIPs_sys_clk_i} \
  CONFIG.SYS_CLK_I.FREQ_HZ {100000000} \
  CONFIG.SYS_CLK_I.FREQ_TOLERANCE_HZ {0} \
  CONFIG.SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.SYS_CLK_I.PHASE {0.0} \
  CONFIG.S_AXI.ADDR_WIDTH {28} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {PmodIPs_mig_7series_0_0_ui_clk} \
  CONFIG.S_AXI.DATA_WIDTH {128} \
  CONFIG.S_AXI.FREQ_HZ {81247969} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {1} \
  CONFIG.S_AXI.HAS_CACHE {1} \
  CONFIG.S_AXI.HAS_LOCK {1} \
  CONFIG.S_AXI.HAS_PROT {1} \
  CONFIG.S_AXI.HAS_QOS {1} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {4} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0} \
  CONFIG.S_AXI.PROTOCOL {AXI4} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.XML_INPUT_FILE {board.prj} " [get_ips PmodIPs_mig_7series_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 21 20:37:46 2024
| Host         : DESKTOP-609QEO1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodIPs_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the update of PmodIPs_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 13)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 21 20:37:46 2024
| Host         : DESKTOP-609QEO1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodIPs_axi_uartlite_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of PmodIPs_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 33)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'usb_uart' on parameter 'UARTLITE BOARD INTERFACE' due to the following failure - 
Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'PmodIPs_axi_uartlite_0_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_uartlite:2.0 -user_name PmodIPs_axi_uartlite_0_0
set_property -dict "\
  CONFIG.ACLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.ACLK.ASSOCIATED_PORT {} \
  CONFIG.ACLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.ACLK.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.ACLK.FREQ_HZ {100015812} \
  CONFIG.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.ACLK.INSERT_VIP {0} \
  CONFIG.ACLK.PHASE {0.0} \
  CONFIG.ARESETN.INSERT_VIP {0} \
  CONFIG.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C_BAUDRATE {9600} \
  CONFIG.C_DATA_BITS {8} \
  CONFIG.C_ODD_PARITY {0} \
  CONFIG.C_S_AXI_ACLK_FREQ_HZ {100015812} \
  CONFIG.C_S_AXI_ACLK_FREQ_HZ_d {100.015812} \
  CONFIG.C_USE_PARITY {0} \
  CONFIG.Component_Name {PmodIPs_axi_uartlite_0_0} \
  CONFIG.INTERRUPT.PortWidth {1} \
  CONFIG.INTERRUPT.SENSITIVITY {EDGE_RISING} \
  CONFIG.PARITY {No_Parity} \
  CONFIG.S_AXI.ADDR_WIDTH {4} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100015812} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {0} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.0} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.UART.BOARD.ASSOCIATED_PARAM {UARTLITE_BOARD_INTERFACE} \
  CONFIG.UARTLITE_BOARD_INTERFACE {usb_uart} \
  CONFIG.USE_BOARD_FLOW {true} " [get_ips PmodIPs_axi_uartlite_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 21 20:37:46 2024
| Host         : DESKTOP-609QEO1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodIPs_axi_smc_0'

1. Summary
----------

SUCCESS in the update of PmodIPs_axi_smc_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 21)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
PmodIPs_axi_smc_0 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 21 20:37:46 2024
| Host         : DESKTOP-609QEO1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodIPs_axi_gpio_0_8'

1. Summary
----------

SUCCESS in the update of PmodIPs_axi_gpio_0_8 (xilinx.com:ip:axi_gpio:2.0 (Rev. 31)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 21 20:37:46 2024
| Host         : DESKTOP-609QEO1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodIPs_axi_gpio_0_6'

1. Summary
----------

CAUTION (success, with warnings) in the update of PmodIPs_axi_gpio_0_6 (xilinx.com:ip:axi_gpio:2.0 (Rev. 31)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'rgb_led' on parameter 'GPIO BOARD INTERFACE' due to the following failure - 
Value 'rgb_led' is out of the range for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' for BD Cell 'PmodIPs_axi_gpio_0_6' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'

An attempt to modify the value of disabled parameter 'C_GPIO2_WIDTH' from '32' to '4' has been ignored for IP 'PmodIPs_axi_gpio_0_6'

An attempt to modify the value of disabled parameter 'C_ALL_INPUTS_2' from '0' to '1' has been ignored for IP 'PmodIPs_axi_gpio_0_6'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_gpio:2.0 -user_name PmodIPs_axi_gpio_0_6
set_property -dict "\
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_INPUTS_2 {1} \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {0} \
  CONFIG.C_DOUT_DEFAULT {0x00000000} \
  CONFIG.C_DOUT_DEFAULT_2 {0x00000000} \
  CONFIG.C_GPIO2_WIDTH {4} \
  CONFIG.C_GPIO_WIDTH {12} \
  CONFIG.C_INTERRUPT_PRESENT {0} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_TRI_DEFAULT {0xFFFFFFFF} \
  CONFIG.C_TRI_DEFAULT_2 {0xFFFFFFFF} \
  CONFIG.Component_Name {PmodIPs_axi_gpio_0_6} \
  CONFIG.GPIO.BOARD.ASSOCIATED_PARAM {GPIO_BOARD_INTERFACE} \
  CONFIG.GPIO2_BOARD_INTERFACE {Custom} \
  CONFIG.GPIO_BOARD_INTERFACE {rgb_led} \
  CONFIG.S_AXI.ADDR_WIDTH {9} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100015812} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {0} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.0} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.S_AXI_ACLK.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S_AXI_ACLK.FREQ_HZ {100015812} \
  CONFIG.S_AXI_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_ACLK.PHASE {0.0} \
  CONFIG.S_AXI_ARESETN.INSERT_VIP {0} \
  CONFIG.S_AXI_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.USE_BOARD_FLOW {true} " [get_ips PmodIPs_axi_gpio_0_6]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 21 20:37:46 2024
| Host         : DESKTOP-609QEO1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodIPs_axi_gpio_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the update of PmodIPs_axi_gpio_0_3 (xilinx.com:ip:axi_gpio:2.0 (Rev. 31)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'led_4bits' on parameter 'GPIO BOARD INTERFACE' due to the following failure - 
Value 'led_4bits' is out of the range for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' for BD Cell 'PmodIPs_axi_gpio_0_3' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'

An attempt to modify the value of disabled parameter 'C_GPIO2_WIDTH' from '32' to '4' has been ignored for IP 'PmodIPs_axi_gpio_0_3'

An attempt to modify the value of disabled parameter 'C_ALL_INPUTS_2' from '0' to '1' has been ignored for IP 'PmodIPs_axi_gpio_0_3'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_gpio:2.0 -user_name PmodIPs_axi_gpio_0_3
set_property -dict "\
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_INPUTS_2 {1} \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {0} \
  CONFIG.C_DOUT_DEFAULT {0x00000000} \
  CONFIG.C_DOUT_DEFAULT_2 {0x00000000} \
  CONFIG.C_GPIO2_WIDTH {4} \
  CONFIG.C_GPIO_WIDTH {4} \
  CONFIG.C_INTERRUPT_PRESENT {0} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_TRI_DEFAULT {0xFFFFFFFF} \
  CONFIG.C_TRI_DEFAULT_2 {0xFFFFFFFF} \
  CONFIG.Component_Name {PmodIPs_axi_gpio_0_3} \
  CONFIG.GPIO.BOARD.ASSOCIATED_PARAM {GPIO_BOARD_INTERFACE} \
  CONFIG.GPIO2_BOARD_INTERFACE {Custom} \
  CONFIG.GPIO_BOARD_INTERFACE {led_4bits} \
  CONFIG.S_AXI.ADDR_WIDTH {9} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100015812} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {0} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.0} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.S_AXI_ACLK.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S_AXI_ACLK.FREQ_HZ {100015812} \
  CONFIG.S_AXI_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_ACLK.PHASE {0.0} \
  CONFIG.S_AXI_ARESETN.INSERT_VIP {0} \
  CONFIG.S_AXI_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.USE_BOARD_FLOW {true} " [get_ips PmodIPs_axi_gpio_0_3]


