$date
	Sun Dec 10 22:35:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 8 ! read_data [7:0] $end
$var reg 1 " clk $end
$var reg 1 # pop $end
$var reg 1 $ push $end
$var reg 1 % reset $end
$var reg 8 & write_data [7:0] $end
$scope module dut $end
$var wire 1 " clock $end
$var wire 1 # pop $end
$var wire 1 $ push $end
$var wire 1 % reset $end
$var wire 1 ' w_clk $end
$var wire 8 ( write_data [7:0] $end
$var parameter 32 ) DATA_WIDTH $end
$var parameter 32 * STACK_SIZE $end
$var reg 8 + read_data [7:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 *
b1000 )
$end
#0
$dumpvars
bx ,
bx +
b0 (
0'
b0 &
1%
1$
0#
1"
bx !
$end
#10
b100 ,
1'
0"
#20
0'
1"
b1 &
b1 (
#30
b11 ,
1'
0"
0%
#40
0'
1"
b10 &
b10 (
#50
b11 ,
1'
0"
#60
0'
1"
b11 &
b11 (
#70
b11 ,
1'
0"
#80
0'
1"
b100 &
b100 (
#90
b11 ,
1'
0"
#100
0'
1"
b101 &
b101 (
#110
b11 ,
1'
0"
#120
0'
1"
1#
0$
b110 &
b110 (
#130
b101 !
b101 +
b11 ,
1'
0"
#140
0'
1"
b111 &
b111 (
#150
b100 !
b100 +
b11 ,
1'
0"
#160
0'
1"
b1000 &
b1000 (
#170
b11 !
b11 +
b11 ,
1'
0"
#180
0'
1"
b1001 &
b1001 (
#190
b10 !
b10 +
b11 ,
1'
0"
#200
0'
1"
b1011 &
b1011 (
#210
b0 !
b0 +
b11 ,
1'
0"
#220
0'
1"
