#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec  7 12:14:21 2025
# Process ID: 6420
# Current directory: E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_1/MEDIAN_FILTER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17060 E:\HE_THONG_SO_HDL\THUC_HANH\LAB_2_VIVADO\BAI_1\MEDIAN_FILTER\MEDIAN_FILTER.xpr
# Log file: E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_1/MEDIAN_FILTER/vivado.log
# Journal file: E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_1/MEDIAN_FILTER\vivado.jou
# Running On: LAPTOP-PII719PV, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 25494 MB
#-----------------------------------------------------------
start_gui
open_project E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_1/MEDIAN_FILTER/MEDIAN_FILTER.xpr
update_compile_order -fileset sources_1
launch_simulation
source BUFFER_LINE_TESTBENCH.tcl
run 100 us
current_wave_config {Untitled 1}
add_wave {{/BUFFER_LINE_TESTBENCH/test/RAM1}} 
current_wave_config {Untitled 1}
add_wave {{/BUFFER_LINE_TESTBENCH/test/RAM2}} 
relaunch_sim
run 10 us
close_sim
launch_simulation
source BUFFER_LINE_TESTBENCH.tcl
run 15 us
current_wave_config {Untitled 2}
add_wave {{/BUFFER_LINE_TESTBENCH/test/RAM1}} 
current_wave_config {Untitled 2}
add_wave {{/BUFFER_LINE_TESTBENCH/test/RAM2}} 
relaunch_sim
run 10 us
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
source BUFFER_LINE_TESTBENCH.tcl
current_wave_config {Untitled 3}
add_wave {{/BUFFER_LINE_TESTBENCH/test/RAM1}} 
current_wave_config {Untitled 3}
add_wave {{/BUFFER_LINE_TESTBENCH/test/RAM2}} 
relaunch_sim
run 10 us
close [ open E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_1/MEDIAN_FILTER/MEDIAN_FILTER.srcs/sources_1/new/BUFFER_LINE_NOPIPE.v w ]
add_files E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_1/MEDIAN_FILTER/MEDIAN_FILTER.srcs/sources_1/new/BUFFER_LINE_NOPIPE.v
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_1/MEDIAN_FILTER/MEDIAN_FILTER.srcs/sources_1/new/BUFFER_LINE_NOPIPE.v]
update_compile_order -fileset sources_1
close_sim
launch_simulation
source BUFFER_LINE_TESTBENCH.tcl
update_compile_order -fileset sources_1
run 100 us
current_wave_config {Untitled 4}
add_wave {{/BUFFER_LINE_TESTBENCH/test/RAM1}} 
current_wave_config {Untitled 4}
add_wave {{/BUFFER_LINE_TESTBENCH/test/RAM2}} 
relaunch_sim
run 100 us
reset_run synth_1
launch_runs synth_1 -jobs 14
wait_on_run synth_1
close_sim
launch_simulation
source BUFFER_LINE_TESTBENCH.tcl
run 100 us
close_sim
launch_simulation
source BUFFER_LINE_TESTBENCH.tcl
run 100 us
close_sim
