Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f28ef0971cbd499188a951c132259b17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tx_behav xil_defaultlib.test_tx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'rd_addr' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/CPU.v:54]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'wr_data' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/CPU.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'din' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:424]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dout' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:438]
WARNING: [VRFC 10-5021] port 'clk_0' is not connected on this instance [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sim_1/new/test_tx.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rx
Compiling module xil_defaultlib.tx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.top
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXMEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.WBIF
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tx_behav
