#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sat Feb 27 23:20:48 2021
# Process ID: 7584
# Log file: /home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/planAhead_run_2/planAhead.log
# Journal file: /home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2250 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/pa.fromNetlist.tcl
# create_project -name LED_PWM -dir "/home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/planAhead_run_2" -part xc6slx16csg324-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/PWM_LED_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/caillot/Documents/Autres/Projets/FPGA/LED_PWM} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "PWM_LED_top.ucf" [current_fileset -constrset]
Adding file '/home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/PWM_LED_top.ucf' to fileset 'constrs_1'
# add_files [list {PWM_LED_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-2
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design PWM_LED_top.ngc ...
WARNING:NetListWriters:298 - No output is written to PWM_LED_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file PWM_LED_top.edif ...
ngc2edif: Total memory usage is 92132 kilobytes

Parsing EDIF File [./planAhead_run_2/LED_PWM.data/cache/PWM_LED_top_ngc_7dfac0a2.edif]
Finished Parsing EDIF File [./planAhead_run_2/LED_PWM.data/cache/PWM_LED_top_ngc_7dfac0a2.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/PWM_LED_top.ucf]
Finished Parsing UCF File [/home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/PWM_LED_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: bf8467d8
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin U16 [get_ports LED]
endgroup
set_property package_pin "" [get_ports [list  {switches[7]}]]
startgroup
set_property package_pin T10 [get_ports {switches[0]}]
endgroup
set_property package_pin "" [get_ports [list  {switches[2]}]]
startgroup
set_property package_pin T9 [get_ports {switches[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {switches[2]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {switches[3]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {switches[4]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {switches[5]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {switches[6]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {switches[7]}]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See /home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/planAhead_pid7584.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Feb 27 23:23:31 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
