Protel Design System Design Rule Check
PCB File : C:\Users\zhangcaocao\Desktop\STM32_FFT\STM32_FFT\Sheet_PCB\STM32_FFT.PcbDoc
Date     : 2019.04.22
Time     : 13:26:59

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (4700mil,3004.921mil) on Top Overlay And Pad Y2-(4699.999mil,3097.439mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (4700mil,2737.205mil) on Top Overlay And Pad Y2-(4699.999mil,2644.683mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (4700mil,3004.921mil) on Top Overlay And Pad Y2-(4699.999mil,3097.439mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (4700mil,2737.205mil) on Top Overlay And Pad Y2-(4699.999mil,2644.683mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (5387.796mil,2425mil) on Top Overlay And Pad Y1-(5480.314mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (5120.08mil,2425mil) on Top Overlay And Pad Y1-(5027.558mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (5387.796mil,2425mil) on Top Overlay And Pad Y1-(5480.314mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (5120.08mil,2425mil) on Top Overlay And Pad Y1-(5027.558mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.988mil < 10mil) Between Arc (1195mil,2025mil) on Top Overlay And Pad K1-5(1087.402mil,2025mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.389mil < 10mil) Between Arc (1195mil,2025mil) on Top Overlay And Pad K1-2(1300mil,2025mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.389mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2975mil,2300mil) on Top Overlay And Pad C15-2(3085.236mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2975mil,2300mil) on Top Overlay And Pad C15-1(2865mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2075mil,2285mil) on Top Overlay And Pad C14-1(2075mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2075mil,2285mil) on Top Overlay And Pad C14-2(2075mil,2395.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3075.064mil,4525mil) on Top Overlay And Pad BAT1-2(2736.482mil,4525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3075.064mil,4525mil) on Top Overlay And Pad BAT1-1(3413.646mil,4525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3075.064mil,4525mil) on Top Overlay And Pad BAT1-2(2736.482mil,4525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3075.064mil,4525mil) on Top Overlay And Pad BAT1-1(3413.646mil,4525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Arc (1775.394mil,4575.394mil) on Top Overlay And Pad LM358-1(1775mil,4525mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.948mil < 10mil) Between Track (2624.095mil,1440mil)(2624.095mil,1560mil) on Top Overlay And Pad RESET1-2(2625mil,1400mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.81mil < 10mil) Between Track (2409.062mil,1400mil)(2584.095mil,1400mil) on Top Overlay And Pad RESET1-2(2625mil,1400mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.904mil < 10mil) Between Track (2369.062mil,1440mil)(2369.062mil,1560mil) on Top Overlay And Pad RESET1-2(2369.095mil,1400mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.872mil < 10mil) Between Track (2409.062mil,1400mil)(2584.095mil,1400mil) on Top Overlay And Pad RESET1-2(2369.095mil,1400mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.948mil < 10mil) Between Track (2624.095mil,1440mil)(2624.095mil,1560mil) on Top Overlay And Pad RESET1-1(2625mil,1600mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.81mil < 10mil) Between Track (2409.062mil,1600mil)(2584.095mil,1600mil) on Top Overlay And Pad RESET1-1(2625mil,1600mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.904mil < 10mil) Between Track (2369.062mil,1440mil)(2369.062mil,1560mil) on Top Overlay And Pad RESET1-1(2369.095mil,1600mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.872mil < 10mil) Between Track (2409.062mil,1600mil)(2584.095mil,1600mil) on Top Overlay And Pad RESET1-1(2369.095mil,1600mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.948mil < 10mil) Between Track (4615mil,1155mil)(4615mil,1275mil) on Top Overlay And Pad KEY1-2(4615.905mil,1115mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.81mil < 10mil) Between Track (4399.968mil,1115mil)(4575mil,1115mil) on Top Overlay And Pad KEY1-2(4615.905mil,1115mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.904mil < 10mil) Between Track (4359.968mil,1155mil)(4359.968mil,1275mil) on Top Overlay And Pad KEY1-2(4360mil,1115mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.872mil < 10mil) Between Track (4399.968mil,1115mil)(4575mil,1115mil) on Top Overlay And Pad KEY1-2(4360mil,1115mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.948mil < 10mil) Between Track (4615mil,1155mil)(4615mil,1275mil) on Top Overlay And Pad KEY1-1(4615.905mil,1315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.81mil < 10mil) Between Track (4399.968mil,1315mil)(4575mil,1315mil) on Top Overlay And Pad KEY1-1(4615.905mil,1315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.904mil < 10mil) Between Track (4359.968mil,1155mil)(4359.968mil,1275mil) on Top Overlay And Pad KEY1-1(4360mil,1315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.872mil < 10mil) Between Track (4399.968mil,1315mil)(4575mil,1315mil) on Top Overlay And Pad KEY1-1(4360mil,1315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.948mil < 10mil) Between Track (6240mil,1155mil)(6240mil,1275mil) on Top Overlay And Pad KEY0-2(6240.905mil,1115mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.81mil < 10mil) Between Track (6024.968mil,1115mil)(6200mil,1115mil) on Top Overlay And Pad KEY0-2(6240.905mil,1115mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.904mil < 10mil) Between Track (5984.968mil,1155mil)(5984.968mil,1275mil) on Top Overlay And Pad KEY0-2(5985mil,1115mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.872mil < 10mil) Between Track (6024.968mil,1115mil)(6200mil,1115mil) on Top Overlay And Pad KEY0-2(5985mil,1115mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.948mil < 10mil) Between Track (6240mil,1155mil)(6240mil,1275mil) on Top Overlay And Pad KEY0-1(6240.905mil,1315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.81mil < 10mil) Between Track (6024.968mil,1315mil)(6200mil,1315mil) on Top Overlay And Pad KEY0-1(6240.905mil,1315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.904mil < 10mil) Between Track (5984.968mil,1155mil)(5984.968mil,1275mil) on Top Overlay And Pad KEY0-1(5985mil,1315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.872mil < 10mil) Between Track (6024.968mil,1315mil)(6200mil,1315mil) on Top Overlay And Pad KEY0-1(5985mil,1315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3177mil,1329.936mil)(3177mil,1369.936mil) on Top Overlay And Pad R3-1(3200mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3211.991mil,1344.944mil) (3241.991mil,1354.944mil) on Top Overlay And Pad R3-1(3200mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3177mil,1329.936mil)(3202mil,1329.936mil) on Top Overlay And Pad R3-1(3200mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3177mil,1369.936mil)(3202mil,1369.936mil) on Top Overlay And Pad R3-1(3200mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3211.991mil,1344.944mil) (3241.991mil,1354.944mil) on Top Overlay And Pad R3-2(3254.5mil,1349.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3252mil,1329.936mil)(3277mil,1329.936mil) on Top Overlay And Pad R3-2(3254.5mil,1349.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3252mil,1369.936mil)(3277mil,1369.936mil) on Top Overlay And Pad R3-2(3254.5mil,1349.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3277mil,1329.936mil)(3277mil,1369.936mil) on Top Overlay And Pad R3-2(3254.5mil,1349.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (1015.748mil,2391.73mil)(1066.93mil,2391.73mil) on Top Overlay And Pad USB_Source-7(1121.89mil,2411.412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (1015.748mil,2781.494mil)(1066.93mil,2781.494mil) on Top Overlay And Pad USB_Source-9(1121.89mil,2761.806mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2663mil,2246mil)(2703mil,2266mil) on Top Overlay And Pad U2-4(2650mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2663mil,2366mil)(2703mil,2326mil) on Top Overlay And Pad U2-4(2650mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2703mil,2266mil)(2703mil,2326mil) on Top Overlay And Pad U2-4(2650mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mil < 10mil) Between Track (2643mil,2166mil)(2663mil,2246mil) on Top Overlay And Pad U2-4(2650mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4047.5mil,2500mil)(4072.5mil,2500mil) on Top Overlay And Pad R21-1(4070.5mil,2520.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4047.5mil,2500mil)(4047.5mil,2540mil) on Top Overlay And Pad R21-1(4070.5mil,2520.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4047.5mil,2540mil)(4072.5mil,2540mil) on Top Overlay And Pad R21-1(4070.5mil,2520.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4082.491mil,2515.008mil) (4112.491mil,2525.008mil) on Top Overlay And Pad R21-1(4070.5mil,2520.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,2540mil)(4147.5mil,2540mil) on Top Overlay And Pad R21-2(4125mil,2520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4147.5mil,2500mil)(4147.5mil,2540mil) on Top Overlay And Pad R21-2(4125mil,2520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,2500mil)(4147.5mil,2500mil) on Top Overlay And Pad R21-2(4125mil,2520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4082.491mil,2515.008mil) (4112.491mil,2525.008mil) on Top Overlay And Pad R21-2(4125mil,2520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4047.5mil,2730mil)(4072.5mil,2730mil) on Top Overlay And Pad R20-1(4070.5mil,2750.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4047.5mil,2730mil)(4047.5mil,2770mil) on Top Overlay And Pad R20-1(4070.5mil,2750.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4047.5mil,2770mil)(4072.5mil,2770mil) on Top Overlay And Pad R20-1(4070.5mil,2750.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4082.491mil,2745.008mil) (4112.491mil,2755.008mil) on Top Overlay And Pad R20-1(4070.5mil,2750.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,2770mil)(4147.5mil,2770mil) on Top Overlay And Pad R20-2(4125mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4147.5mil,2730mil)(4147.5mil,2770mil) on Top Overlay And Pad R20-2(4125mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,2730mil)(4147.5mil,2730mil) on Top Overlay And Pad R20-2(4125mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4082.491mil,2745.008mil) (4112.491mil,2755.008mil) on Top Overlay And Pad R20-2(4125mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4047.5mil,2955mil)(4072.5mil,2955mil) on Top Overlay And Pad R19-1(4070.5mil,2975.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4047.5mil,2995mil)(4072.5mil,2995mil) on Top Overlay And Pad R19-1(4070.5mil,2975.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4082.491mil,2970.008mil) (4112.491mil,2980.008mil) on Top Overlay And Pad R19-1(4070.5mil,2975.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4047.5mil,2955mil)(4047.5mil,2995mil) on Top Overlay And Pad R19-1(4070.5mil,2975.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,2955mil)(4147.5mil,2955mil) on Top Overlay And Pad R19-2(4125mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,2995mil)(4147.5mil,2995mil) on Top Overlay And Pad R19-2(4125mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4082.491mil,2970.008mil) (4112.491mil,2980.008mil) on Top Overlay And Pad R19-2(4125mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4147.5mil,2955mil)(4147.5mil,2995mil) on Top Overlay And Pad R19-2(4125mil,2975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4047.5mil,3175mil)(4072.5mil,3175mil) on Top Overlay And Pad R18-1(4070.5mil,3195.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4047.5mil,3215mil)(4072.5mil,3215mil) on Top Overlay And Pad R18-1(4070.5mil,3195.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4047.5mil,3175mil)(4047.5mil,3215mil) on Top Overlay And Pad R18-1(4070.5mil,3195.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4082.491mil,3190.008mil) (4112.491mil,3200.008mil) on Top Overlay And Pad R18-1(4070.5mil,3195.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,3175mil)(4147.5mil,3175mil) on Top Overlay And Pad R18-2(4125mil,3195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,3215mil)(4147.5mil,3215mil) on Top Overlay And Pad R18-2(4125mil,3195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4147.5mil,3175mil)(4147.5mil,3215mil) on Top Overlay And Pad R18-2(4125mil,3195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4082.491mil,3190.008mil) (4112.491mil,3200.008mil) on Top Overlay And Pad R18-2(4125mil,3195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4047.5mil,3395mil)(4072.5mil,3395mil) on Top Overlay And Pad R17-1(4070.5mil,3415.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4047.5mil,3395mil)(4047.5mil,3435mil) on Top Overlay And Pad R17-1(4070.5mil,3415.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4047.5mil,3435mil)(4072.5mil,3435mil) on Top Overlay And Pad R17-1(4070.5mil,3415.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4082.491mil,3410.008mil) (4112.491mil,3420.008mil) on Top Overlay And Pad R17-1(4070.5mil,3415.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,3435mil)(4147.5mil,3435mil) on Top Overlay And Pad R17-2(4125mil,3415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4147.5mil,3395mil)(4147.5mil,3435mil) on Top Overlay And Pad R17-2(4125mil,3415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,3395mil)(4147.5mil,3395mil) on Top Overlay And Pad R17-2(4125mil,3415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4082.491mil,3410.008mil) (4112.491mil,3420.008mil) on Top Overlay And Pad R17-2(4125mil,3415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4047.5mil,3615mil)(4072.5mil,3615mil) on Top Overlay And Pad R16-1(4070.5mil,3635.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4047.5mil,3615mil)(4047.5mil,3655mil) on Top Overlay And Pad R16-1(4070.5mil,3635.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4047.5mil,3655mil)(4072.5mil,3655mil) on Top Overlay And Pad R16-1(4070.5mil,3635.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4082.491mil,3630.008mil) (4112.491mil,3640.008mil) on Top Overlay And Pad R16-1(4070.5mil,3635.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,3655mil)(4147.5mil,3655mil) on Top Overlay And Pad R16-2(4125mil,3635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4147.5mil,3615mil)(4147.5mil,3655mil) on Top Overlay And Pad R16-2(4125mil,3635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,3615mil)(4147.5mil,3615mil) on Top Overlay And Pad R16-2(4125mil,3635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4082.491mil,3630.008mil) (4112.491mil,3640.008mil) on Top Overlay And Pad R16-2(4125mil,3635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4047.5mil,3835mil)(4072.5mil,3835mil) on Top Overlay And Pad R15-1(4070.5mil,3855.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4047.5mil,3875mil)(4072.5mil,3875mil) on Top Overlay And Pad R15-1(4070.5mil,3855.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4082.491mil,3850.008mil) (4112.491mil,3860.008mil) on Top Overlay And Pad R15-1(4070.5mil,3855.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4047.5mil,3835mil)(4047.5mil,3875mil) on Top Overlay And Pad R15-1(4070.5mil,3855.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,3835mil)(4147.5mil,3835mil) on Top Overlay And Pad R15-2(4125mil,3855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,3875mil)(4147.5mil,3875mil) on Top Overlay And Pad R15-2(4125mil,3855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4082.491mil,3850.008mil) (4112.491mil,3860.008mil) on Top Overlay And Pad R15-2(4125mil,3855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4147.5mil,3835mil)(4147.5mil,3875mil) on Top Overlay And Pad R15-2(4125mil,3855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4047.5mil,4055mil)(4072.5mil,4055mil) on Top Overlay And Pad R14-1(4070.5mil,4075.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4047.5mil,4095mil)(4072.5mil,4095mil) on Top Overlay And Pad R14-1(4070.5mil,4075.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4047.5mil,4055mil)(4047.5mil,4095mil) on Top Overlay And Pad R14-1(4070.5mil,4075.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4082.491mil,4070.008mil) (4112.491mil,4080.008mil) on Top Overlay And Pad R14-1(4070.5mil,4075.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,4055mil)(4147.5mil,4055mil) on Top Overlay And Pad R14-2(4125mil,4075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4122.5mil,4095mil)(4147.5mil,4095mil) on Top Overlay And Pad R14-2(4125mil,4075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4147.5mil,4055mil)(4147.5mil,4095mil) on Top Overlay And Pad R14-2(4125mil,4075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4082.491mil,4070.008mil) (4112.491mil,4080.008mil) on Top Overlay And Pad R14-2(4125mil,4075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (5335.065mil,1770mil)(5335.065mil,1795mil) on Top Overlay And Pad R13-1(5355.001mil,1793mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (5375.065mil,1770mil)(5375.065mil,1795mil) on Top Overlay And Pad R13-1(5355.001mil,1793mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (5335.065mil,1770mil)(5375.065mil,1770mil) on Top Overlay And Pad R13-1(5355.001mil,1793mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (5340.057mil,1814.991mil) (5370.057mil,1824.991mil) on Top Overlay And Pad R13-1(5355.001mil,1793mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5335.065mil,1845mil)(5335.065mil,1870mil) on Top Overlay And Pad R13-2(5355.065mil,1847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5375.065mil,1845mil)(5375.065mil,1870mil) on Top Overlay And Pad R13-2(5355.065mil,1847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (5340.057mil,1814.991mil) (5370.057mil,1824.991mil) on Top Overlay And Pad R13-2(5355.065mil,1847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (5335.065mil,1870mil)(5375.065mil,1870mil) on Top Overlay And Pad R13-2(5355.065mil,1847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (5115.065mil,1770mil)(5115.065mil,1795mil) on Top Overlay And Pad R12-1(5135.001mil,1793mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (5155.065mil,1770mil)(5155.065mil,1795mil) on Top Overlay And Pad R12-1(5135.001mil,1793mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (5120.057mil,1814.991mil) (5150.057mil,1824.991mil) on Top Overlay And Pad R12-1(5135.001mil,1793mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (5115.065mil,1770mil)(5155.065mil,1770mil) on Top Overlay And Pad R12-1(5135.001mil,1793mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5115.065mil,1845mil)(5115.065mil,1870mil) on Top Overlay And Pad R12-2(5135.065mil,1847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (5120.057mil,1814.991mil) (5150.057mil,1824.991mil) on Top Overlay And Pad R12-2(5135.065mil,1847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5155.065mil,1845mil)(5155.065mil,1870mil) on Top Overlay And Pad R12-2(5135.065mil,1847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (5115.065mil,1870mil)(5155.065mil,1870mil) on Top Overlay And Pad R12-2(5135.065mil,1847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (2725mil,2004.936mil)(2750mil,2004.936mil) on Top Overlay And Pad R11-1(2748mil,2024.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2725mil,2004.936mil)(2725mil,2044.936mil) on Top Overlay And Pad R11-1(2748mil,2024.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (2725mil,2044.936mil)(2750mil,2044.936mil) on Top Overlay And Pad R11-1(2748mil,2024.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.992mil < 10mil) Between Area Fill (2759.992mil,2019.944mil) (2789.992mil,2029.944mil) on Top Overlay And Pad R11-1(2748mil,2024.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.508mil < 10mil) Between Area Fill (2759.992mil,2019.944mil) (2789.992mil,2029.944mil) on Top Overlay And Pad R11-2(2802.5mil,2024.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2825mil,2004.936mil)(2825mil,2044.936mil) on Top Overlay And Pad R11-2(2802.5mil,2024.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (2800mil,2044.936mil)(2825mil,2044.936mil) on Top Overlay And Pad R11-2(2802.5mil,2024.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (2800mil,2004.936mil)(2825mil,2004.936mil) on Top Overlay And Pad R11-2(2802.5mil,2024.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (1655mil,2852.5mil)(1655mil,2877.5mil) on Top Overlay And Pad R10-1(1675.064mil,2854.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (1695mil,2852.5mil)(1695mil,2877.5mil) on Top Overlay And Pad R10-1(1675.064mil,2854.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.999mil < 10mil) Between Area Fill (1660.008mil,2822.501mil) (1690.008mil,2832.501mil) on Top Overlay And Pad R10-1(1675.064mil,2854.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (1655mil,2877.5mil)(1695mil,2877.5mil) on Top Overlay And Pad R10-1(1675.064mil,2854.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1655mil,2777.5mil)(1655mil,2802.5mil) on Top Overlay And Pad R10-2(1675mil,2800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1695mil,2777.5mil)(1695mil,2802.5mil) on Top Overlay And Pad R10-2(1675mil,2800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1655mil,2777.5mil)(1695mil,2777.5mil) on Top Overlay And Pad R10-2(1675mil,2800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.501mil < 10mil) Between Area Fill (1660.008mil,2822.501mil) (1690.008mil,2832.501mil) on Top Overlay And Pad R10-2(1675mil,2800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.501mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.997mil < 10mil) Between Area Fill (1760.008mil,2822.503mil) (1790.008mil,2832.503mil) on Top Overlay And Pad R9-1(1775.064mil,2854.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (1755mil,2852.5mil)(1755mil,2877.5mil) on Top Overlay And Pad R9-1(1775.064mil,2854.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (1795mil,2852.5mil)(1795mil,2877.5mil) on Top Overlay And Pad R9-1(1775.064mil,2854.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (1755mil,2877.5mil)(1795mil,2877.5mil) on Top Overlay And Pad R9-1(1775.064mil,2854.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.503mil < 10mil) Between Area Fill (1760.008mil,2822.503mil) (1790.008mil,2832.503mil) on Top Overlay And Pad R9-2(1775mil,2800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1755mil,2777.5mil)(1755mil,2802.5mil) on Top Overlay And Pad R9-2(1775mil,2800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1795mil,2777.5mil)(1795mil,2802.5mil) on Top Overlay And Pad R9-2(1775mil,2800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1755mil,2777.5mil)(1795mil,2777.5mil) on Top Overlay And Pad R9-2(1775mil,2800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (1555.064mil,2775mil)(1595.064mil,2775mil) on Top Overlay And Pad R8-1(1575.001mil,2798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (1560.057mil,2819.991mil) (1590.057mil,2829.991mil) on Top Overlay And Pad R8-1(1575.001mil,2798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (1595.064mil,2775mil)(1595.064mil,2800mil) on Top Overlay And Pad R8-1(1575.001mil,2798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (1555.064mil,2775mil)(1555.064mil,2800mil) on Top Overlay And Pad R8-1(1575.001mil,2798mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1555.064mil,2850mil)(1555.064mil,2875mil) on Top Overlay And Pad R8-2(1575.064mil,2852.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1555.064mil,2875mil)(1595.064mil,2875mil) on Top Overlay And Pad R8-2(1575.064mil,2852.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1595.064mil,2850mil)(1595.064mil,2875mil) on Top Overlay And Pad R8-2(1575.064mil,2852.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (1560.057mil,2819.991mil) (1590.057mil,2829.991mil) on Top Overlay And Pad R8-2(1575.064mil,2852.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (1910mil,2029.936mil)(1910mil,2069.936mil) on Top Overlay And Pad R7-1(1933mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (1944.991mil,2044.944mil) (1974.991mil,2054.943mil) on Top Overlay And Pad R7-1(1933mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (1910mil,2029.936mil)(1935mil,2029.936mil) on Top Overlay And Pad R7-1(1933mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (1910mil,2069.936mil)(1935mil,2069.936mil) on Top Overlay And Pad R7-1(1933mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (1944.991mil,2044.944mil) (1974.991mil,2054.943mil) on Top Overlay And Pad R7-2(1987.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2010mil,2029.936mil)(2010mil,2069.936mil) on Top Overlay And Pad R7-2(1987.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1985mil,2069.936mil)(2010mil,2069.936mil) on Top Overlay And Pad R7-2(1987.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1985mil,2029.936mil)(2010mil,2029.936mil) on Top Overlay And Pad R7-2(1987.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (1422.5mil,4530mil)(1422.5mil,4570mil) on Top Overlay And Pad R6-1(1445.5mil,4550.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (1457.491mil,4545.008mil) (1487.491mil,4555.008mil) on Top Overlay And Pad R6-1(1445.5mil,4550.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (1422.5mil,4530mil)(1447.5mil,4530mil) on Top Overlay And Pad R6-1(1445.5mil,4550.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (1422.5mil,4570mil)(1447.5mil,4570mil) on Top Overlay And Pad R6-1(1445.5mil,4550.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (1457.491mil,4545.008mil) (1487.491mil,4555.008mil) on Top Overlay And Pad R6-2(1500mil,4550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1497.5mil,4530mil)(1522.5mil,4530mil) on Top Overlay And Pad R6-2(1500mil,4550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1497.5mil,4570mil)(1522.5mil,4570mil) on Top Overlay And Pad R6-2(1500mil,4550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1522.5mil,4530mil)(1522.5mil,4570mil) on Top Overlay And Pad R6-2(1500mil,4550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (1625mil,4380.065mil)(1650mil,4380.065mil) on Top Overlay And Pad R5-1(1627mil,4400.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (1625mil,4420.065mil)(1650mil,4420.065mil) on Top Overlay And Pad R5-1(1627mil,4400.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (1650mil,4380.065mil)(1650mil,4420.065mil) on Top Overlay And Pad R5-1(1627mil,4400.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (1585.009mil,4395.057mil) (1615.009mil,4405.057mil) on Top Overlay And Pad R5-1(1627mil,4400.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1550mil,4380.065mil)(1575mil,4380.065mil) on Top Overlay And Pad R5-2(1572.5mil,4400.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1550mil,4420.065mil)(1575mil,4420.065mil) on Top Overlay And Pad R5-2(1572.5mil,4400.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1550mil,4380.065mil)(1550mil,4420.065mil) on Top Overlay And Pad R5-2(1572.5mil,4400.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (1585.009mil,4395.057mil) (1615.009mil,4405.057mil) on Top Overlay And Pad R5-2(1572.5mil,4400.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (1550mil,4229.935mil)(1575mil,4229.935mil) on Top Overlay And Pad R4-1(1573mil,4249.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (1550mil,4269.935mil)(1575mil,4269.935mil) on Top Overlay And Pad R4-1(1573mil,4249.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (1550mil,4229.935mil)(1550mil,4269.935mil) on Top Overlay And Pad R4-1(1573mil,4249.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (1584.991mil,4244.943mil) (1614.991mil,4254.943mil) on Top Overlay And Pad R4-1(1573mil,4249.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1625mil,4229.935mil)(1650mil,4229.935mil) on Top Overlay And Pad R4-2(1627.5mil,4249.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1625mil,4269.935mil)(1650mil,4269.935mil) on Top Overlay And Pad R4-2(1627.5mil,4249.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1650mil,4229.935mil)(1650mil,4269.935mil) on Top Overlay And Pad R4-2(1627.5mil,4249.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (1584.991mil,4244.943mil) (1614.991mil,4254.943mil) on Top Overlay And Pad R4-2(1627.5mil,4249.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (1422.5mil,4380mil)(1422.5mil,4420mil) on Top Overlay And Pad R1-1(1445.5mil,4400.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (1457.491mil,4395.008mil) (1487.491mil,4405.008mil) on Top Overlay And Pad R1-1(1445.5mil,4400.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (1422.5mil,4380mil)(1447.5mil,4380mil) on Top Overlay And Pad R1-1(1445.5mil,4400.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (1422.5mil,4420mil)(1447.5mil,4420mil) on Top Overlay And Pad R1-1(1445.5mil,4400.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (1457.491mil,4395.008mil) (1487.491mil,4405.008mil) on Top Overlay And Pad R1-2(1500mil,4400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1497.5mil,4380mil)(1522.5mil,4380mil) on Top Overlay And Pad R1-2(1500mil,4400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1497.5mil,4420mil)(1522.5mil,4420mil) on Top Overlay And Pad R1-2(1500mil,4400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1522.5mil,4380mil)(1522.5mil,4420mil) on Top Overlay And Pad R1-2(1500mil,4400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (2620mil,2500mil)(2635mil,2520mil) on Top Overlay And Pad DS_source-1(2675mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (2706.496mil,2500mil)(2706.496mil,2535mil) on Top Overlay And Pad DS_source-1(2675mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (2635mil,2480mil)(2635mil,2520mil) on Top Overlay And Pad DS_source-1(2675mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (2620mil,2500mil)(2635mil,2480mil) on Top Overlay And Pad DS_source-1(2675mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (2706.496mil,2465mil)(2706.496mil,2500mil) on Top Overlay And Pad DS_source-1(2675mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (2556.496mil,2465mil)(2706.496mil,2465mil) on Top Overlay And Pad DS_source-1(2675mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (2556.496mil,2535mil)(2706.496mil,2535mil) on Top Overlay And Pad DS_source-1(2675mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (2556.456mil,2465mil)(2556.496mil,2465mil) on Top Overlay And Pad DS_source-2(2587.992mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (2620mil,2500mil)(2635mil,2520mil) on Top Overlay And Pad DS_source-2(2587.992mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (2556.496mil,2465mil)(2556.496mil,2535mil) on Top Overlay And Pad DS_source-2(2587.992mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (2620mil,2500mil)(2635mil,2480mil) on Top Overlay And Pad DS_source-2(2587.992mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (2556.496mil,2465mil)(2706.496mil,2465mil) on Top Overlay And Pad DS_source-2(2587.992mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (2556.496mil,2535mil)(2706.496mil,2535mil) on Top Overlay And Pad DS_source-2(2587.992mil,2500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,2494.937mil)(3743.535mil,2529.937mil) on Top Overlay And Pad DS7-1(3775.031mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,2514.937mil)(3830.031mil,2494.937mil) on Top Overlay And Pad DS7-1(3775.031mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,2459.937mil)(3743.535mil,2494.937mil) on Top Overlay And Pad DS7-1(3775.031mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,2474.937mil)(3815.031mil,2514.937mil) on Top Overlay And Pad DS7-1(3775.031mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,2474.937mil)(3830.031mil,2494.937mil) on Top Overlay And Pad DS7-1(3775.031mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2459.937mil)(3893.535mil,2459.937mil) on Top Overlay And Pad DS7-1(3775.031mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2529.937mil)(3893.535mil,2529.937mil) on Top Overlay And Pad DS7-1(3775.031mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,2514.937mil)(3830.031mil,2494.937mil) on Top Overlay And Pad DS7-2(3862.039mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (3893.535mil,2529.937mil)(3893.575mil,2529.937mil) on Top Overlay And Pad DS7-2(3862.039mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,2474.937mil)(3830.031mil,2494.937mil) on Top Overlay And Pad DS7-2(3862.039mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3893.535mil,2459.937mil)(3893.535mil,2529.937mil) on Top Overlay And Pad DS7-2(3862.039mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2459.937mil)(3893.535mil,2459.937mil) on Top Overlay And Pad DS7-2(3862.039mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2529.937mil)(3893.535mil,2529.937mil) on Top Overlay And Pad DS7-2(3862.039mil,2494.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,2724.937mil)(3743.535mil,2759.937mil) on Top Overlay And Pad DS6-1(3775.031mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,2744.937mil)(3830.031mil,2724.937mil) on Top Overlay And Pad DS6-1(3775.031mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,2689.937mil)(3743.535mil,2724.937mil) on Top Overlay And Pad DS6-1(3775.031mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,2704.937mil)(3815.031mil,2744.937mil) on Top Overlay And Pad DS6-1(3775.031mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,2704.937mil)(3830.031mil,2724.937mil) on Top Overlay And Pad DS6-1(3775.031mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2689.937mil)(3893.535mil,2689.937mil) on Top Overlay And Pad DS6-1(3775.031mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2759.937mil)(3893.535mil,2759.937mil) on Top Overlay And Pad DS6-1(3775.031mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,2744.937mil)(3830.031mil,2724.937mil) on Top Overlay And Pad DS6-2(3862.039mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (3893.535mil,2759.937mil)(3893.575mil,2759.937mil) on Top Overlay And Pad DS6-2(3862.039mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,2704.937mil)(3830.031mil,2724.937mil) on Top Overlay And Pad DS6-2(3862.039mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3893.535mil,2689.937mil)(3893.535mil,2759.937mil) on Top Overlay And Pad DS6-2(3862.039mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2689.937mil)(3893.535mil,2689.937mil) on Top Overlay And Pad DS6-2(3862.039mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2759.937mil)(3893.535mil,2759.937mil) on Top Overlay And Pad DS6-2(3862.039mil,2724.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,2919.937mil)(3743.535mil,2954.937mil) on Top Overlay And Pad DS5-1(3775.031mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,2934.937mil)(3830.031mil,2954.937mil) on Top Overlay And Pad DS5-1(3775.031mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,2954.937mil)(3743.535mil,2989.937mil) on Top Overlay And Pad DS5-1(3775.031mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,2934.937mil)(3815.031mil,2974.937mil) on Top Overlay And Pad DS5-1(3775.031mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,2974.937mil)(3830.031mil,2954.937mil) on Top Overlay And Pad DS5-1(3775.031mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2919.937mil)(3893.535mil,2919.937mil) on Top Overlay And Pad DS5-1(3775.031mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2989.937mil)(3893.535mil,2989.937mil) on Top Overlay And Pad DS5-1(3775.031mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,2934.937mil)(3830.031mil,2954.937mil) on Top Overlay And Pad DS5-2(3862.039mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (3893.535mil,2989.937mil)(3893.575mil,2989.937mil) on Top Overlay And Pad DS5-2(3862.039mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,2974.937mil)(3830.031mil,2954.937mil) on Top Overlay And Pad DS5-2(3862.039mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3893.535mil,2919.937mil)(3893.535mil,2989.937mil) on Top Overlay And Pad DS5-2(3862.039mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2919.937mil)(3893.535mil,2919.937mil) on Top Overlay And Pad DS5-2(3862.039mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,2989.937mil)(3893.535mil,2989.937mil) on Top Overlay And Pad DS5-2(3862.039mil,2954.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,3149.937mil)(3743.535mil,3184.937mil) on Top Overlay And Pad DS4-1(3775.031mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,3164.937mil)(3830.031mil,3184.937mil) on Top Overlay And Pad DS4-1(3775.031mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,3184.937mil)(3743.535mil,3219.937mil) on Top Overlay And Pad DS4-1(3775.031mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,3164.937mil)(3815.031mil,3204.937mil) on Top Overlay And Pad DS4-1(3775.031mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,3204.937mil)(3830.031mil,3184.937mil) on Top Overlay And Pad DS4-1(3775.031mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3149.937mil)(3893.535mil,3149.937mil) on Top Overlay And Pad DS4-1(3775.031mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3219.937mil)(3893.535mil,3219.937mil) on Top Overlay And Pad DS4-1(3775.031mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,3164.937mil)(3830.031mil,3184.937mil) on Top Overlay And Pad DS4-2(3862.039mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (3893.535mil,3219.937mil)(3893.575mil,3219.937mil) on Top Overlay And Pad DS4-2(3862.039mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,3204.937mil)(3830.031mil,3184.937mil) on Top Overlay And Pad DS4-2(3862.039mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3893.535mil,3149.937mil)(3893.535mil,3219.937mil) on Top Overlay And Pad DS4-2(3862.039mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3149.937mil)(3893.535mil,3149.937mil) on Top Overlay And Pad DS4-2(3862.039mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3219.937mil)(3893.535mil,3219.937mil) on Top Overlay And Pad DS4-2(3862.039mil,3184.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,3379.937mil)(3743.535mil,3414.937mil) on Top Overlay And Pad DS3-1(3775.031mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,3394.937mil)(3815.031mil,3434.937mil) on Top Overlay And Pad DS3-1(3775.031mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,3394.937mil)(3830.031mil,3414.937mil) on Top Overlay And Pad DS3-1(3775.031mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,3434.937mil)(3830.031mil,3414.937mil) on Top Overlay And Pad DS3-1(3775.031mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,3414.937mil)(3743.535mil,3449.937mil) on Top Overlay And Pad DS3-1(3775.031mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3379.937mil)(3893.535mil,3379.937mil) on Top Overlay And Pad DS3-1(3775.031mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3449.937mil)(3893.535mil,3449.937mil) on Top Overlay And Pad DS3-1(3775.031mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,3394.937mil)(3830.031mil,3414.937mil) on Top Overlay And Pad DS3-2(3862.039mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,3434.937mil)(3830.031mil,3414.937mil) on Top Overlay And Pad DS3-2(3862.039mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (3893.535mil,3449.937mil)(3893.575mil,3449.937mil) on Top Overlay And Pad DS3-2(3862.039mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3893.535mil,3379.937mil)(3893.535mil,3449.937mil) on Top Overlay And Pad DS3-2(3862.039mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3379.937mil)(3893.535mil,3379.937mil) on Top Overlay And Pad DS3-2(3862.039mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3449.937mil)(3893.535mil,3449.937mil) on Top Overlay And Pad DS3-2(3862.039mil,3414.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,3609.937mil)(3743.535mil,3644.937mil) on Top Overlay And Pad DS2-1(3775.031mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,3624.937mil)(3815.031mil,3664.937mil) on Top Overlay And Pad DS2-1(3775.031mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,3624.937mil)(3830.031mil,3644.937mil) on Top Overlay And Pad DS2-1(3775.031mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,3664.937mil)(3830.031mil,3644.937mil) on Top Overlay And Pad DS2-1(3775.031mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,3644.937mil)(3743.535mil,3679.937mil) on Top Overlay And Pad DS2-1(3775.031mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3609.937mil)(3893.535mil,3609.937mil) on Top Overlay And Pad DS2-1(3775.031mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3679.937mil)(3893.535mil,3679.937mil) on Top Overlay And Pad DS2-1(3775.031mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,3624.937mil)(3830.031mil,3644.937mil) on Top Overlay And Pad DS2-2(3862.039mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,3664.937mil)(3830.031mil,3644.937mil) on Top Overlay And Pad DS2-2(3862.039mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (3893.535mil,3679.937mil)(3893.575mil,3679.937mil) on Top Overlay And Pad DS2-2(3862.039mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3893.535mil,3609.937mil)(3893.535mil,3679.937mil) on Top Overlay And Pad DS2-2(3862.039mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3609.937mil)(3893.535mil,3609.937mil) on Top Overlay And Pad DS2-2(3862.039mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,3679.937mil)(3893.535mil,3679.937mil) on Top Overlay And Pad DS2-2(3862.039mil,3644.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3835mil,3855mil)(3835mil,3895mil) on Top Overlay And Pad DS1-1(3875mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3820mil,3875mil)(3835mil,3895mil) on Top Overlay And Pad DS1-1(3875mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3820mil,3875mil)(3835mil,3855mil) on Top Overlay And Pad DS1-1(3875mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3906.496mil,3875mil)(3906.496mil,3910mil) on Top Overlay And Pad DS1-1(3875mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3906.496mil,3840mil)(3906.496mil,3875mil) on Top Overlay And Pad DS1-1(3875mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3756.496mil,3910mil)(3906.496mil,3910mil) on Top Overlay And Pad DS1-1(3875mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3756.496mil,3840mil)(3906.496mil,3840mil) on Top Overlay And Pad DS1-1(3875mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3820mil,3875mil)(3835mil,3895mil) on Top Overlay And Pad DS1-2(3787.992mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3820mil,3875mil)(3835mil,3855mil) on Top Overlay And Pad DS1-2(3787.992mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (3756.456mil,3840mil)(3756.496mil,3840mil) on Top Overlay And Pad DS1-2(3787.992mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3756.496mil,3840mil)(3756.496mil,3910mil) on Top Overlay And Pad DS1-2(3787.992mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3756.496mil,3910mil)(3906.496mil,3910mil) on Top Overlay And Pad DS1-2(3787.992mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3756.496mil,3840mil)(3906.496mil,3840mil) on Top Overlay And Pad DS1-2(3787.992mil,3875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,4084.937mil)(3743.535mil,4119.937mil) on Top Overlay And Pad DS0-1(3775.031mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,4104.937mil)(3830.031mil,4084.937mil) on Top Overlay And Pad DS0-1(3775.031mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3743.535mil,4049.937mil)(3743.535mil,4084.937mil) on Top Overlay And Pad DS0-1(3775.031mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,4064.937mil)(3815.031mil,4104.937mil) on Top Overlay And Pad DS0-1(3775.031mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3815.031mil,4064.937mil)(3830.031mil,4084.937mil) on Top Overlay And Pad DS0-1(3775.031mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,4049.937mil)(3893.535mil,4049.937mil) on Top Overlay And Pad DS0-1(3775.031mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,4119.937mil)(3893.535mil,4119.937mil) on Top Overlay And Pad DS0-1(3775.031mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,4104.937mil)(3830.031mil,4084.937mil) on Top Overlay And Pad DS0-2(3862.039mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (3893.535mil,4119.937mil)(3893.575mil,4119.937mil) on Top Overlay And Pad DS0-2(3862.039mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3815.031mil,4064.937mil)(3830.031mil,4084.937mil) on Top Overlay And Pad DS0-2(3862.039mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3893.535mil,4049.937mil)(3893.535mil,4119.937mil) on Top Overlay And Pad DS0-2(3862.039mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,4049.937mil)(3893.535mil,4049.937mil) on Top Overlay And Pad DS0-2(3862.039mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3743.535mil,4119.937mil)(3893.535mil,4119.937mil) on Top Overlay And Pad DS0-2(3862.039mil,4084.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Area Fill (2275mil,4610mil) (2285.748mil,4690mil) on Top Overlay And Pad D3-2(2325mil,4650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Area Fill (4504.626mil,1955.374mil) (4515.374mil,2035.374mil) on Top Overlay And Pad D2-2(4510mil,2040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Area Fill (6524.626mil,1955.374mil) (6535.374mil,2035.374mil) on Top Overlay And Pad D1-2(6530mil,2040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (6705mil,1422.5mil)(6705mil,1447.5mil) on Top Overlay And Pad C18-1(6724.936mil,1445.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (6745mil,1422.5mil)(6745mil,1447.5mil) on Top Overlay And Pad C18-1(6724.936mil,1445.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (6705mil,1422.5mil)(6745mil,1422.5mil) on Top Overlay And Pad C18-1(6724.936mil,1445.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (6709.988mil,1467.491mil) (6739.988mil,1477.491mil) on Top Overlay And Pad C18-1(6724.936mil,1445.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (6705mil,1497.5mil)(6705mil,1522.5mil) on Top Overlay And Pad C18-2(6725mil,1500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (6745mil,1497.5mil)(6745mil,1522.5mil) on Top Overlay And Pad C18-2(6725mil,1500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (6709.988mil,1467.491mil) (6739.988mil,1477.491mil) on Top Overlay And Pad C18-2(6725mil,1500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (6705mil,1522.5mil)(6745mil,1522.5mil) on Top Overlay And Pad C18-2(6725mil,1500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (2202mil,1929.936mil)(2227mil,1929.936mil) on Top Overlay And Pad C17-1(2225mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2202mil,1929.936mil)(2202mil,1969.936mil) on Top Overlay And Pad C17-1(2225mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (2202mil,1969.936mil)(2227mil,1969.936mil) on Top Overlay And Pad C17-1(2225mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.992mil < 10mil) Between Area Fill (2236.992mil,1944.944mil) (2266.992mil,1954.944mil) on Top Overlay And Pad C17-1(2225mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (2277mil,1969.936mil)(2302mil,1969.936mil) on Top Overlay And Pad C17-2(2279.5mil,1949.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2302mil,1929.936mil)(2302mil,1969.936mil) on Top Overlay And Pad C17-2(2279.5mil,1949.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (2277mil,1929.936mil)(2302mil,1929.936mil) on Top Overlay And Pad C17-2(2279.5mil,1949.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.508mil < 10mil) Between Area Fill (2236.992mil,1944.944mil) (2266.992mil,1954.944mil) on Top Overlay And Pad C17-2(2279.5mil,1949.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (1829.936mil,2275mil)(1829.936mil,2300mil) on Top Overlay And Pad C16-1(1849.999mil,2277mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (1869.936mil,2275mil)(1869.936mil,2300mil) on Top Overlay And Pad C16-1(1849.999mil,2277mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (1829.936mil,2300mil)(1869.936mil,2300mil) on Top Overlay And Pad C16-1(1849.999mil,2277mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (1834.943mil,2245.009mil) (1864.943mil,2255.009mil) on Top Overlay And Pad C16-1(1849.999mil,2277mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1829.936mil,2200mil)(1829.936mil,2225mil) on Top Overlay And Pad C16-2(1849.936mil,2222.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (1869.936mil,2200mil)(1869.936mil,2225mil) on Top Overlay And Pad C16-2(1849.936mil,2222.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1829.936mil,2200mil)(1869.936mil,2200mil) on Top Overlay And Pad C16-2(1849.936mil,2222.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (1834.943mil,2245.009mil) (1864.943mil,2255.009mil) on Top Overlay And Pad C16-2(1849.936mil,2222.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2845mil,2225mil)(2845mil,2375mil) on Top Overlay And Pad C15-1(2865mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3105mil,2170mil)(3105mil,2430mil) on Top Overlay And Pad C15-2(3085.236mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2000mil,2155mil)(2150mil,2155mil) on Top Overlay And Pad C14-1(2075mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1945mil,2415mil)(2205mil,2415mil) on Top Overlay And Pad C14-2(2075mil,2395.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (5245.065mil,1325mil)(5245.065mil,1350mil) on Top Overlay And Pad C13-1(5225.001mil,1348mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (5205.065mil,1325mil)(5245.065mil,1325mil) on Top Overlay And Pad C13-1(5225.001mil,1348mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (5205.065mil,1325mil)(5205.065mil,1350mil) on Top Overlay And Pad C13-1(5225.001mil,1348mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (5210.057mil,1369.991mil) (5240.057mil,1379.991mil) on Top Overlay And Pad C13-1(5225.001mil,1348mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5205.065mil,1400mil)(5205.065mil,1425mil) on Top Overlay And Pad C13-2(5225.065mil,1402.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (5205.065mil,1425mil)(5245.065mil,1425mil) on Top Overlay And Pad C13-2(5225.065mil,1402.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5245.065mil,1400mil)(5245.065mil,1425mil) on Top Overlay And Pad C13-2(5225.065mil,1402.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (5210.057mil,1369.991mil) (5240.057mil,1379.991mil) on Top Overlay And Pad C13-2(5225.065mil,1402.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4205.065mil,4570mil)(4205.065mil,4595mil) on Top Overlay And Pad C12-1(4225.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4245.065mil,4570mil)(4245.065mil,4595mil) on Top Overlay And Pad C12-1(4225.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4205.065mil,4570mil)(4245.065mil,4570mil) on Top Overlay And Pad C12-1(4225.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4210.057mil,4614.991mil) (4240.057mil,4624.991mil) on Top Overlay And Pad C12-1(4225.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4205.065mil,4645mil)(4205.065mil,4670mil) on Top Overlay And Pad C12-2(4225.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4245.065mil,4645mil)(4245.065mil,4670mil) on Top Overlay And Pad C12-2(4225.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4210.057mil,4614.991mil) (4240.057mil,4624.991mil) on Top Overlay And Pad C12-2(4225.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4205.065mil,4670mil)(4245.065mil,4670mil) on Top Overlay And Pad C12-2(4225.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4865.065mil,4570mil)(4865.065mil,4595mil) on Top Overlay And Pad C11-1(4885.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4905.065mil,4570mil)(4905.065mil,4595mil) on Top Overlay And Pad C11-1(4885.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4865.065mil,4570mil)(4905.065mil,4570mil) on Top Overlay And Pad C11-1(4885.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4870.057mil,4614.991mil) (4900.057mil,4624.991mil) on Top Overlay And Pad C11-1(4885.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4865.065mil,4645mil)(4865.065mil,4670mil) on Top Overlay And Pad C11-2(4885.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4905.065mil,4645mil)(4905.065mil,4670mil) on Top Overlay And Pad C11-2(4885.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4870.057mil,4614.991mil) (4900.057mil,4624.991mil) on Top Overlay And Pad C11-2(4885.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4865.065mil,4670mil)(4905.065mil,4670mil) on Top Overlay And Pad C11-2(4885.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4685.065mil,4570mil)(4685.065mil,4595mil) on Top Overlay And Pad C10-1(4665.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4645.065mil,4570mil)(4685.065mil,4570mil) on Top Overlay And Pad C10-1(4665.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4645.065mil,4570mil)(4645.065mil,4595mil) on Top Overlay And Pad C10-1(4665.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4650.057mil,4614.991mil) (4680.057mil,4624.991mil) on Top Overlay And Pad C10-1(4665.001mil,4593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4650.057mil,4614.991mil) (4680.057mil,4624.991mil) on Top Overlay And Pad C10-2(4665.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4645.065mil,4645mil)(4645.065mil,4670mil) on Top Overlay And Pad C10-2(4665.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4645.065mil,4670mil)(4685.065mil,4670mil) on Top Overlay And Pad C10-2(4665.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4685.065mil,4645mil)(4685.065mil,4670mil) on Top Overlay And Pad C10-2(4665.065mil,4647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (5235mil,4629.935mil)(5260mil,4629.935mil) on Top Overlay And Pad C9-1(5258mil,4649.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (5235mil,4669.935mil)(5260mil,4669.935mil) on Top Overlay And Pad C9-1(5258mil,4649.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (5235mil,4629.935mil)(5235mil,4669.935mil) on Top Overlay And Pad C9-1(5258mil,4649.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (5269.991mil,4644.944mil) (5299.991mil,4654.944mil) on Top Overlay And Pad C9-1(5258mil,4649.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5310mil,4629.935mil)(5335mil,4629.935mil) on Top Overlay And Pad C9-2(5312.5mil,4649.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5310mil,4669.935mil)(5335mil,4669.935mil) on Top Overlay And Pad C9-2(5312.5mil,4649.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (5335mil,4629.935mil)(5335mil,4669.935mil) on Top Overlay And Pad C9-2(5312.5mil,4649.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (5269.991mil,4644.944mil) (5299.991mil,4654.944mil) on Top Overlay And Pad C9-2(5312.5mil,4649.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (5065mil,4629.935mil)(5090mil,4629.935mil) on Top Overlay And Pad C8-1(5088mil,4649.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (5065mil,4669.935mil)(5090mil,4669.935mil) on Top Overlay And Pad C8-1(5088mil,4649.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (5065mil,4629.935mil)(5065mil,4669.935mil) on Top Overlay And Pad C8-1(5088mil,4649.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (5099.991mil,4644.944mil) (5129.991mil,4654.944mil) on Top Overlay And Pad C8-1(5088mil,4649.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5140mil,4629.935mil)(5165mil,4629.935mil) on Top Overlay And Pad C8-2(5142.5mil,4649.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5140mil,4669.935mil)(5165mil,4669.935mil) on Top Overlay And Pad C8-2(5142.5mil,4649.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (5099.991mil,4644.944mil) (5129.991mil,4654.944mil) on Top Overlay And Pad C8-2(5142.5mil,4649.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (5165mil,4629.935mil)(5165mil,4669.935mil) on Top Overlay And Pad C8-2(5142.5mil,4649.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3275mil,2029.936mil)(3275mil,2069.936mil) on Top Overlay And Pad C7-1(3298mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3309.991mil,2044.944mil) (3339.991mil,2054.943mil) on Top Overlay And Pad C7-1(3298mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3275mil,2029.936mil)(3300mil,2029.936mil) on Top Overlay And Pad C7-1(3298mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3275mil,2069.936mil)(3300mil,2069.936mil) on Top Overlay And Pad C7-1(3298mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3309.991mil,2044.944mil) (3339.991mil,2054.943mil) on Top Overlay And Pad C7-2(3352.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3375mil,2029.936mil)(3375mil,2069.936mil) on Top Overlay And Pad C7-2(3352.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3350mil,2069.936mil)(3375mil,2069.936mil) on Top Overlay And Pad C7-2(3352.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3350mil,2029.936mil)(3375mil,2029.936mil) on Top Overlay And Pad C7-2(3352.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3105mil,2029.936mil)(3105mil,2069.936mil) on Top Overlay And Pad C6-1(3128mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3139.991mil,2044.944mil) (3169.991mil,2054.943mil) on Top Overlay And Pad C6-1(3128mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3105mil,2029.936mil)(3130mil,2029.936mil) on Top Overlay And Pad C6-1(3128mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3105mil,2069.936mil)(3130mil,2069.936mil) on Top Overlay And Pad C6-1(3128mil,2049.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3139.991mil,2044.944mil) (3169.991mil,2054.943mil) on Top Overlay And Pad C6-2(3182.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3205mil,2029.936mil)(3205mil,2069.936mil) on Top Overlay And Pad C6-2(3182.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3180mil,2069.936mil)(3205mil,2069.936mil) on Top Overlay And Pad C6-2(3182.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3180mil,2029.936mil)(3205mil,2029.936mil) on Top Overlay And Pad C6-2(3182.5mil,2049.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (5722.5mil,1805mil)(5747.5mil,1805mil) on Top Overlay And Pad C5-1(5745.5mil,1825.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (5722.5mil,1845mil)(5747.5mil,1845mil) on Top Overlay And Pad C5-1(5745.5mil,1825.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (5722.5mil,1805mil)(5722.5mil,1845mil) on Top Overlay And Pad C5-1(5745.5mil,1825.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (5757.491mil,1820.008mil) (5787.491mil,1830.008mil) on Top Overlay And Pad C5-1(5745.5mil,1825.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5797.5mil,1805mil)(5822.5mil,1805mil) on Top Overlay And Pad C5-2(5800mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (5797.5mil,1845mil)(5822.5mil,1845mil) on Top Overlay And Pad C5-2(5800mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (5822.5mil,1805mil)(5822.5mil,1845mil) on Top Overlay And Pad C5-2(5800mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (5757.491mil,1820.008mil) (5787.491mil,1830.008mil) on Top Overlay And Pad C5-2(5800mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (2972.5mil,1720mil)(2997.5mil,1720mil) on Top Overlay And Pad C4-1(2995.5mil,1700.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3007.491mil,1695.008mil) (3037.491mil,1705.008mil) on Top Overlay And Pad C4-1(2995.5mil,1700.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (2972.5mil,1680mil)(2997.5mil,1680mil) on Top Overlay And Pad C4-1(2995.5mil,1700.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2972.5mil,1680mil)(2972.5mil,1720mil) on Top Overlay And Pad C4-1(2995.5mil,1700.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3007.491mil,1695.008mil) (3037.491mil,1705.008mil) on Top Overlay And Pad C4-2(3050mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3047.5mil,1720mil)(3072.5mil,1720mil) on Top Overlay And Pad C4-2(3050mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3072.5mil,1680mil)(3072.5mil,1720mil) on Top Overlay And Pad C4-2(3050mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
Rule Violations :436

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USB_Source-4(1352.364mil,2555.116mil) on Top Layer And Pad USB_Source-5(1352.364mil,2523.62mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.809mil < 10mil) Between Pad USB_Source-2(1352.364mil,2618.108mil) on Top Layer And Pad USB_Source-1(1352.364mil,2649.602mil) on Top Layer [Top Solder] Mask Sliver [3.809mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USB_Source-3(1352.364mil,2586.612mil) on Top Layer And Pad USB_Source-2(1352.364mil,2618.108mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USB_Source-4(1352.364mil,2555.116mil) on Top Layer And Pad USB_Source-3(1352.364mil,2586.612mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-63(5218.425mil,3857.795mil) on Top Layer And Pad U1-64(5198.74mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-62(5238.11mil,3857.795mil) on Top Layer And Pad U1-63(5218.425mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-61(5257.795mil,3857.795mil) on Top Layer And Pad U1-62(5238.11mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-60(5277.48mil,3857.795mil) on Top Layer And Pad U1-61(5257.795mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-59(5297.165mil,3857.795mil) on Top Layer And Pad U1-60(5277.48mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-58(5316.85mil,3857.795mil) on Top Layer And Pad U1-59(5297.165mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-57(5336.535mil,3857.795mil) on Top Layer And Pad U1-58(5316.85mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-56(5356.221mil,3857.795mil) on Top Layer And Pad U1-57(5336.535mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-55(5375.905mil,3857.795mil) on Top Layer And Pad U1-56(5356.221mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-54(5395.591mil,3857.795mil) on Top Layer And Pad U1-55(5375.905mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-53(5415.276mil,3857.795mil) on Top Layer And Pad U1-54(5395.591mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-52(5434.961mil,3857.795mil) on Top Layer And Pad U1-53(5415.276mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-51(5454.646mil,3857.795mil) on Top Layer And Pad U1-52(5434.961mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-50(5474.331mil,3857.795mil) on Top Layer And Pad U1-51(5454.646mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-49(5494.016mil,3857.795mil) on Top Layer And Pad U1-50(5474.331mil,3857.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-47(5572.756mil,3759.37mil) on Top Layer And Pad U1-48(5572.756mil,3779.055mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-46(5572.756mil,3739.685mil) on Top Layer And Pad U1-47(5572.756mil,3759.37mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-45(5572.756mil,3720mil) on Top Layer And Pad U1-46(5572.756mil,3739.685mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-44(5572.756mil,3700.315mil) on Top Layer And Pad U1-45(5572.756mil,3720mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-43(5572.756mil,3680.63mil) on Top Layer And Pad U1-44(5572.756mil,3700.315mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-42(5572.756mil,3660.945mil) on Top Layer And Pad U1-43(5572.756mil,3680.63mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-41(5572.756mil,3641.26mil) on Top Layer And Pad U1-42(5572.756mil,3660.945mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-40(5572.756mil,3621.575mil) on Top Layer And Pad U1-41(5572.756mil,3641.26mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-39(5572.756mil,3601.89mil) on Top Layer And Pad U1-40(5572.756mil,3621.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-38(5572.756mil,3582.205mil) on Top Layer And Pad U1-39(5572.756mil,3601.89mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-37(5572.756mil,3562.52mil) on Top Layer And Pad U1-38(5572.756mil,3582.205mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-36(5572.756mil,3542.835mil) on Top Layer And Pad U1-37(5572.756mil,3562.52mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-35(5572.756mil,3523.15mil) on Top Layer And Pad U1-36(5572.756mil,3542.835mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-34(5572.756mil,3503.465mil) on Top Layer And Pad U1-35(5572.756mil,3523.15mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-33(5572.756mil,3483.78mil) on Top Layer And Pad U1-34(5572.756mil,3503.465mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-31(5474.331mil,3405.039mil) on Top Layer And Pad U1-32(5494.016mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-30(5454.646mil,3405.039mil) on Top Layer And Pad U1-31(5474.331mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-29(5434.961mil,3405.039mil) on Top Layer And Pad U1-30(5454.646mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-28(5415.276mil,3405.039mil) on Top Layer And Pad U1-29(5434.961mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-27(5395.591mil,3405.039mil) on Top Layer And Pad U1-28(5415.276mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-26(5375.905mil,3405.039mil) on Top Layer And Pad U1-27(5395.591mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-25(5356.221mil,3405.039mil) on Top Layer And Pad U1-26(5375.905mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-24(5336.535mil,3405.039mil) on Top Layer And Pad U1-25(5356.221mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-23(5316.85mil,3405.039mil) on Top Layer And Pad U1-24(5336.535mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-22(5297.165mil,3405.039mil) on Top Layer And Pad U1-23(5316.85mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-21(5277.48mil,3405.039mil) on Top Layer And Pad U1-22(5297.165mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-20(5257.795mil,3405.039mil) on Top Layer And Pad U1-21(5277.48mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-19(5238.11mil,3405.039mil) on Top Layer And Pad U1-20(5257.795mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-18(5218.425mil,3405.039mil) on Top Layer And Pad U1-19(5238.11mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-17(5198.74mil,3405.039mil) on Top Layer And Pad U1-18(5218.425mil,3405.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-15(5120mil,3503.465mil) on Top Layer And Pad U1-16(5120mil,3483.78mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-14(5120mil,3523.15mil) on Top Layer And Pad U1-15(5120mil,3503.465mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-13(5120mil,3542.835mil) on Top Layer And Pad U1-14(5120mil,3523.15mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-12(5120mil,3562.52mil) on Top Layer And Pad U1-13(5120mil,3542.835mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-11(5120mil,3582.205mil) on Top Layer And Pad U1-12(5120mil,3562.52mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-10(5120mil,3601.89mil) on Top Layer And Pad U1-11(5120mil,3582.205mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-9(5120mil,3621.575mil) on Top Layer And Pad U1-10(5120mil,3601.89mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-8(5120mil,3641.26mil) on Top Layer And Pad U1-9(5120mil,3621.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-7(5120mil,3660.945mil) on Top Layer And Pad U1-8(5120mil,3641.26mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-6(5120mil,3680.63mil) on Top Layer And Pad U1-7(5120mil,3660.945mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-5(5120mil,3700.315mil) on Top Layer And Pad U1-6(5120mil,3680.63mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-4(5120mil,3720mil) on Top Layer And Pad U1-5(5120mil,3700.315mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-3(5120mil,3739.685mil) on Top Layer And Pad U1-4(5120mil,3720mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-2(5120mil,3759.37mil) on Top Layer And Pad U1-3(5120mil,3739.685mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-1(5120mil,3779.055mil) on Top Layer And Pad U1-2(5120mil,3759.37mil) on Top Layer 
Rule Violations :60

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:00