#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 20 11:58:30 2025
# Process ID: 18652
# Current directory: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/xilinx_book_labs/lab3/lab3.runs/synth_1
# Command line: vivado.exe -log reset_bridge.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source reset_bridge.tcl
# Log file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/xilinx_book_labs/lab3/lab3.runs/synth_1/reset_bridge.vds
# Journal file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/xilinx_book_labs/lab3/lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source reset_bridge.tcl -notrace
