// Seed: 1621637735
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_5;
  id_6(
      .id_0(1), .id_1(id_1), .id_2(id_4), .id_3(id_3), .id_4((id_2) & -1'h0), .id_5(-1)
  );
  initial id_4 = -1;
  always id_5 <= 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1'h0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1
  );
  wire id_3;
  assign id_2 = -1;
endmodule
