<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="google-site-verification" content="xBT4GhYoi5qRD5tr338pgPM5OWHHIDR6mNg1a3euekI" />
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="description" content="Autonomous Driving, Deep Learning">
    <meta name="keyword"  content="">
    <link rel="shortcut icon" href="/img/favicon.ico">

    <title>
        
        publications - Yu HU
        
    </title>

    <!-- Custom CSS -->
    
<link rel="stylesheet" href="../css/aircloud.css">

    
<link rel="stylesheet" href="../css/gitment.css">

    <!--<link rel="stylesheet" href="https://imsun.github.io/gitment/style/default.css">-->
    <link href="//at.alicdn.com/t/font_620856_pl6z7sid89qkt9.css" rel="stylesheet" type="text/css">
    <!-- ga & ba script hoook -->
    <script></script>
<meta name="generator" content="Hexo 5.4.0"></head>


<body>

<div class="site-nav-toggle" id="site-nav-toggle">
    <button>
        <span class="btn-bar"></span>
        <span class="btn-bar"></span>
        <span class="btn-bar"></span>
    </button>
</div>

<div class="index-about">
    <i> Simple is beautiful </i>
</div>

<div class="index-container">
    
    <div class="index-left">
        
<div class="nav" id="nav">
    <div class="avatar-name">
        <div class="avatar ">
            <img src="/img/avatar.jpg" />
        </div>
        <div class="name">
            <i>Yu HU</i>
        </div>
    </div>
    <div class="contents" id="nav-content">
        <ul>
            <li >
                <a href="../index.html">
                    <i class="iconfont icon-shouye1"></i>
                    <span>HOME</span>
                </a>
            </li>
            <li  class=active >
                <a href="">
                    <i class="iconfont icon-guidang2"></i>
                    <span>PUBLICATIONS</span>
                </a>
            </li>
            <li >
                <a href="/projects/">
                    <i class="iconfont icon-guidang2"></i>
                    <span>PROJECTS</span>
                </a>
            </li>
            <li >
                <a href="../archives">
                    <i class="iconfont icon-guidang2"></i>
                    <span>ARCHIVES</span>
                </a>
            </li>
            <li >
                <a href="/ans/">
                    <i class="iconfont icon-biaoqian1"></i>
                    <span>ANS GROUP</span>
                </a>
            </li>
            <li >
                <a href="/about/">
                    <i class="iconfont icon-guanyu2"></i>
                    <span>ABOUT</span>
                </a>
            </li>
        </ul>
    </div>
    
</div>


<div class="search-field" id="search-field">
    <div class="search-container">
        <div class="search-input">
            <span id="esc-search"> <i class="icon-fanhui iconfont"></i></span>
            <input id="search-input"/>
            <span id="begin-search">search</span>
        </div>
        <div class="search-result-container" id="search-result-container">

        </div>
    </div>
</div>
        <div class="index-about-mobile">
            <i> Simple is beautiful </i>
        </div>
    </div>
    
    <div class="index-middle">
        <!-- Main Content -->
        
<div style="text-align: justify; class="post-content ">
    <div align="center"><font face="@Arial Unicode MS">( </font><font face="Arial Black"><a target="_blank" rel="noopener" href="http://scholar.google.com.hk/citations?user=VPA-MkkAAAAJ" title>Google Scholar</a></font><font face="@Arial Unicode MS"> )</font></div>

<div style="text-align: justify; margin-top:20px;margin-left:50px;margin-right:30px"> 


<h3 id="2023"><a href="#2023" class="headerlink" title="2023"></a>2023</h3><ul>
<li>[Lu-AAAI2023] Shun Lu, Yu Hu*, Peihao Wang, Yan Han, Jianchao Tan, Jixiang Li, Sen Yang, Ji Liu, PINAT: A Permutation INvariance Augmented Transformer for NAS Predictor, accepted by AAAI Conference on Artificial Intelligence (AAAI), 2023. </li>
</ul>
<h3 id="2022"><a href="#2022" class="headerlink" title="2022"></a>2022</h3><ul>
<li>[Sun-ICML2022] Zihao Sun, Yu Hu*, Shun Lu, Longxing Yang, Jilin Mei, Yinhe Han, Xiaowei Li, <a href="https://proceedings.mlr.press/v162/sun22a.html" title="AGNAS: Attention-Guided Micro- and Macro-Architecture Search" target="_blank">AGNAS: Attention-Guided Micro- and Macro-Architecture Search</a>, in IEEE International Conference on Machine Learning (ICML), 2022. <font color="#000000">(</font><a href="https://github.com/Sunzh1996/AGNAS" title="AGNAS Source Code" target="_blank">Source Code</a><font color="#000000">)</font></li>
</ul>
<ul>
<li>[Yang-ICML2022] Longxing Yang, Yu Hu*, Shun Lu, Zihao Sun, Jilin Mei, Yinhe Han, Xiaowei Li, <a href="https://proceedings.mlr.press/v162/yang22f.html" title="Searching for BurgerFormer with Micro-Meso-Macro Space Design" target="_blank">Searching for BurgerFormer with Micro-Meso-Macro Space Design</a>, in IEEE International Conference on Machine Learning (ICML), 2022. <font color="#000000">(</font><a href="https://github.com/xingxing-123/BurgerFormer" title="BurgerFormer Source Code" target="_blank">Source Code</a><font color="#000000">)</font></li>
</ul>
<ul>
<li>[Yang-IROS2022] Andong Yang, Wei Li*, Yu Hu*, <a href="pdffiles/2022_IROS_SMS-MPC_cameraready.pdf" title="SMS-MPC: Adversarial Learning-based Simultaneous Prediction Control with Single Model for Mobile Robots" target="_blank">SMS-MPC: Adversarial Learning-based Simultaneous Prediction Control with Single Model for Mobile Robots</a>, in IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS), 2022. </li>
</ul>
<ul>
<li>[Niu-IJCNN2022] Jingyu Niu, Yu Hu*, Wei Li, Guangyan Huang, Yinhe Han, Xiaowei Li, <a href="pdffiles/2022_IJCNN_DAARL.pdf" title="Closing the Dynamics Gap via Adversarial and Reinforcement Learning for High-Speed Racing" target="_blank">Closing the Dynamics Gap via Adversarial and Reinforcement Learning for High-Speed Racing</a>, in IEEE International Joint Conference on Neural Networks (IJCNN), oral (Candidate of Best Paper Award), 2022.</li>
</ul>
<ul>
<li>[Sun-NeuroComputing2022] Zihao Sun, Yu Hu*, Longxing Yang, Shun Lu, Jilin Mei, Yinhe Han, Xiaowei Li, <a href="pdffiles/2022_Neurocomputing_STC-NAS.pdf" title="STC-NAS: Fast neural architecture search with source-target consistency" target="_blank">STC-NAS: Fast neural architecture search with source-target consistency</a>, Neurocomputing, Volume 497: 227-238 (2022).</li>
</ul>
<ul>
<li>[Jin-JCAD2022] Beibei Jin and Yu Hu*,  <a href="pdffiles/2022_JCAD_DifferentialAttention.pdf" title="Spatial-Temporal Wavelet Analysis Video Prediction Based on Differential Attention Mechanism" target="_blank">Spatial-Temporal Wavelet Analysis Video Prediction Based on Differential Attention Mechanism</a> (in Chinese), Journal of Computer-Aided Design &amp; Computer Graphics (JCAD), 34(2): 180-188 (2022).</li>
</ul>
<h3 id="2021"><a href="#2021" class="headerlink" title="2021"></a>2021</h3><ul>
<li>[Li-ICRA2021] Wei Li*, Yu Hu, Yinhe Han, and Xiaowei Li, <a href="pdffiles/2021_ICRA_cameraready.pdf" title="KFS-LIO: Key-Feature Selection for Lightweight Lidar Inertial Odometry" target="_blank">KFS-LIO: Key-Feature Selection for Lightweight Lidar Inertial Odometry</a>, in IEEE International Conference on Robotics and Automation (ICRA), 2021. </li>
</ul>
<ul>
<li>[Yang-ACML2021] Longxing Yang, Yu Hu*, Shun Lu, Zihao Sun, Jilin Mei, Yiming Zeng, Zhiping Shi, Yinhe Han, and Xiaowei Li, <a href="https://proceedings.mlr.press/v157/yang21a" title="DDSAS: Dynamic and Differentiable Space-Architecture Search" target="_blank">DDSAS: Dynamic and Differentiable Space-Architecture Search</a>, in IEEE Asian Conference on Machine Learning (ACML), 2021. <font color="#000000">(</font><a href="https://github.com/xingxing-123/DDSAS" title="DDSAS Source Code" target="_blank">Source Code</a><font color="#000000">)</font></li>
</ul>
<ul>
<li>[Lu-BMVC2021] Shun Lu, Yu Hu*, Longxing Yang, Zihao Sun, Jilin Mei, Yiming Zeng, and Xiaowei Li, <a href="https://www.bmvc2021-virtualconference.com/assets/papers/0209.pdf" title="DU-DARTS: Decreasing the Uncertainty of Differentiable Architecture Search" target="_blank">DU-DARTS: Decreasing the Uncertainty of Differentiable Architecture Search</a>, in IEEE British Machine Vision Conference (BMVC), 2021. <font color="#000000">(</font><a href="https://github.com/ShunLu91/DU-DARTS" title="DU-DARTS Source Code" target="_blank">Source Code</a><font color="#000000">)</font></li>
</ul>
<ul>
<li>[Mei-ACA2021] Jilin Mei, Longxing Yang, Zihao Sun, Shun Lu, Yan Xing, Tiantian Jiang, Yu Hu*, <a href="pdffiles/2021_ACA_StarLight.pdf" title="Design and Application of a Lightweight Deep Neural Network Software for Resource Constrained Unmanned Systems" target="_blank">Design and Application of a Lightweight Deep Neural Network Software for Resource Constrained Unmanned Systems</a> (in Chinese), in Aerospace Control and Application, 47(6): 9-18 (2021).</li>
</ul>
<h3 id="2020"><a href="#2020" class="headerlink" title="2020"></a>2020</h3><ul>
<li>[Niu-SMC2020] Jingyu Niu, Yu Hu*, Beibei Jin, Yinhe Han, and Xiaowei Li, <a href="pdffiles/2020_SMC.pdf" title="Two-Stage Safe Reinforcement Learning for High-Speed Autonomous Racing" target="_blank">Two-Stage Safe Reinforcement Learning for High-Speed Autonomous Racing</a>, in IEEE International Conference on Systems, Man, and Cybernetics (SMC), 2020.</li>
</ul>
<ul>
<li>[Jin-CVPR2020] Beibei Jin, Yu Hu*, Qiankun Tang, Jingyu Niu, Zhiping Shi, Yinhe Han, and Xiaowei Li, <a href="https://openaccess.thecvf.com/content_CVPR_2020/papers/Jin_Exploring_Spatial-Temporal_Multi-Frequency_Analysis_for_High-Fidelity_and_Temporal-Consistency_Video_Prediction_CVPR_2020_paper.pdf" title="Exploring Spatial-Temporal Multi-Frequency Analysis for High-Fidelity and Temporal-Consistency Video Prediction" target="_blank">Exploring Spatial-Temporal Multi-Frequency Analysis for High-Fidelity and Temporal-Consistency Video Prediction</a>, in IEEE Conference on Computer Vision and Pattern Recognition (CVPR), 2020. <font color="#000000">(</font><a href="https://github.com/Bei-Jin/STMFANet" title="STMFANet Source Code" target="_blank">Source Code</a><font color="#000000">)</font></li>
</ul>
<ul>
<li>[Tang-ICASSP2020] Qiankun Tang, Jie Li, Zhiping Shi, Yu Hu*, <a href="pdffiles/2020_ICASSP_LightDet.pdf" title="LightDet: A Lightweight and Accurate Object Detection Network" target="_blank">LightDet: A Lightweight and Accurate Object Detection Network</a>, in IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), 2020.</li>
</ul>
<ul>
<li>[Guo-Neurocomputing2020] Qingli Guo, Jing Ye, Yiran Chen, Yu Hu, Yazhu Lan, Guohe Zhang, Xiaowei Li, <a href="pdffiles/2020_Neurocomputing_INOR.pdf" title="INOR: An Intelligent noise reduction method to defend against adversarial audio examples" target="_blank">INOR—An Intelligent noise reduction method to defend against adversarial audio examples</a>, Neurocomputing, 2020.</li>
</ul>
<ul>
<li>[Tang-JCAD2020a] Qiankun Tang and Yu Hu*,  <a href="pdffiles/2020_JCAD_APMFAM.pdf" title="PosNeg-Balanced Anchors with Aligned Features for Single-Shot Object Detection" target="_blank">PosNeg-Balanced Anchors with Aligned Features for Single-Shot Object Detection</a> (in Chinese), Journal of Computer-Aided Design &amp; Computer Graphics (JCAD), 32(8): 1293-1304 (2020).</li>
</ul>
<ul>
<li>[Tang-JCAD2020b] Qiankun Tang and Yu Hu*,  <a href="pdffiles/2020_JCAD_Attention.pdf" title="Attention Based Part-Aware Features of Anchor Boxes for Single-Shot Object Detection" target="_blank">Attention Based Part-Aware Features of Anchor Boxes for Single-Shot Object Detection</a> (in Chinese), Journal of Computer-Aided Design &amp; Computer Graphics (JCAD), 32(11): 1773-1783 (2020).</li>
</ul>
<h3 id="2019"><a href="#2019" class="headerlink" title="2019"></a>2019</h3><ul>
<li><p>[Zeng-JCAD2019] Zeng Yiming, Hu Yu*, Han Yinhe, and Li Xiaowei, <a href="pdffiles/2019_JCAD_SSDE.pdf" title="Exploiting Partial Order Relationship of Sparse Point Cloud for Semi-Supervised Monocular Image Depth Estimation" target="_blank">Exploiting Partial Order Relationship of Sparse Point Cloud for Semi-Supervised Monocular Image Depth Estimation</a> (in Chinese), Journal of Computer-Aided Design &amp; Computer Graphics (JCAD), 2019.</p>
</li>
<li><p>[Li-Access2019] Xiaowei Li, Wenjie Li, Jing Ye, Huawei Li, Yu Hu, <a href="pdffiles/2019_Access_ScanChain.pdf" title="Scan Chain Based Attacks and Countermeasures: A Survey" target="_blank">Scan Chain Based Attacks and Countermeasures: A Survey</a>. IEEE Access, 2019.</p>
</li>
</ul>
<h3 id="2018"><a href="#2018" class="headerlink" title="2018"></a>2018</h3><ul>
<li>[Zeng-RAL2018] Yiming Zeng, Yu Hu*, Shice Liu, Jing Ye, Yinhe Han, Xiaowei Li, Ninghui Sun, <a href="pdffiles/2018_RAL_RT3D.pdf" title="RT3D: Real-Time 3-D Vehicle Detection in LiDAR Point Cloud for Autonomous Driving" target="_blank">RT3D: Real-Time 3D Vehicle Detection in LiDAR Point Cloud for Autonomous Driving</a>, in IEEE Robotics and Automation Letters (RA-L), 3(4): 3434-3440, 2018.&nbsp; <font color="#FF0000">(Introduction of RT3D in Chinese by </font><a href="https://zhuanlan.zhihu.com/p/41161184" title="RT3D" target="_blank">https://zhuanlan.zhihu.com/p/41161184</a><font color="#FF0000"> ) </font><font color="#000000">(</font><a href="https://github.com/zyms5244/RT3D" title="RT3D" target="_blank">Source Code</a><font color="#000000">)</font></li>
</ul>
<ul>
<li>[Liu-NeurIPS2018] Shice Liu, Yu Hu*, Yiming Zeng, Qiankun Tang, Beibei Jin, Yinhe Han, Xiaowei Li, <a href="https://papers.nips.cc/paper/7310-see-and-think-disentangling-semantic-scene-completion" title="See and Think: Disentangling Semantic Scene Completion" target="_blank">See and Think: Disentangling Semantic Scene Completion</a>, Annual Conference on Neural Information Processing Systems (NeurIPS), 2018. <font color="#FF0000">(Introduction of SATNet in Chinese by </font><a href="https://cloud.tencent.com/developer/article/1379919" title="SATNet" target="_blank">https://cloud.tencent.com/developer/article/1379919</a><font color="#FF0000">) (</font><a href="https://www.youtube.com/watch?v=YXvniY2U5mI" title="SATNet" target="_blank">YouTube Video</a><font color="#FF0000">) </font><font color="#000000">(</font><a href="https://github.com/ShiceLiu/SATNet" title="SATNet Source Code" target="_blank">Source Code</a><font color="#000000">)</font></li>
</ul>
<ul>
<li>[Jin-IROS2018] Beibei Jin, Yu Hu*, Yiming Zeng, Qiankun Tang, Shice Liu, Jing Ye, <a href="pdffiles/2018_IROS_VarNet.pdf" title="VarNet: Exploring Variations for Unsupervised Video Prediction" target="_blank">VarNet: Exploring Variations for Unsupervised Video Prediction</a>, in IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS), 2018. (<a href="https://github.com/jinbeibei/VarNet" title="VarNet" target="_blank">Source Code</a>)</li>
</ul>
<h3 id="2017"><a href="#2017" class="headerlink" title="2017"></a>2017</h3><ul>
<li>[Zeng-IROS2017] Yiming Zeng, Yu Hu*, Shice Liu,&nbsp; Qiankun Tang, Xiaowei Li, <a href="pdffiles/2017_IROS_GeoCueDepth.pdf" title="GeoCueDepth: Exploiting Geometric Structure Cues to Estimate Depth from a Single Image" target="_blank">GeoCueDepth: Exploiting Geometric Structure Cues to Estimate Depth from a Single Image</a>, IROS 2017: 17-22.&nbsp; (<a href="https://github.com/zyms5244/depth_estimation" title="GeoCueDepth" target="_blank">Source Code</a>)</li>
</ul>
<ul>
<li>[Lu-FPL2017] Weina Lu, Wenyan Lu, Jing Ye, Yu Hu*, Xiaowei Li, <a href="pdffiles/2017_FPL_PVTCNN.pdf" title="Leveraging PVT-Margins in Design Space Exploration for FPGA-based CNN Accelerators" target="_blank">Leveraging PVT-Margins in Design Space Exploration for FPGA-based CNN Accelerators</a>, FPL 2017: 1-4.</li>
</ul>
<ul>
<li>[Lu-TVLSI2017] Weina Lu, Yu Hu*, Jing Ye, and Xiaowei Li, <a href="pdffiles/2017_TVLSI_TeSHoP.pdf" title="TeSHoP" target="_blank">Going Cooler With Timing-Constrained TeSHoP: A Temperature Sensing-Based Hotspot-Driven Placement Technique for FPGAs</a>, IEEE Transaction on Very Large Scale Integration and System (TVLSI), 25(9): 2525 - 2537, 2017</li>
</ul>
<ul>
<li>[Hu-IEICE2017] Yu Hu, Jing Ye, Zhiping Shi, Xiaowei Li, LAPS: Layout-Aware Path Selection for Post-Silicon Timing Characterization. IEICE Transactions 100-D(2): 323-331 (2017)</li>
</ul>
<ul>
<li>[Li-JETC2017] Bing Li, Yu Hu*, Ying Wang, Jing Ye, Xiaowei Li, Power-Utility-Driven Write Management for MLC PCM. JETC 13(3): 50:1-50:22 (2017)</li>
</ul>
<ul>
<li>[Ye-DATE2017] Jing Ye, Qingli Quo, Yu Hu, Xiaowei Li, Fault diagnosis of arbiter physical unclonable function. DATE 2017: 428-433</li>
</ul>
<h3 id="2016"><a href="#2016" class="headerlink" title="2016"></a>2016</h3><ul>
<li>[Chen-TODAES2016] Guoqing Chen, Yi Xu, Xing Hu, Xiangyang Guo, Jun Ma, Yu Hu, Yuan Xie: TSocket: Thermal Sustainable Power Budgeting. ACM Trans. Design Autom. Electr. Syst. 21(2): 29:1-29:22 (2016)</li>
</ul>
<ul>
<li>[Ye-CCS2016] Jing Ye, Yu Hu, Xiaowei Li: Attack on Non-Linear Physical Unclonable Function, poster in CCS 2016: 1751-1753.</li>
</ul>
<ul>
<li>[Ye-FPGA2016] Jing Ye, Yu Hu, Xiaowei Li: DCPUF: Placement and Routing Constraint based Dynamically Configured Physical Unclonable Function on FPGA (Abstact Only). FPGA 2016: 279.</li>
</ul>
<ul>
<li>[Lu-FPL2016] Weina Lu, Yu Hu, Jing Ye, Xiaowei Li: TeSHop: A Temperature Sensing based Hotspot-Driven Placement Technique for FPGAs, FPL 2016: 1-4.</li>
</ul>
<ul>
<li>[Guo-ATS2016] Qingli Guo, Jing Ye, Yue Gong, Yu Hu, Xiaowei Li: Efficient Attack on Non-Linear Current Mirror PUF with Genetic Algorithm, ATS 2016: 49-54.</li>
</ul>
<ul>
<li>[Ye-AsianHOST2016] Jing Ye, Yu Hu, Xiaowei Li: RPUF: Physical Unclonable Function with Randomized Challenge to resist modeling attack. AsianHOST 2016: 1-6</li>
</ul>
<h3 id="2015"><a href="#2015" class="headerlink" title="2015"></a>2015</h3><ul>
<li>[Ye-TVLSI2015] Jing Ye, Yu Huang, Yu Hu, Wu-Tung Cheng, Ruifeng Guo, Liyang Lai, Ting-Pu Tai, Xiaowei Li, Weipin Changchien, Daw-Ming Lee, Ji-Jan Chen, Sandeep C. Eruvathi, Kartik K. Kumara, Charles Liu, Sam Pan: Diagnosis and Layout Aware (DLA) Scan Chain Stitching, IEEE Trans. VLSI Syst. 23(3): 466-479 (2015).</li>
</ul>
<ul>
<li>[Liu-DAC2015] Yang Liu, Shiyan Hu, Jie Wu, Yiyu Shi, Yier Jin, Yu Hu, Xiaowei Li: Impact Assessment of Net Metering on Smart Home Cyberattack Detection. DAC 2015: 1-6</li>
</ul>
<ul>
<li>[Ye-IOLTS2015] Jing Ye, Yu Hu, Xiaowei Li: OPUF: Obfuscation Logic Based Physical Unclonable Function. IOLTS 2015: 156-161</li>
</ul>
<h3 id="2014"><a href="#2014" class="headerlink" title="2014"></a>2014</h3><ul>
<li>[Hu-TVLSI2014] Xing Hu, Guihai Yan, Yu Hu, Xiaowei Li: Orchestrator: Guarding Against Voltage Emergencies in Multi-threaded Applications, IEEE Trans. VLSI Syst. 22(12): 2476-2487 (2014).</li>
</ul>
<ul>
<li>[Huang-TVLSI2014] Keheng Huang, Yu Hu, Xiaowei Li: Reliability-Oriented Placement and Routing Algorithm for SRAM-Based FPGAs. IEEE Trans. VLSI Syst. 22(2): 256-269 (2014).</li>
</ul>
<ul>
<li>[Ye-TVLSI2014]  Jing Ye, Yu Hu, Xiaowei Li, Wu-Tung Cheng, Yu Huang, Huaxing Tang: Diagnose Failures Caused by Multiple Locations at a Time. IEEE Trans. VLSI Syst. 22(4): 824-837 (2014)</li>
</ul>
<ul>
<li>[Hu-DAC2014] Xing Hu, Yi Xu, Jun Ma, Guoqing Chen, Yu Hu, Yuan Xie: TSocket: Thermal Sustainable Power Budgeting, DAC, 2014: 1-6.</li>
</ul>
<ul>
<li>[Hu-ASPDAC2014] Xing Hu, Yi Xu, Yu Hu, Yuan Xie: SwimmingLane: A composite approach to mitigate voltage droop effects in 3D power delivery network. ASPDAC 2014: 550-555</li>
</ul>
<ul>
<li>[Li-DATE2014] Bing Li, Shuchang Shan, Yu Hu, Xiaowei Li: Partial-SET: Write Speedup of PCM Main Memory. DATE 2014: 1-4.</li>
</ul>
<ul>
<li>[Gu-NAS2014] Junli Gu, Bradford M. Beckmann, Ting Cao, Yu Hu: iCHAT: Inter-Cache Hardware-Assistant Data Transfer for Heterogeneous Chip Multiprocessors. NAS 2014: 242-251</li>
</ul>
<h3 id="2013"><a href="#2013" class="headerlink" title="2013"></a>2013</h3><ul>
<li>[Hu-DATE2013] Xing Hu, Guihai Yan, Yu Hu, Xiaowei Li: Orchestrator: a low-cost solution to reduce voltage emergencies for multi-threaded applications. DATE 2013: 208-213</li>
</ul>
<ul>
<li>[Zhang-DATE2013] Xiaolin Zhang, Jing Ye, Yu Hu, Xiaowei Li: Capturing post-silicon variation by layout-aware path-delay testing. DATE 2013: 288-291</li>
</ul>
<ul>
<li>[Li-PRDC2013] Bing Li, Shuchang Shan, Yu Hu, Xiaowei Li: Tolerating Noise in MLC PCM with Multi-Bit Error Correction Code. PRDC 2013: 226-231</li>
</ul>
<ul>
<li>[Yang-IOLTS2013] Enshan Yang, Keheng Huang, Yu Hu, Xiaowei Li, Jian Gong, Hongjin Liu, Bo Liu: HHC: Hierarchical hardware checkpointing to accelerate fault recovery for SRAM-based FPGAs. IOLTS 2013: 193-198</li>
</ul>
<ul>
<li>[Ye-ITC2013] Jing Ye, Yu Huang, Yu Hu, Wu-Tung Cheng, Ruifeng Guo, Liyang Lai, Ting-Pu Tai, Xiaowei Li, Wei-pin Changchien, Daw-Ming Lee, Ji-Jan Chen, Sandeep C. Eruvathi, Kartik K. Kumara, Charles C. C. Liu, Sam Pan: Diagnosis and Layout Aware (DLA) scan chain stitching. ITC 2013: 1-10</li>
</ul>
<ul>
<li>[Hu-CJC2013] Xing Hu, Song-Jun Pan, Yu Hu, Xiao-Wei Li: Mitigating voltage emergency in simultaneous multithreading processor by memory level parallelism aware thread scheduling. Jisuanji Xuebao (Chinese Journal of Computers), 36 (5): 1065-1075 (2013) (In Chinese)</li>
</ul>
<h3 id="2012"><a href="#2012" class="headerlink" title="2012"></a>2012</h3><ul>
<li>[Pan-TVLSI2012] Songjun Pan, Yu Hu, and Xiaowei Li, IVF: Characterizing the Vulnerability of Microprocessor Structures to Intermittent Faults, in the IEEE Transactions on VLSI Systems (TVLSI), 2012, 20(5): 777-790.</li>
</ul>
<ul>
<li>[Huang-DATE2012] Keheng Huang, Yu Hu, Xiaowei Li, Bo Liu, Hongjin Liu, and Jian Gong, Off-path Leakage Power Aware Routing for SRAM-based FPGAs, in the Proceedings of IEEE/ACM Conference on Design, Automation and Test in Europe (DATE), Dresden, Germany, 12-16 March, 2012, pp. 87-92. </li>
</ul>
<ul>
<li>[Hu-ATS2012] Yu Hu, Xinli Gu, Xiaowei Li, In-Field Testing of NAND Flash Storage: Why and How? in the Proceedings of IEEE Asian Test Symposium(ATS), Niigata, Japan, 19-22 November, 2012, pp. 69.</li>
</ul>
<h3 id="2011"><a href="#2011" class="headerlink" title="2011"></a>2011</h3><ul>
<li>[Li-VLSI2011] Jia Li, Xiao Liu, Yubin Zhang, Yu Hu, Xiaowei Li, and Qiang Xu, Capture-Power-Aware Test Data Compression Using Selective Encoding, in the Integration, the VLSI Journal, 2011, 44(3): 205-216.</li>
</ul>
<ul>
<li>[Li-SIC2011] Jia Li, Yu Hu, Xiaowei Li, Scan Chain Design for Shift Power Reduction in Scan-based Testing, in the Science in China (Information Sciences), 2011, 54(4): 767-777.</li>
</ul>
<ul>
<li>[Wu-TCAD2011] Shianling Wu, Laung-Terng Wang, Xiaoqing Wen, Zhigang Jiang, Lang Tan, Yu Zhang, Yu Hu, Wen-Ben Jone, Michael S. Hsiao, James Chien-Mo Li, Jiun-Lang Huang, and Lizhen Yu, Using Launch-on-Capture for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains, in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011, 30(3): 455-463.</li>
</ul>
<ul>
<li>[Shang-TIS2011] Lihong Shang, Mi Zhou, Yu Hu, and Erfu Yang,  A Domain Partition Model Approach to the Online Fault Recovery of FPGA-Based Reconfigurable Systems, in the IEICE Transactions on Information and Systems, 2011, E94-A(1): 290-299.</li>
</ul>
<ul>
<li>[Huang-ATS2011] Keheng Huang, Yu Hu, Xiaowei Li, Gengxin Hua, Hongjin Liu, and Bo Liu, Exploiting Free LUT Entries to Mitigate Soft Errors in SRAM-based FPGAs, in the Proceedings of IEEE Asian Test Symposium (ATS), New Delhi, India, 21-23 November, 2011, pp. 438-443. </li>
</ul>
<ul>
<li>[Shan-DSN2011] Shuchang Shan, Yu Hu, and Xiaowei Li, Transparent Dynamic Binding with Fault-Tolerant Cache Coherence Protocol for Chip Multiprocessors, in the Proceedings of IEEE /IFIP International Conference on Dependable Systems and Networks (DSN), Hongkong, China, 27-31 June, 2011, pp. 291-302.</li>
</ul>
<ul>
<li>[Pan-DATE2011] Songjun Pan, Yu Hu, Xing Hu, and Xiaowei Li, A Cost-effective Substantial-impact-filter Based Method to Tolerate Voltage Emergencies, in the Proceedings of IEEE /ACM Conference on Design, Automation and Test in Europe (DATE), Grenoble, France, 14-18 March, 2011, pp. 311-316.</li>
</ul>
<ul>
<li>[Huang-DATE2011] Keheng Huang, Yu Hu, and Xiaowei Li, Cross-layer Optimized Placement and Routing for FPGA Soft Error Mitigation, in the Proceedings of IEEE /ACM Conference on Design, Automation and Test in Europe (DATE), Grenoble, France, 14-18 March, 2011, pp. 58-63.</li>
</ul>
<ul>
<li>[Ye-DATE2011] Jing Ye, Yu Hu, and Xiaowei Li, On Diagnosis of Multiple Faults Using Compacted Responses, in the Proceedings of IEEE /ACM Conference on Design, Automation and Test in Europe (DATE), Grenoble, France, 14-18 March, 2011, pp. 679-684.</li>
</ul>
<h3 id="2010"><a href="#2010" class="headerlink" title="2010"></a>2010</h3><ul>
<li>[Li-TVLSI2010] Jia Li, Qiang Xu, Yu Hu, and Xiaowei Li, X-Filling for Simultaneous Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing, in the IEEE Transactions on VLSI Systems (TVLSI), 2010, 18(7): 1081-1092.</li>
</ul>
<ul>
<li>[Pan-DATE2010] Songjun Pan, Yu Hu, and Xiaowei Li, IVF: Characterizing the Vulnerability of Microprocessor Structures to Intermittent Faults, in the Proceedings of IEEE /ACM Conference on Design, Automation and Test in Europe (DATE), Dresden, Germany, 8-12 March, 2010, pp. 238-243.  (Best Paper Award Nomination)</li>
</ul>
<ul>
<li>[Ye-DATE2010] Jing Ye, Yu Hu, and Xiaowei Li, Diagnosis of Multiple Arbitrary Faults with Mask and Reinforcement Effect, in the Proceedings of IEEE /ACM Conference on Design, Automation and Test in Europe (DATE), Dresden, Germany, 8-12 March, 2010, pp. 885-890.</li>
</ul>
<ul>
<li>[Ye-ATS2010] Jing Ye, Xiaolin Zhang, Yu Hu, and Xiaowei Li, Substantial Fault Pairs at-A-Time (SFPAT): An Automatic Diagnostic Pattern Generation Method, in the Proceedings of IEEE Asian Test Symposium (ATS), Shanghai, China, 1-4 December, 2010, pp. 192-197. </li>
</ul>
<ul>
<li>[Kong-WRTLT2010] Luning Kong, Yu Hu, and Xiaowei Li, A Scalable Test Access Mechanism for Godson-T Multi-core Processor, in the Digest of Papers of IEEE Workshop on RTL and High Level Testing(WRTLT), Shanghai, China, 5-6 December, 2010, pp. 147-152.</li>
</ul>
<ul>
<li>[Hu-CDC2010] Yu Hu, Zhongliang Chen, and Xiaowei Li, Using Data-Level Parallelism to Accelerate Instruction-Level Redundancy, in the Proceedings of Conference on Dependable Computing (CDC),  Yichang, China, 20-22 November, 2010, pp. 421-425.</li>
</ul>
<h3 id="2009"><a href="#2009" class="headerlink" title="2009"></a>2009</h3><ul>
<li>[Wang-JCAD2009] Fei Wang, Yu Hu, and Xiaowei Li, Deterministic Diagnosis Pattern Generation for Scan Chain Faults, Journal of Computer-Aided Design &amp; Computer Graphics, 2009, 21(1): 6-12. (In Chinese)</li>
</ul>
<ul>
<li>[Xie-JCAD2009] Yuanjiang Xie, Da Wang, Yu Hu, and Xiaowei Li, Memory BISR Based on Content Addressable Memory, Journal of Computer-Aided Design &amp; Computer Graphics, 2009, 21(4): 467-473. (In Chinese)</li>
</ul>
<ul>
<li>[Pan-PRDC2009] Songjun Pan, Yu Hu, and Xiaowei Li, Online Computing and Predicting Architectural Vulnerability Factor of Microprocessor Structures, in the Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing (PRDC), Shanghai, China, 16-18 November, 2009, pp. 345-350. </li>
</ul>
<ul>
<li>[Xie-ECST2009] Yuanjiang Xie, Xiang Fu, Zijian He, Yang Zhao, Yu Hu, and Xiaowei Li, A Self-Repairable Microprocessor, ECS Transactions, 2009, 18(1): 249-254.</li>
</ul>
<ul>
<li>[Zhou-HPCC2009] Mi Zhou, Lihong Shang, and Yu Hu, Reliability Optimization of Reconfigurable Computing-Based Fault-Tolerant System, in the Proceedings of IEEE International Conference on High Performance Computing and Communications (HPCC), 2009: 369-375.</li>
</ul>
<ul>
<li>[Zhou-ICESS2009] Mi Zhou, Lihong Shang, and Yu Hu, Reliability Optimization of Reconfigurable FPGA Based on Second-Order Approximation Domain-Partition, the Proceedings of IEEE International Conferences on Embedded Software and Systems (ICESS), 2009: 511-516.</li>
</ul>
<h3 id="2008"><a href="#2008" class="headerlink" title="2008"></a>2008</h3><ul>
<li>[Wang-JCST2008] Da Wang, Yu Hu, Huawei Li, and Xiaowei Li, The Design-for-Testability Features and Test Implementation of a Giga Hertz General Purpose Microprocessor, Journal of Computer Science and Technology (JCST), 2008, 23(6): 1037-1046.</li>
</ul>
<ul>
<li>[Wang-ITC2008] Fei Wang, Yu Hu, Huawei Li, Xiaowei Li, Jing Ye and Yu Huang, Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects, in the Proceedings of IEEE International Test Conference(ITC), Santa Clara, CA, USA, 28-30 October, 2008, paper 14.1. </li>
</ul>
<ul>
<li>[Li-ICCAD2008] Jia Li, Xiao Liu, Yubin Chen, Yu Hu, Xiaowei Li, and Qiang Xu, On Capture Power-Aware Test Data Compression for Scan-Based Testing, in the Proceedings of IEEE /ACM International Conference on Computer-Aided Design (ICCAD), San Jose, CA, USA, 10-13 November, 2008, paper 1C.3.</li>
</ul>
<ul>
<li>[Li-DATE2008] Jia LI, Qiang XU, Yu HU, and Xiaowei LI, iFill: An Impact-Oriented X-Filling Method for Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing, in the Proceedings of IEEE /ACM Conference on Design, Automation and Test in Europe (DATE), 2008, pp. 1184-1189.</li>
</ul>
<ul>
<li>[Ye-ITC2008p] Jing Ye, Fei Wang, Yu Hu, and Xiaowei Li, Diagnosis of Mask-Effect Multiple Timing Faults in Scan Chains, in the Proceedings of IEEE International Test Conference(ITC), Santa Clara, CA, USA, 28-30 October, 2008, poster 15.</li>
</ul>
<ul>
<li>[Hu-ASP-DAC2008] Yu Hu, Xiang Fu, Xiaoxin Fan, and Hideo Fujiwara, Localized Random Access Scan: Towards Low Area and Routing Overhead, in the Proceedings of IEEE/ACM International Conference on Asia and South Pacific Design Automation(ASP-DAC), 2008, pp. 565-570.</li>
</ul>
<ul>
<li>[Wang-ASP-DAC2008] Fei Wang, Yu Hu, Huawei Li, and Xiaowei Li, A Design-for-Diagnosis Technique for Diagnosing both Scan Chain Faults and Combinational Circuit Faults, in the Proceedings of IEEE/ACM International Conference on Asia and South Pacific Design Automation(ASP-DAC), 2008, pp. 571-576.</li>
</ul>
<ul>
<li>[Li-ASP-DAC2008] Jia Li, Qiang Xu, Yu Hu, and Xiaowei Li, On Reducing Both Shift and Capture Power for Scan-based Testing, in the Proceedings of IEEE/ACM International Conference on Asia and South Pacific Design Automation(ASP-DAC), 2008, pp. 653-658.</li>
</ul>
<ul>
<li>[Fu-ASP-DAC2008] Xiang Fu, Huawei Li, Yu Hu, and Xiaowei Li, Robust Test Generation for Power Supply Noise Induced Path Delay Faults, in the Proceedings of IEEE/ACM International Conference on Asia and South Pacific Design Automation(ASP-DAC), 2008, pp. 659-662.</li>
</ul>
<ul>
<li>[Zhang-VTS2008] Ying Zhang, Huawei Li, Xiaowei Li, and Yu Hu, Codeword Selection for Crosstalk Avoidance and Error Correction on Interconnects, in the Proceedings of IEEE VLSI Test Symposium (VTS), 2008, pp. 377-382.</li>
</ul>
<ul>
<li>[Wang-ATS2008] Fei Wang, Yu Hu, Yu Huang, Jing Ye, and Xiaowei Li, Observation Point Oriented Deterministic Diagnosis Pattern Generation (DDPG) for Chain Diagnosis, in the Proceedings of IEEE Asia Test Symposium(ATS), 2008, pp. 185-190.</li>
</ul>
<ul>
<li>[Li-DELTA2008] Jia Li, Qiang Xu, Yu Hu, and Xiaowei Li, Channel Width Utilization Improvement in Testing NoC-Based Systems for Test Time Reduction, in the Proceedings of IEEE International Symposium on Electronic Design, Test &amp; Applications(DELTA), 2008, pp. 26-31.</li>
</ul>
<ul>
<li>[Wang-DELTA2008] Fei Wang, Yu Hu, and Xiaowei Li, Adaptive Diagnostic Pattern Generation for Scan Chains, in the Proceedings of IEEE International Symposium on Electronic Design, Test &amp; Applications(DELTA), 2008, pp. 129-132.</li>
</ul>
<ul>
<li>[Wang-DELTA2008] Da Wang, Rui Li, Yu Hu, Huawei Li, and Xiaowei Li, A Case Study on At-Speed Testing for a Gigahertz Microprocessor, in the Proceedings of IEEE International Symposium on Electronic Design, Test &amp; Applications(DELTA), 2008, pp. 326-331.</li>
</ul>
<ul>
<li>[Liu-DELTA2008] Hui Liu, Huawei Li, Yu Hu, and Xiaowei Li, A Scan-Based Delay Test Method for Reduction of Overtesting, in the Proceedings of IEEE International Symposium on Electronic Design, Test &amp; Applications(DELTA), 2008, pp. 521-526.</li>
</ul>
<h3 id="2007"><a href="#2007" class="headerlink" title="2007"></a>2007</h3><ul>
<li>[Han-TVLSI2007] Yinhe Han, Yu Hu, Xiaowei Li, Anshuman Chandra, and Huawei Li, Embedded Test Decompressor to Reduce the Required Channels and Vector Memory of Tester for System-on-a-Chip, IEEE Transactions on VLSI Systems (TVLSI), 2007, 15(5): 531-540.</li>
</ul>
<ul>
<li>[Wang-JCST2007] Wei Wang, Yu Hu, Yinhe Han, Xiaowei Li, and Yousheng Zhang, Leakage Current Optimization Techniques during Test based on Don’t Care Bits Assignment, Journal of Computer Science and Technology(JCST), 2007, 22(5): 673-680.</li>
</ul>
<ul>
<li>[Fan-JCAD2007] Xiao-Xin FAN, Huawei LI, Yu HU, and Xiaowei Li, An At-Speed Scan Test Scheme Using On-Chip PLL, Journal of Computer-Aided Design &amp; Computer Graphics, 2007, 19(3): 366-370. (In Chinese)</li>
</ul>
<ul>
<li>[Wu-JCAD2007] Mingxing Wu, Yinhe Han, Yu Hu, and Xiaowei Li, Research and Realization on Test Vector Translation Model Based on STIL, Journal of Computer-Aided Design &amp; Computer Graphics, 2007, 19(1): 114-118. (In Chinese)</li>
</ul>
<ul>
<li>[Wang-JCRAD2007] Wei Wang, Yinhe Han, Yu Hu, Xiaowei Li, and Yousheng Zhang, An Effective Low-Power Scan Architecture-PowerCut, Journal of Computer Research and Development, 2007, 44(3): 473-478. (In Chinese)</li>
</ul>
<ul>
<li>[Wang-ITC2007] Da Wang, Xiaoxin Fan, Xiang Fu, Hui Liu, Ke Wen, Peter Li, Huawei Li, Yu Hu, and Xiaowei Li, The Design-For-Testability Features of Godson-2 Microprocessor, in the Proceedings of IEEE International Test Conference(ITC), 2007, paper 9.2.</li>
</ul>
<ul>
<li>[Fan-ATS2007] Xiao-Xin FAN, Yu HU, and Laung-Terng (L.-T.) WANG, An On-Chip Test Clock Control Scheme for Multi-Clock at-Speed Testing, in the Proceedings of IEEE Asia Test Symposium(ATS), 2007, pp. 341-348.</li>
</ul>
<ul>
<li>[Li-TenCon2007] Jia Li, Yu HU, and Xiaowei Li, Test Cost Efficiency Exploration for CMT Processors, in the Proceedings of IEEE Region 10 Conference(TenCon), 2007, WeSC-O3.2.</li>
</ul>
<ul>
<li>[Wang-TenCon2007] Da Wang, Yuanjiang Xie, Yu Hu, Huawei Li, and Xiaowei Li, Hierarchical Fault Tolerance Memory Architecture With 3-Dimension Interconnect, in the Proceedings of IEEE Region 10 Conference(TenCon), 2007, FrSC-O9.2.</li>
</ul>
<ul>
<li>[Wang-WRTLT2007] Fei Wang, Yu Hu and Xiaowei Li, A Design-For-Diagnosis Technique for Diagnosing Integrated Circuit with Faulty Scan Chain, in the Digests of IEEE Workshop on RTL and High Level Testing(WRTLT), 2007, pp. 51-57.</li>
</ul>
<h3 id="2006"><a href="#2006" class="headerlink" title="2006"></a>2006</h3><ul>
<li>[Hu-IEICE2006] Yu Hu, Yinhe Han, Xiaowei Li, Huawei Li, and Xiaoqing Wen, Compression/Scan Co-Design for Reducing Test Data Volume, Scan-in Power Dissipation, and Test Application Time, IEICE Transactions on Information and Systems, 2006, E89-D(10): 2616-2625.</li>
</ul>
<ul>
<li>[Li-JCAD2006] Jia LI, Yu HU, and Xiaowei LI, SCANGIN: An Approach for Reducing Dynamic Power Dissipation in Scan Test, Journal of Computer-Aided Design &amp; Computer Graphics, 2006, 18(9): 1391-1396. (In Chinese)</li>
</ul>
<ul>
<li>[Dong-JCRAD2006] Jie Dong, Yu Hu, , Yinhe Han and Xiaowei Li, A Multiple-Scan-Chain Test Approach Based on Combinational Decompression Circuits, Journal of Computer Research and Development, 2006, 43(6): 1001-1007-478. (In Chinese)</li>
</ul>
<ul>
<li>[Wang-JCAD2006] Wei Wang, Yinhe Han, Yu Hu, Xiaowei Li, and Yousheng Zhang, Wrapper Design for Low Cost and Low Power in SoC Test, Journal of Computer-Aided Design &amp; Computer Graphics, 2006, 18(9): 1397-1402. (In Chinese)</li>
</ul>
<ul>
<li>[Hu-ATS2006] Yu Hu, Cheng Li, Jia Li, Yin-He Han, Xiao-Wei Li, Wei Wang, Hua-Wei Li, Laung-Terng (L.-T.) Wang, and Xiao-Qing Wen, Test Data Compression Based on Clustered Random Access Scan, in the Proceedings of IEEE Asia Test Symposium(ATS), 2006, pp. 231-236.</li>
</ul>
<ul>
<li>[Li-ATS2006] Jia LI, Yu HU, and Xiaowei LI, A Scan Chain Adjustment Technology for Test Power Reduction, in the Proceedings of IEEE Asia Test Symposium(ATS), 2006, pp. 11-16.</li>
</ul>
<ul>
<li>[Wen-WRTLT2006] Ke Wen, Yu Hu, and Xiaowei Li, Deterministic Circular Self Test Path, in the Digests of IEEE Workshop on RTL and High Level Testing(WRTLT), 2006, pp. 117-122.</li>
</ul>
<h3 id="2005"><a href="#2005" class="headerlink" title="2005"></a>2005</h3><ul>
<li>[Hu-JCRAD2005] Yu Hu, Yinhe Han and Xiaowei Li, Design-for-Testability and Test Technologies for System-on-a-Chip, Journal of Computer Research and Development, 2005, 42(1): 153-162. (In Chinese)</li>
</ul>
<ul>
<li>[Hu-JCAD2005] Yu Hu, Yinhe Han, Huawei Li, Tao Lv, and Xiaowei Li, SoC Test Scheduling Based on Scan Chain Balance of Pair Cores, Journal of Computer-Aided Design &amp; Computer Graphics, 2005, 17(10): 2203-2208. (In Chinese)</li>
</ul>
<ul>
<li>[Han-IEICE2005] Yinhe Han, Yu Hu, Xiaowei Li, Huawei Li, Anshuman Chandra, and Xiaoqing Wen, Wrapper Scan Chains Design for Rapid and Low Power Testing of Embedded Cores, IEICE Transactions on Information and Systems, 2005, E88-D(9): 2126-2134.</li>
</ul>
<ul>
<li>[Hu-PRDC2005] Yu Hu, Yinhe Han, and Xiaowei Li, Compression/Scan Co-Design to Reduce Test Data Volume, Scan-in Power Dissipation and Test Application Time, in the Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing (PRDC), 2005, pp. 175-182.</li>
</ul>
<ul>
<li>[Han-ASP-DAC2005] Yinhe Han, Yu Hu, Xiaowei Li, and Huawei Li, Theoretic Analysis and Enhanced X-Tolerance of Test Response Compact based on Convolutional Code, in the Proceedings of IEEE/ACM International Conference on Asia and South Pacific Design Automation(ASP-DAC), 2005, pp. 53-58.</li>
</ul>
<ul>
<li>[Han-ISLQED2005] Yinhe Han, Yu Hu, Huawei Li, and Xiaowei Li, Using MUXs Network to Hide Bunches of Scan Chains, in the Proceedings of IEEE International Symposium on Quality Electronic Design(ISLQED), 2005, pp. 238-243.</li>
</ul>
<h3 id="2004"><a href="#2004" class="headerlink" title="2004"></a>2004</h3><ul>
<li>[Hu-ATS2004] Yu Hu, Yinhe Han, Huawei Li, Tao Lv, and Xiaowei Li, Pair Balance-Based Test Scheduling for SOCs, in the Proceedings of IEEE Asia Test Symposium(ATS), 2004, pp. 236-241.</li>
</ul>
<ul>
<li>[Han-ATS2004] Yinhe Han, Yu Hu, A. Chandra, Huawei Li, and Xiaowei Li, Rapid and Energy-Efficient testing for Embedded Cores, in the Proceedings of IEEE Asia Test Symposium(ATS), 2004, pp. 8-13.</li>
</ul>
<ul>
<li>[Han-DFT2004] Yinhe Han, Yu Hu, Huawei Li, Xiaowei Li, and Anshuman Chandra, Response Compaction for Test Time and Test Pins Reduction Based on Advanced Convolutional Codes, in the Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems(DFT), 2004, pp. 298-305.</li>
</ul>
</div>
    
    <div id="comment-container">
    </div>
    <div id="lv-container">
    </div>
</div>

    </div>
</div>


<footer class="footer">
    <ul class="list-inline text-center">
        
        

        

        

        
        <li>
            <a target="_blank"  href="https://github.com/MeridianCAS">
                            <span class="fa-stack fa-lg">
                                <i class="iconfont icon-github"></i>
                            </span>
            </a>
        </li>
        

        

    </ul>
    
    <p>
        <span id="busuanzi_container_site_pv">
            <span id="busuanzi_value_site_pv"></span>PV
        </span>
        <span id="busuanzi_container_site_uv">
            <span id="busuanzi_value_site_uv"></span>UV
        </span>
        Created By <a target="_blank" rel="noopener" href="https://hexo.io/">Hexo</a>  Theme <a target="_blank" rel="noopener" href="https://github.com/aircloud/hexo-theme-aircloud">AirCloud</a></p>
</footer>




</body>

<script>
    // We expose some of the variables needed by the front end
    window.hexo_search_path = "search.xml"
    window.hexo_root = "/"
    window.isPost = false
</script>
<script src="https://cdn.bootcss.com/jquery/3.3.1/jquery.min.js"></script>

<script src="../js/index.js"></script>

<script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>




</html>
