#ifndef CYGONCE_HAL_VAR_IO_FTM_H
#define CYGONCE_HAL_VAR_IO_FTM_H
//==========================================================================
//
//      var_io_ftm.h
//
//      Freescale PWD definitions.
//
//==========================================================================
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
// -------------------------------------------                              
// This file is part of eCos, the Embedded Configurable Operating System.   
// Copyright (C) 2011, 2013 Free Software Foundation, Inc.                        
//
// eCos is free software; you can redistribute it and/or modify it under    
// the terms of the GNU General Public License as published by the Free     
// Software Foundation; either version 2 or (at your option) any later      
// version.                                                                 
//
// eCos is distributed in the hope that it will be useful, but WITHOUT      
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
// for more details.                                                        
//
// You should have received a copy of the GNU General Public License        
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
//
// As a special exception, if other files instantiate templates or use      
// macros or inline functions from this file, or you compile this file      
// and link it with other works to produce a work based on this file,       
// this file does not by itself cause the resulting work to be covered by   
// the GNU General Public License. However the source code for this file    
// must still be made available in accordance with section (3) of the GNU   
// General Public License v2.                                               
//
// This exception does not invalidate any other reasons why a work based    
// on this file might be covered by the GNU General Public License.         
// -------------------------------------------                              
// ####ECOSGPLCOPYRIGHTEND####                                              
//==========================================================================
//#####DESCRIPTIONBEGIN####
//
// Author(s):   Mike Jones <mike@proclivis.com>
// Contributors:
// Date:        2013-06-22
// Purpose:     Freescale FTM definitions.
// Description:
//
//
//####DESCRIPTIONEND####
//==========================================================================

#define CYGADDR_IO_FTM_FREESCALE_FTM0_BASE (0x40038000)
#define CYGADDR_IO_FTM_FREESCALE_FTM1_BASE (0x40039000)
#define CYGADDR_IO_FTM_FREESCALE_FTM2_BASE (0x400B8000)
#define CYGADDR_IO_FTM_FREESCALE_FTM3_BASE (0x400B9000)

#define    CYGHWR_DEV_FREESCALE_FTM_SC       0       // FTM Status and Control
#define    CYGHWR_DEV_FREESCALE_FTM_CNT      4       // FTM Counter
#define    CYGHWR_DEV_FREESCALE_FTM_MOD      8       // FTM Modulo

#define    CYGHWR_DEV_FREESCALE_FTM_C0SC     12      // FTM Channel 0 Status and Control
#define    CYGHWR_DEV_FREESCALE_FTM_COV      16      // FTM Channel 0 Value
#define    CYGHWR_DEV_FREESCALE_FTM_C1SC     20      // FTM Channel 1 Status and Control
#define    CYGHWR_DEV_FREESCALE_FTM_C1V      24      // FTM Channel 1 Value
#define    CYGHWR_DEV_FREESCALE_FTM_C2SC     28      // FTM Channel 2 Status and Control
#define    CYGHWR_DEV_FREESCALE_FTM_C2V      32      // FTM Channel 2 Value
#define    CYGHWR_DEV_FREESCALE_FTM_C3SC     36      // FTM Channel 3 Status and Control
#define    CYGHWR_DEV_FREESCALE_FTM_C3V      40      // FTM Channel 3 Value
#define    CYGHWR_DEV_FREESCALE_FTM_C4SC     44      // FTM Channel 4 Status and Control
#define    CYGHWR_DEV_FREESCALE_FTM_C4V      48      // FTM Channel 4 Value
#define    CYGHWR_DEV_FREESCALE_FTM_C5SC     52      // FTM Channel 5 Status and Control
#define    CYGHWR_DEV_FREESCALE_FTM_C5V      56      // FTM Channel 5 Value
#define    CYGHWR_DEV_FREESCALE_FTM_C6SC     60      // FTM Channel 6 Status and Control
#define    CYGHWR_DEV_FREESCALE_FTM_C6V      64      // FTM Channel 6 Value
#define    CYGHWR_DEV_FREESCALE_FTM_C7SC     68      // FTM Channel 7 Status and Control
#define    CYGHWR_DEV_FREESCALE_FTM_C7V      72      // FTM Channel 7 Value

#define    CYGHWR_DEV_FREESCALE_FTM_CNTIN    76      // FTM Counter Initial Value
#define    CYGHWR_DEV_FREESCALE_FTM_STATUS   80      // FTM Capture and Compare Status
#define    CYGHWR_DEV_FREESCALE_FTM_MODE     84      // FTM Features Mode Selection
#define    CYGHWR_DEV_FREESCALE_FTM_SYNC     88      // FTM Synchronization
#define    CYGHWR_DEV_FREESCALE_FTM_OUTINIT  92      // FTM Initial State for Channels Output
#define    CYGHWR_DEV_FREESCALE_FTM_OUTMASK  96      // FTM Output Mask
#define    CYGHWR_DEV_FREESCALE_FTM_COMBINE  100     // FTM Function for Linked Channels
#define    CYGHWR_DEV_FREESCALE_FTM_DEADTIME 104     // FTM Deadtime Insertion Control
#define    CYGHWR_DEV_FREESCALE_FTM_EXTTRIG  108     // FTM External Trigger
#define    CYGHWR_DEV_FREESCALE_FTM_POL      112     // FTM Channels Polarity
#define    CYGHWR_DEV_FREESCALE_FTM_FMS      116     // FTM Fault Mode Status
#define    CYGHWR_DEV_FREESCALE_FTM_FILTER   120     // FTM Input Capture Filter Control
#define    CYGHWR_DEV_FREESCALE_FTM_FLTCTRL  124     // FTM Fault Control
#define    CYGHWR_DEV_FREESCALE_FTM_QDCTRL   128     // FTM Quadrature Decoder Control and Status
#define    CYGHWR_DEV_FREESCALE_FTM_CONF     132     // FTM Configuration
#define    CYGHWR_DEV_FREESCALE_FTM_FLTPOL   136     // FTM Fault Input Polarity
#define    CYGHWR_DEV_FREESCALE_FTM_SYNCONF  140     // FTM Synchronization Configuration
#define    CYGHWR_DEV_FREESCALE_FTM_INVCTRL  144     // FTM Inverting Control
#define    CYGHWR_DEV_FREESCALE_FTM_SWOCTRL  148     // FTM Software Output Control
#define    CYGHWR_DEV_FREESCALE_FTM_PWMLOAD  152     // FTM PWM Load


#define CYGHWR_DEV_FREESCALE_FTM_SC_TOF        (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_SC_TOIE       (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_SC_CPWMS      (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_SC_CLKS       (0x00000018)
#define CYGHWR_DEV_FREESCALE_FTM_SC_PS         (0x00000007)

#define CYGHWR_DEV_FREESCALE_FTM_CNT_COUNT     (0x0000FFFF)

#define CYGHWR_DEV_FREESCALE_FTM_MOD_MOD       (0x0000FFFF)

#define CYGHWR_DEV_FREESCALE_FTM_CNSC_CHF      (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_CNSC_CHIE     (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_CNSC_MSB      (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_CNSC_MSA      (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_CNSC_ELSB     (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_CNSC_ELSA     (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_CNSC_DMA      (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_CV_VAL        (0x0000FFFF)

#define CYGHWR_DEV_FREESCALE_FTM_CNTIN_INIT    (0x0000FFFF)

#define CYGHWR_DEV_FREESCALE_FTM_STATUS_CH7F   (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_STATUS_CH6F   (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_STATUS_CH5F   (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_STATUS_CH4F   (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_STATUS_CH3F   (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_STATUS_CH2F   (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_STATUS_CH1F   (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_STATUS_CH0F   (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_MODE_FAULTIE  (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_MODE_FAULTM   (0x00000060)
#define CYGHWR_DEV_FREESCALE_FTM_MODE_CAPTEST  (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_MODE_PWMSYNC  (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_MODE_WPDIS    (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_MODE_INIT     (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_MODE_FTMEN    (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_SYNC_SWSYNC   (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_SYNC_TRIG2    (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_SYNC_TRIG1    (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_SYNC_TRIG0    (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_SYNC_SYNCHOM  (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_SYNC_REINIT   (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_SYNC_CNTMAX   (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_SYNC_CNTMIN   (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_OUTINIT_CH7OI  (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_OUTINIT_CH6OI  (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_OUTINIT_CH5OI  (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_OUTINIT_CH4OI  (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_OUTINIT_CH3OI  (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_OUTINIT_CH2OI  (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_OUTINIT_CH1OI  (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_OUTINIT_CH0OI  (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_OUTMASK_CH7OM  (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_OUTMASK_CH6OM  (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_OUTMASK_CH5OM  (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_OUTMASK_CH4OM  (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_OUTMASK_CH3OM  (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_OUTMASK_CH2OM  (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_OUTMASK_CH1OM  (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_OUTMASK_CH0OM  (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_FAULTEN3  (0x40000000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_SYNCEN3   (0x20000000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DTEN3     (0x10000000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DECAP3    (0x08000000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DECAPEN3  (0x04000000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_COMP3     (0x02000000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_COMBINE3  (0x01000000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_FAULTEN2  (0x00400000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_SYNCEN2   (0x00200000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DTEN2     (0x00100000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DECAP2    (0x00080000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DECAPEN2  (0x00040000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_COMP2     (0x00020000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_COMBINE2  (0x00010000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_FAULTEN1  (0x00004000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_SYNCEN1   (0x00002000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DTEN1     (0x00001000)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DECAP1    (0x00000800)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DECAPEN1  (0x00000400)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_COMP1     (0x00000200)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_COMBINE1  (0x00000100)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_FAULTEN0  (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_SYNCEN0   (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DTEN0     (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DECAP0    (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_DECAPEN0  (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_COMP0     (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_COMBINE_COMBINE0  (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_DEADTIME_DTPS     (0x000000C0)
#define CYGHWR_DEV_FREESCALE_FTM_DEADTIME_DTVAL    (0x0000003F)

#define CYGHWR_DEV_FREESCALE_FTM_EXTRIG_TRIGF      (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_EXTRIG_INITTRIGEN (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_EXTRIG_CH1TRIG    (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_EXTRIG_CH0TRIG    (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_EXTRIG_CH5TRIG    (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_EXTRIG_CH4TRIG    (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_EXTRIG_CH3TRIG    (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_EXTRIG_CH2TRIG    (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_POL_POL7          (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_POL_POL6          (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_POL_POL5          (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_POL_POL4          (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_POL_POL3          (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_POL_POL2          (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_POL_POL1          (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_POL_POL0          (0x00000001)


#define CYGHWR_DEV_FREESCALE_FTM_FMS_FAULTF        (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_FMS_WPEN          (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_FMS_FAULTIN       (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_FMS_FAULTF3       (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_FMS_FAULTF2       (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_FMS_FAULTF1       (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_FMS_FAULTF0       (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_FILTER_CH3FVAL    (0x0000F000)
#define CYGHWR_DEV_FREESCALE_FTM_FILTER_CH2FVAL    (0x00000F00)
#define CYGHWR_DEV_FREESCALE_FTM_FILTER_CH1FVAL    (0x000000F0)
#define CYGHWR_DEV_FREESCALE_FTM_FILTER_CH0FVAL    (0x0000000F)

#define CYGHWR_DEV_FREESCALE_FTM_FLTCTRL_FFVAL     (0x00000F00)
#define CYGHWR_DEV_FREESCALE_FTM_FLTCTRL_FFLTR3EN  (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_FLTCTRL_FFLTR2EN  (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_FLTCTRL_FFLTR1EN  (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_FLTCTRL_FFLTR0EN  (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_FLTCTRL_FAULT3EN  (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_FLTCTRL_FAULT2EN  (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_FLTCTRL_FAULT1EN  (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_FLTCTRL_FAULT0EN  (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_QDCTRL_PHAFLTREN  (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_QDCTRL_PHBFLTREN  (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_QDCTRL_PHAPOL     (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_QDCTRL_PHBPOL     (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_QDCTRL_QUADMODE   (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_QDCTRL_QUADIR     (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_QDCTRL_TOFDIR     (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_QDCTRL_QUADEN     (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_CONF_GTBEOUT      (0x00000400)
#define CYGHWR_DEV_FREESCALE_FTM_CONF_GTBEEN       (0x00000200)
#define CYGHWR_DEV_FREESCALE_FTM_CONF_BDMMODE      (0x000000C0)
#define CYGHWR_DEV_FREESCALE_FTM_CONF_NUMTOF       (0x0000001F)

#define CYGHWR_DEV_FREESCALE_FTM_FLTPOL_FLT3POL    (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_FLTPOL_FLT2POL    (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_FLTPOL_FLT1POL    (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_FLTPOL_FLT0POL    (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_HWSOC     (0x00100000)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_HWINVC    (0x00080000)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_HWOM      (0x00040000)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_HWWRBUF   (0x00020000)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_HWRSTCNT  (0x00010000)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_SWSOC     (0x00001000)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_SWINVC    (0x00000800)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_SWOM      (0x00000400)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_SWWRBUF   (0x00000200)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_SWRSTCNT  (0x00000100)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_SYNCMODE  (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_SWOC      (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_INVC      (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_CNTINC    (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_SYNCONF_HWTRIGMODE (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_INVCTRL_INV3EN    (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_INVCTRL_INV2EN    (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_INVCTRL_INV1EN    (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_INVCTRL_INV0EN    (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH7OCV    (0x00008000)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH6OCV    (0x00004000)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH5OCV    (0x00002000)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH4OCV    (0x00001000)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH3OCV    (0x00000800)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH2OCV    (0x00000400)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH1OCV    (0x00000200)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH0OCV    (0x00000100)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH7OC     (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH6OC     (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH5OC     (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH4OC     (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH3OC     (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH2OC     (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH1OC     (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_SWOCTRL_CH0OC     (0x00000001)

#define CYGHWR_DEV_FREESCALE_FTM_PWMLOAD_LDOK      (0x00000200)
#define CYGHWR_DEV_FREESCALE_FTM_PWMLOAD_CH7SEL    (0x00000080)
#define CYGHWR_DEV_FREESCALE_FTM_PWMLOAD_CH6SEL    (0x00000040)
#define CYGHWR_DEV_FREESCALE_FTM_PWMLOAD_CH5SEL    (0x00000020)
#define CYGHWR_DEV_FREESCALE_FTM_PWMLOAD_CH4SEL    (0x00000010)
#define CYGHWR_DEV_FREESCALE_FTM_PWMLOAD_CH3SEL    (0x00000008)
#define CYGHWR_DEV_FREESCALE_FTM_PWMLOAD_CH2SEL    (0x00000004)
#define CYGHWR_DEV_FREESCALE_FTM_PWMLOAD_CH1SEL    (0x00000002)
#define CYGHWR_DEV_FREESCALE_FTM_PWMLOAD_CH0SEL    (0x00000001)

#endif // CYGONCE_HAL_VAR_IO_FTM_H
