
------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           90
     GetS:                                       80
     GetX:                                       10
     GetSEx:                                     0
- Total misses:                                  49
     GetS, miss on arrival:                      39
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      5
     GetX, miss after being blocked:             5
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    41
     GetS, hit on arrival:                       7
     GetS, hit after being blocked:              34
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     45.556%
- Miss ratio:                                    54.444%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   35
- GetS   M(present at another cache):            4
- GetX   I->M:                                   3
- GetX   S->M:                                   2
- GetX   M(present at another cache):            5
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 47
- PutM received:                                 3
- PutS sent due to eviction:                     5
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     1
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    189
- Requests handled by MSHR (MSHR hits):          39
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        262
- Latency GetS   I->S:                           255
- Latency GetS   M:                              34
- Latency GetX   I->M:                           262
- Latency GetX   S->M:                           262
- Latency GetX   M:                              314
------------ State and event stats ---------------------------
GetS, I:        35
GetS, S:        41
GetS, M:        4
GetX, I:        3
GetX, S:        2
GetX, M:        5
GetSResp, IS:        34
GetXResp, IM:        3
GetXResp, SM:        2
PutS, S:        41
PutS, M:        6
PutM, M:        3
FetchResp, M_Inv:        5
FetchXResp, M_InvX:        2

------------------------------------------------------------------------
--- Cache Stats
--- Name: c1.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           53
     GetS:                                       48
     GetX:                                       5
     GetSEx:                                     0
- Total misses:                                  45
     GetS, miss on arrival:                      40
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      5
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    8
     GetS, hit on arrival:                       7
     GetS, hit after being blocked:              1
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     15.094%
- Miss ratio:                                    84.906%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   40
- GetX   I->M:                                   3
- GetX   S->M:                                   2
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PutS sent due to eviction:                     24
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     3
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    101
- Requests handled by MSHR (MSHR hits):          3
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        290
- Latency GetS   I->S:                           277
- Latency GetX   I->M:                           367
- Latency GetX   S->M:                           367
------------ State and event stats ---------------------------
GetS, I:        40
GetS, S:        6
GetS, M:        2
GetX, I:        3
GetX, S:        2
GetSResp, IS:        39
GetXResp, IM:        5
Inv, SM:        2
FetchInvX, M:        2
TrivialCPU cpu1 Finished after 53 issued reads, 52 returned (4999 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  3120
  [2, 4]  1676
  [4, 6]  203

------------------------------------------------------------------------
--- Cache Stats
--- Name: c0.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           53
     GetS:                                       48
     GetX:                                       5
     GetSEx:                                     0
- Total misses:                                  46
     GetS, miss on arrival:                      41
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      5
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    7
     GetS, hit on arrival:                       7
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     13.208%
- Miss ratio:                                    86.792%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   41
- GetX   I->M:                                   3
- GetX   S->M:                                   2
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PutS sent due to eviction:                     23
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     0
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    103
- Requests handled by MSHR (MSHR hits):          1
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        284
- Latency GetS   I->S:                           273
- Latency GetX   I->M:                           314
- Latency GetX   S->M:                           314
------------ State and event stats ---------------------------
GetS, I:        41
GetS, S:        7
GetX, I:        3
GetX, S:        2
GetSResp, IS:        40
GetXResp, IM:        3
GetXResp, SM:        2
FetchInv, M:        5
TrivialCPU cpu0 Finished after 53 issued reads, 52 returned (4999 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  3188
  [2, 4]  1567
  [4, 6]  244
Simulation is complete, simulated time: 5 us
