$date
	Sun Oct 23 09:39:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#902234
b110 &
b110 %
1$
b110 !
1"
#902235
0"
#902238
b11 &
b11 %
#902242
b1010 &
b1010 %
#902246
b101 &
b101 %
#902250
b10000 &
b10000 %
#902254
b1000 &
b1000 %
#902258
b100 &
b100 %
#902262
b10 &
b10 %
#902266
b1 &
b1 %
1#
#902270
b0 &
0#
b0 %
0$
#1944541
b10 !
1"
#1944542
b10 &
b10 %
1$
#1944543
0"
#1944546
b1 &
b1 %
1#
#1944550
b0 &
0#
b0 %
0$
#2948751
b11101 !
1"
#2948754
b11101 &
b11101 %
1$
#2948755
0"
#2948758
b1011000 &
b1011000 %
#2948762
b101100 &
b101100 %
#2948766
b10110 &
b10110 %
#2948770
b1011 &
b1011 %
#2948774
b100010 &
b100010 %
#2948778
b10001 &
b10001 %
#2948782
b110100 &
b110100 %
#2948786
b11010 &
b11010 %
#2948790
b1101 &
b1101 %
#2948794
b101000 &
b101000 %
#2948798
b10100 &
b10100 %
#2948802
b1010 &
b1010 %
#2948806
b101 &
b101 %
#2948810
b10000 &
b10000 %
#2948814
b1000 &
b1000 %
#2948818
b100 &
b100 %
#2948822
b10 &
b10 %
#2948826
b1 &
b1 %
1#
#2948830
b0 &
0#
b0 %
0$
#4500012
