<!DOCTYPE html
          PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
          "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html   xmlns   = "http://www.w3.org/1999/xhtml">
<head>
<link rel="STYLESHEET" href="filtersdk.css" type="text/css" />
<title>IntegerSSE - AviSynth</title>
</head>
<BODY>

<div id="body">

<h1><a href="http://www.avisynth.org/IntegerSSE" style="text-decoration:none">
    IntegerSSE</a>
    	<p>
	</h1>


<p>Integer SSE is a set of instructions found in most modern processors. 
IntegerSSE is an extension of <a href="MMX.htm">MMX</a>.</p>


<p>SSE: New commands present in P3, P4, newer Celerons, Athlon XP, MP.</p>


<p>Integer SSE: A <em>subset</em> of the SSE command set, mostly used for video processing. 
These instructions are also present in AMD Athlon (all versions), AMD Duron (all versions).</p>


<p>Integer SSE instructions:</p>


<p><code>MASKMOVQ</code> <em>mmreg1, mmreg2</em></p>

<p><code>MOVNTQ</code> <em>mem64, mmreg</em></p>

<p><code>PAVGB</code> <em>mmreg1, mmreg2</em></p>

<p><code>PAVGB</code> <em>mmreg, mem64</em></p>

<p><code>PAVGW</code> <em>mmreg1, mmreg2</em></p>

<p><code>PAVGW</code> <em>mmreg, mem64</em></p>

<p><code>PEXTRW</code> <em>reg32, mmreg, imm8</em></p>

<p><code>PINSRW</code> <em>mmreg, reg32, imm8</em></p>

<p><code>PINSRW</code> <em>mmreg, mem16, imm8</em></p>

<p><code>PMAXSW</code> <em>mmreg1, mmreg2</em></p>

<p><code>PMAXSW</code> <em>mmreg, mem64</em></p>

<p><code>PMAXUB</code> <em>mmreg1, mmreg2</em></p>

<p><code>PMAXUB</code> <em>mmreg, mem64</em></p>

<p><code>PMINSW</code> <em>mmreg1, mmreg2</em></p>

<p><code>PMINSW</code> <em>mmreg, mem64</em></p>

<p><code>PMINUB</code> <em>mmreg1, mmreg2</em></p>

<p><code>PMINUB</code> <em>mmreg, mem64</em></p>

<p><code>PMOVMSKB</code> <em>reg32, mmreg</em></p>

<p><code>PMULHUW</code> <em>mmreg1, mmreg2</em></p>

<p><code>PMULHUW</code> <em>mmreg, mem64</em></p>

<p><code>PSADBW</code> <em>mmreg1, mmreg2</em></p>

<p><code>PSADBW</code> <em>mmreg, mem64</em></p>

<p><code>PSHUFW</code> <em>mmreg1, mmreg2, imm8</em></p>

<p><code>PSHUFW</code> <em>mmreg, mem64, imm8</em></p>

<p><code>PREFETCHNTA</code> <em>mem8</em></p>

<p><code>PREFETCHT0</code> <em>mem8</em></p>

<p><code>PREFETCHT1</code> <em>mem8</em></p>

<p><code>PREFETCHT2</code> <em>mem8</em></p>

<p><code>SFENCE</code></p>


<h4>Back to <a href="AssemblerOptimizing.htm">AssemblerOptimizing</a></h4></div>
<p><kbd>$Date: 2006/11/08 20:40:17 $<br>
Original version of this document at <a href="http://www.avisynth.org/IntegerSSE">http://www.avisynth.org/IntegerSSE</a>
</kbd></p>
</BODY>
</html>
