{:input (genetic.representation/genetic-representation "../distilledmedium/58197.6A4B8E57.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_28_33_34, wire1_28_33_36, wire2_29_34_36, wire3_30_38_41_45, wire4_30_38_41_45, wire5_31_39_42_46, wire6_31_39_42_47, wire7_66, wire8_65, wire9_64);\n  wire \\:missing_edge ;\n  input wire0_28_33_34;\n  wire wire0_28_33_34;\n  wire wire10;\n  wire wire11;\n  wire wire12;\n  wire wire13_33;\n  wire wire13_35;\n  wire wire14_34;\n  wire wire14_35;\n  wire wire15_36;\n  wire wire15_37;\n  wire wire16_37;\n  wire wire16_60;\n  wire wire17_40;\n  wire wire17_44;\n  wire wire18_43;\n  wire wire18_44;\n  wire wire19_44;\n  wire wire19_61;\n  input wire1_28_33_36;\n  wire wire1_28_33_36;\n  wire wire20_47;\n  wire wire20_62;\n  wire wire21_48;\n  wire wire21_49;\n  wire wire22_49;\n  wire wire22_63;\n  wire wire23_51;\n  wire wire23_52;\n  wire wire24_52;\n  wire wire24_65;\n  wire wire25_53;\n  wire wire25_54;\n  wire wire26_56;\n  wire wire26_57;\n  wire wire27_57;\n  wire wire27_66;\n  wire wire28_29;\n  wire wire29_58;\n  input wire2_29_34_36;\n  wire wire2_29_34_36;\n  wire wire30_32;\n  wire wire31_32;\n  wire wire32_59;\n  wire wire35_37;\n  wire wire38_40;\n  wire wire39_40;\n  input wire3_30_38_41_45;\n  wire wire3_30_38_41_45;\n  wire wire41_43;\n  wire wire42_43;\n  wire wire45_46;\n  wire wire46_47;\n  wire wire48_53_61;\n  wire wire48_54_62;\n  wire wire49_53_60;\n  input wire4_30_38_41_45;\n  wire wire4_30_38_41_45;\n  wire wire50_51_55_58;\n  wire wire50_51_55_59;\n  wire wire50_64;\n  wire wire52_56_63;\n  wire wire54_57;\n  wire wire55_56;\n  input wire5_31_39_42_46;\n  wire wire5_31_39_42_46;\n  input wire6_31_39_42_47;\n  wire wire6_31_39_42_47;\n  output wire7_66;\n  wire wire7_66;\n  output wire8_65;\n  wire wire8_65;\n  output wire9_64;\n  wire wire9_64;\n  assign wire13_35 = 2'h1 >> wire13_33;\n  assign wire22_63 = 2'h1 >> wire22_49;\n  assign wire23_52 = 2'h1 >> wire23_51;\n  assign wire24_65 = 2'h1 >> wire24_52;\n  assign wire25_54 = 2'h1 >> wire25_53;\n  assign wire26_57 = 2'h1 >> wire26_56;\n  assign wire27_66 = 2'h1 >> wire27_57;\n  assign wire28_29 = 4'h6 >> { wire1_28_33_36, wire0_28_33_34 };\n  assign wire29_58 = 4'h6 >> { wire2_29_34_36, wire28_29 };\n  assign wire30_32 = 4'h6 >> { wire4_30_38_41_45, wire3_30_38_41_45 };\n  assign wire31_32 = 4'h6 >> { wire6_31_39_42_47, wire5_31_39_42_46 };\n  assign wire14_35 = 2'h1 >> wire14_34;\n  assign wire32_59 = 4'h6 >> { wire31_32, wire30_32 };\n  assign wire13_33 = 4'h8 >> { wire1_28_33_36, wire0_28_33_34 };\n  assign wire14_34 = 4'h8 >> { wire2_29_34_36, wire0_28_33_34 };\n  assign wire35_37 = 4'h8 >> { wire14_35, wire13_35 };\n  assign wire15_36 = 4'h8 >> { wire2_29_34_36, wire1_28_33_36 };\n  assign wire16_37 = 4'h8 >> { wire15_37, wire35_37 };\n  assign wire38_40 = 4'he >> { wire4_30_38_41_45, wire3_30_38_41_45 };\n  assign wire39_40 = 4'he >> { wire6_31_39_42_47, wire5_31_39_42_46 };\n  assign wire17_40 = 4'h8 >> { wire39_40, wire38_40 };\n  assign wire41_43 = 4'h8 >> { wire4_30_38_41_45, wire3_30_38_41_45 };\n  assign wire15_37 = 2'h1 >> wire15_36;\n  assign wire42_43 = 4'h8 >> { wire6_31_39_42_47, wire5_31_39_42_46 };\n  assign wire18_43 = 4'he >> { wire42_43, wire41_43 };\n  assign wire19_44 = 4'h8 >> { wire18_44, wire17_44 };\n  assign wire45_46 = 4'h8 >> { wire4_30_38_41_45, wire3_30_38_41_45 };\n  assign wire46_47 = 4'h8 >> { wire5_31_39_42_46, wire45_46 };\n  assign wire20_47 = 4'h8 >> { wire6_31_39_42_47, wire46_47 };\n  assign wire21_48 = 4'h8 >> { wire48_54_62, wire48_53_61 };\n  assign wire22_49 = 4'h6 >> { wire49_53_60, wire21_49 };\n  assign wire50_64 = 4'h6 >> { wire50_51_55_59, wire50_51_55_58 };\n  assign wire23_51 = 4'h8 >> { wire50_51_55_59, wire50_51_55_58 };\n  assign wire16_60 = 2'h1 >> wire16_37;\n  assign wire24_52 = 4'h6 >> { wire23_52, wire52_56_63 };\n  assign wire25_53 = 4'h8 >> { wire48_53_61, wire49_53_60 };\n  assign wire54_57 = 4'h8 >> { wire25_54, wire48_54_62 };\n  assign wire55_56 = 4'h8 >> { wire50_51_55_59, wire50_51_55_58 };\n  assign wire26_56 = 4'h8 >> { wire52_56_63, wire55_56 };\n  assign wire27_57 = 4'h8 >> { wire26_57, wire54_57 };\n  assign wire17_44 = 2'h1 >> wire17_40;\n  assign wire18_44 = 2'h1 >> wire18_43;\n  assign wire19_61 = 2'h1 >> wire19_44;\n  assign wire20_62 = 2'h1 >> wire20_47;\n  assign wire21_49 = 2'h1 >> wire21_48;\n  assign wire10 = 1'h0;\n  assign wire11 = 1'h1;\n  assign wire12 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire7_66 = wire27_66;\n  assign wire8_65 = wire24_65;\n  assign wire9_64 = wire50_64;\n  assign wire52_56_63 = wire22_63;\n  assign wire48_54_62 = wire20_62;\n  assign wire48_53_61 = wire19_61;\n  assign wire49_53_60 = wire16_60;\n  assign wire50_51_55_59 = wire32_59;\n  assign wire50_51_55_58 = wire29_58;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:3.1-137.10\" *)\nmodule postsynth(wire0_28_33_34, wire1_28_33_36, wire2_29_34_36, wire3_30_38_41_45, wire4_30_38_41_45, wire5_31_39_42_46, wire6_31_39_42_47, wire7_66, wire8_65, wire9_64);\n  wire _00_;\n  wire _01_;\n  wire _02_;\n  wire _03_;\n  wire _04_;\n  wire _05_;\n  wire _06_;\n  wire _07_;\n  wire _08_;\n  wire _09_;\n  wire _10_;\n  wire _11_;\n  wire _12_;\n  wire _13_;\n  wire _14_;\n  wire _15_;\n  wire _16_;\n  wire _17_;\n  wire _18_;\n  wire _19_;\n  wire _20_;\n  wire _21_;\n  wire _22_;\n  wire _23_;\n  wire _24_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:5.9-5.23\" *)\n  input wire0_28_33_34;\n  wire wire0_28_33_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:7.8-7.14\" *)\n  wire wire10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:8.8-8.14\" *)\n  wire wire11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:9.8-9.14\" *)\n  wire wire12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:24.9-24.23\" *)\n  input wire1_28_33_36;\n  wire wire1_28_33_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:35.8-35.17\" *)\n  wire wire24_65;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:41.8-41.17\" *)\n  wire wire27_66;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:44.9-44.23\" *)\n  input wire2_29_34_36;\n  wire wire2_29_34_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:52.9-52.26\" *)\n  input wire3_30_38_41_45;\n  wire wire3_30_38_41_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:61.9-61.26\" *)\n  input wire4_30_38_41_45;\n  wire wire4_30_38_41_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:65.8-65.17\" *)\n  wire wire50_64;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:69.9-69.26\" *)\n  input wire5_31_39_42_46;\n  wire wire5_31_39_42_46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:71.9-71.26\" *)\n  input wire6_31_39_42_47;\n  wire wire6_31_39_42_47;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:73.10-73.18\" *)\n  output wire7_66;\n  wire wire7_66;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:75.10-75.18\" *)\n  output wire8_65;\n  wire wire8_65;\n  (* src = \"/dev/shm/fuzzmount37B880B5/5459679C.v:77.10-77.18\" *)\n  output wire9_64;\n  wire wire9_64;\n  assign _00_ = ~(wire1_28_33_36 ^ wire0_28_33_34);\n  assign _01_ = _00_ ^ wire2_29_34_36;\n  assign _02_ = wire4_30_38_41_45 ^ wire3_30_38_41_45;\n  assign _03_ = ~(wire6_31_39_42_47 ^ wire5_31_39_42_46);\n  assign _04_ = _03_ ^ _02_;\n  assign wire9_64 = _04_ ^ _01_;\n  assign _05_ = wire4_30_38_41_45 | wire3_30_38_41_45;\n  assign _06_ = ~(wire6_31_39_42_47 | wire5_31_39_42_46);\n  assign _07_ = _06_ | ~(_05_);\n  assign _08_ = ~(wire6_31_39_42_47 & wire5_31_39_42_46);\n  assign _09_ = ~(wire4_30_38_41_45 & wire3_30_38_41_45);\n  assign _10_ = ~(_09_ & _08_);\n  assign _11_ = _10_ | ~(_07_);\n  assign _12_ = _09_ | ~(wire5_31_39_42_46);\n  assign _13_ = wire6_31_39_42_47 & ~(_12_);\n  assign _14_ = _13_ | ~(_11_);\n  assign _15_ = ~(wire1_28_33_36 & wire0_28_33_34);\n  assign _16_ = wire2_29_34_36 & wire0_28_33_34;\n  assign _17_ = _15_ & ~(_16_);\n  assign _18_ = wire2_29_34_36 & wire1_28_33_36;\n  assign _19_ = _17_ & ~(_18_);\n  assign _20_ = _19_ ^ _14_;\n  assign _21_ = ~(_04_ | _01_);\n  assign wire8_65 = _21_ ^ _20_;\n  assign _22_ = _21_ & _20_;\n  assign _23_ = _11_ & ~(_19_);\n  assign _24_ = _23_ | _13_;\n  assign wire7_66 = _24_ | _22_;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10 = 1'h0;\n  assign wire11 = 1'h1;\n  assign wire12 = 1'h0;\n  assign wire24_65 = wire8_65;\n  assign wire27_66 = wire7_66;\n  assign wire50_64 = wire9_64;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}